\subsection{mcfg32wm\+\_\+fsm\+\_\+arch Architecture Reference}
\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch}\index{mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+\_\+arch}}


Collaboration diagram for mcfg32wm\+\_\+fsm\+\_\+arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=190pt]{da/dad/classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf state\+\_\+register}{\bfseries  ( {\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf sen}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf state\+\_\+machine}{\bfseries  ( {\bfseries {\bfseries {\bf state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf sen}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf inst\+\_\+reg}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf address}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf mimo\+\_\+en}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf s0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000010 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000011 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s4} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000100 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s5} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000101 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s6} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000110 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s7} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000111 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s8} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s9} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s10} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001010 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s11} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001011 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s12} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001100 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s13} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001101 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s14} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001110 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s15} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001111 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s16} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s17} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s18} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010010 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s19} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010011 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s20} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010100 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s21} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010101 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s22} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010110 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s23} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010111 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s24} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s25} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s26} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011010 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s27} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011011 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s28} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011100 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s29} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011101 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s30} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011110 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s31} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011111 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf s32} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 100000 \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf state} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 37} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.



\subsubsection{Member Function Documentation}
\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!state\+\_\+machine@{state\+\_\+machine}}
\index{state\+\_\+machine@{state\+\_\+machine}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{state\+\_\+machinestate,sen,inst\+\_\+reg,address,mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} state\+\_\+machine(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf sen}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf inst\+\_\+reg}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf address}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf mimo\+\_\+en}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a8b0ab9b9e70a1908257b7066ef9f11a3}


Definition at line {\bf 90} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!state\+\_\+register@{state\+\_\+register}}
\index{state\+\_\+register@{state\+\_\+register}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{state\+\_\+registersclk,reset,sen}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} state\+\_\+register(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf sen}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ac0c7a1633337a40ba35f9ea86eeca4ae}


Definition at line {\bf 76} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.



\subsubsection{Member Data Documentation}
\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!next\+\_\+state@{next\+\_\+state}}
\index{next\+\_\+state@{next\+\_\+state}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{next\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+state} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a50cef415afe3d8510add6817d442019d}


Definition at line {\bf 74} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s0@{s0}}
\index{s0@{s0}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ac637546636d05072b719d10268c1ccb2}


Definition at line {\bf 39} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s1@{s1}}
\index{s1@{s1}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a4c4385f64efc28fae45dbadb136d799c}


Definition at line {\bf 40} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s10@{s10}}
\index{s10@{s10}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s10} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001010 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a063ea99c6313d8ed66b61bbb2d5d6189}


Definition at line {\bf 49} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s11@{s11}}
\index{s11@{s11}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s11}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s11} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001011 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ac354a01c55e6e48d34ac43d7003d8c2f}


Definition at line {\bf 50} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s12@{s12}}
\index{s12@{s12}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s12}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s12} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001100 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a4d26112ccb41e82ce1e757ffcbce1869}


Definition at line {\bf 51} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s13@{s13}}
\index{s13@{s13}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s13}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s13} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001101 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a91ef75d6a8ccec4478c235a2e4223038}


Definition at line {\bf 52} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s14@{s14}}
\index{s14@{s14}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s14}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s14} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001110 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ac1cd20ef9f250030551986f74f38d795}


Definition at line {\bf 53} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s15@{s15}}
\index{s15@{s15}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s15}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s15} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001111 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a5da53cc4ed757cab248780f86fd7b645}


Definition at line {\bf 54} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s16@{s16}}
\index{s16@{s16}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s16} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_afb383bcea09b58f816e59d4d2158c36f}


Definition at line {\bf 55} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s17@{s17}}
\index{s17@{s17}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s17}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s17} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ab8cb5f9acc92f7c183f1b3f341fbeedc}


Definition at line {\bf 57} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s18@{s18}}
\index{s18@{s18}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s18}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s18} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010010 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ab077f487444527c9ff8c3b5cfcbc947a}


Definition at line {\bf 58} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s19@{s19}}
\index{s19@{s19}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s19}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s19} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010011 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a91dc9434d075be6b567353346fd9d8f8}


Definition at line {\bf 59} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s2@{s2}}
\index{s2@{s2}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000010 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_adfde92fbf9442b57c26c8f44cc889bd8}


Definition at line {\bf 41} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s20@{s20}}
\index{s20@{s20}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s20}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s20} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010100 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ac3bb5b7116659d714a920d141a695586}


Definition at line {\bf 60} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s21@{s21}}
\index{s21@{s21}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s21}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s21} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010101 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a79917c9a7a464c2533085a916bbffc46}


Definition at line {\bf 61} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s22@{s22}}
\index{s22@{s22}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s22}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s22} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010110 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ab2302316324248340f4f33691d5bcdb5}


Definition at line {\bf 62} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s23@{s23}}
\index{s23@{s23}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s23}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s23} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 010111 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a0384114db4f09ebb692945c7f593e5dc}


Definition at line {\bf 63} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s24@{s24}}
\index{s24@{s24}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s24}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s24} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a8e0a2c5cee463cde15d1e0e3364c2d62}


Definition at line {\bf 64} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s25@{s25}}
\index{s25@{s25}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s25}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s25} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a2c4d31f3e37126072008312566979444}


Definition at line {\bf 65} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s26@{s26}}
\index{s26@{s26}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s26}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s26} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011010 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ade8b1cf205e8d6ddc566067a9e2eef9e}


Definition at line {\bf 66} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s27@{s27}}
\index{s27@{s27}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s27}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s27} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011011 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_af27d902d5b35b8dfe39e0de241f095c9}


Definition at line {\bf 67} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s28@{s28}}
\index{s28@{s28}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s28}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s28} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011100 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a6e9e942d8c7616bd2bb7f5cf0e5f8592}


Definition at line {\bf 68} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s29@{s29}}
\index{s29@{s29}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s29}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s29} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011101 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ac1d5e0eee4ee11d869aa8493555b3cbb}


Definition at line {\bf 69} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s3@{s3}}
\index{s3@{s3}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000011 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_aeabc0048343baeb13f7d59c0839e19cd}


Definition at line {\bf 42} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s30@{s30}}
\index{s30@{s30}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s30}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s30} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011110 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a0b7bffebfa7d1923572fa99e4a7c0793}


Definition at line {\bf 70} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s31@{s31}}
\index{s31@{s31}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s31}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s31} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 011111 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ac1c08878ef6949d3834789ad7ddc3587}


Definition at line {\bf 71} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s32@{s32}}
\index{s32@{s32}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s32}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s32} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 100000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a95fb3103c4cbe236a7b9ec5eb20a8c6e}


Definition at line {\bf 72} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s4@{s4}}
\index{s4@{s4}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s4} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000100 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a30b8f79d31a5b27c87a908858bf506a3}


Definition at line {\bf 43} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s5@{s5}}
\index{s5@{s5}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s5} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000101 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a83b799a2638d42614ff424f38671ea34}


Definition at line {\bf 44} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s6@{s6}}
\index{s6@{s6}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s6} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000110 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_ad555b57d11b5d411b8b74e8abe40e4b8}


Definition at line {\bf 45} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s7@{s7}}
\index{s7@{s7}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s7} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 000111 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a1d6cf95f9c97d8e1d4e64947cb249642}


Definition at line {\bf 46} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s8@{s8}}
\index{s8@{s8}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s8} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001000 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a4082fb603d2edb8ebe71034e055cce48}


Definition at line {\bf 47} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!s9@{s9}}
\index{s9@{s9}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{s9}]{\setlength{\rightskip}{0pt plus 5cm}{\bf s9} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 001001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a0cc78a3b06caccf090c430987d2f062d}


Definition at line {\bf 48} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.

\index{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}!state@{state}}
\index{state@{state}!mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch@{mcfg32wm\+\_\+fsm\+::mcfg32wm\+\_\+fsm\+\_\+arch}}
\paragraph[{state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classmcfg32wm__fsm_1_1mcfg32wm__fsm__arch_a8ef8985320e7338487f7a6ef4a46e6ec}


Definition at line {\bf 74} of file {\bf mcfg32wm\+\_\+fsm.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/{\bf mcfg32wm\+\_\+fsm.\+vhd}\end{DoxyCompactItemize}
