
ó
v++_compile_lzw_hls$a4e8a889-c868-4af5-982a-2ae9a7c17e15nv++  --target hw -k lzw_fpga --compile -Ihls --config fpga_acceleration/design.cfg -olzw_hls.xo hls/lzw_hls.c *o"k/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/reports/lzw_hls/v++_compile_lzw_hls_guidance.html2]"Y/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/v++_compile_lzw_hls_guidance.pbBv
fpga_acceleration/design.cfgVplatform=u96v2_sbc_base
debug=1
save-temps=1

[connectivity]
nk=lzw_fpga:1:lzw_fpga_1
