unsigned long F_1 ( void T_1 * V_1 , unsigned long V_2 )\r\n{\r\nlong V_3 ;\r\nF_2 () ;\r\nF_3 () ;\r\nasm volatile(\r\n" testq %[size8],%[size8]\n"\r\n" jz 4f\n"\r\n"0: movq %[zero],(%[dst])\n"\r\n" addq %[eight],%[dst]\n"\r\n" decl %%ecx ; jnz 0b\n"\r\n"4: movq %[size1],%%rcx\n"\r\n" testl %%ecx,%%ecx\n"\r\n" jz 2f\n"\r\n"1: movb %b[zero],(%[dst])\n"\r\n" incq %[dst]\n"\r\n" decl %%ecx ; jnz 1b\n"\r\n"2:\n"\r\n".section .fixup,\"ax\"\n"\r\n"3: lea 0(%[size1],%[size8],8),%[size8]\n"\r\n" jmp 2b\n"\r\n".previous\n"\r\n_ASM_EXTABLE(0b,3b)\r\n_ASM_EXTABLE(1b,2b)\r\n: [size8] "=&c"(size), [dst] "=&D" (__d0)\r\n: [size1] "r"(size & 7), "[size8]" (size / 8), "[dst]"(addr),\r\n[zero] "r" (0UL), [eight] "r" (8UL));\r\nF_4 () ;\r\nreturn V_2 ;\r\n}\r\nunsigned long F_5 ( void T_1 * V_4 , unsigned long V_5 )\r\n{\r\nif ( F_6 ( V_6 , V_4 , V_5 ) )\r\nreturn F_1 ( V_4 , V_5 ) ;\r\nreturn V_5 ;\r\n}\r\nT_2 unsigned long\r\nF_7 ( char * V_4 , char * V_7 , unsigned V_8 )\r\n{\r\nfor (; V_8 ; -- V_8 , V_4 ++ ) {\r\nchar V_9 ;\r\nif ( F_8 ( V_9 , V_7 ++ , sizeof( char ) ) )\r\nbreak;\r\nif ( F_9 ( V_9 , V_4 , sizeof( char ) ) )\r\nbreak;\r\n}\r\nF_4 () ;\r\nreturn V_8 ;\r\n}\r\nstatic void F_10 ( void * V_1 , T_3 V_2 )\r\n{\r\nT_4 V_10 = V_11 . V_10 ;\r\nunsigned long V_12 = V_10 - 1 ;\r\nvoid * V_13 = V_1 + V_2 ;\r\nvoid * V_14 ;\r\nfor ( V_14 = ( void * ) ( ( unsigned long ) V_1 & ~ V_12 ) ;\r\nV_14 < V_13 ; V_14 += V_10 )\r\nF_11 ( V_14 ) ;\r\n}\r\nvoid F_12 ( void * V_1 , T_3 V_2 )\r\n{\r\nF_10 ( V_1 , V_2 ) ;\r\n}\r\nlong F_13 ( void * V_15 , const void T_1 * V_16 , unsigned V_2 )\r\n{\r\nunsigned long V_17 , V_18 = ( unsigned long ) V_15 ;\r\nlong V_19 = F_14 ( V_15 , V_16 , V_2 , 0 ) ;\r\nif ( V_2 < 8 ) {\r\nif ( ! F_15 ( V_18 , 4 ) || V_2 != 4 )\r\nF_10 ( V_15 , 1 ) ;\r\n} else {\r\nif ( ! F_15 ( V_18 , 8 ) ) {\r\nV_18 = F_16 ( V_18 , V_11 . V_10 ) ;\r\nF_10 ( V_15 , 1 ) ;\r\n}\r\nV_17 = V_18 - ( unsigned long ) V_15 ;\r\nif ( V_2 > V_17 && ! F_15 ( V_2 - V_17 , 8 ) )\r\nF_10 ( V_15 + V_2 - 1 , 1 ) ;\r\n}\r\nreturn V_19 ;\r\n}\r\nvoid F_17 ( void * V_20 , const void * V_21 , T_3 V_2 )\r\n{\r\nunsigned long V_18 = ( unsigned long ) V_20 ;\r\nunsigned long V_22 = ( unsigned long ) V_21 ;\r\nif ( ! F_15 ( V_18 , 8 ) ) {\r\nunsigned V_8 = F_18 ( unsigned , V_2 , F_16 ( V_18 , 8 ) - V_18 ) ;\r\nmemcpy ( ( void * ) V_18 , ( void * ) V_22 , V_8 ) ;\r\nF_10 ( ( void * ) V_18 , V_8 ) ;\r\nV_18 += V_8 ;\r\nV_22 += V_8 ;\r\nV_2 -= V_8 ;\r\nif ( ! V_2 )\r\nreturn;\r\n}\r\nwhile ( V_2 >= 32 ) {\r\nasm("movq (%0), %%r8\n"\r\n"movq 8(%0), %%r9\n"\r\n"movq 16(%0), %%r10\n"\r\n"movq 24(%0), %%r11\n"\r\n"movnti %%r8, (%1)\n"\r\n"movnti %%r9, 8(%1)\n"\r\n"movnti %%r10, 16(%1)\n"\r\n"movnti %%r11, 24(%1)\n"\r\n:: "r" (source), "r" (dest)\r\n: "memory", "r8", "r9", "r10", "r11");\r\nV_18 += 32 ;\r\nV_22 += 32 ;\r\nV_2 -= 32 ;\r\n}\r\nwhile ( V_2 >= 8 ) {\r\nasm("movq (%0), %%r8\n"\r\n"movnti %%r8, (%1)\n"\r\n:: "r" (source), "r" (dest)\r\n: "memory", "r8");\r\nV_18 += 8 ;\r\nV_22 += 8 ;\r\nV_2 -= 8 ;\r\n}\r\nwhile ( V_2 >= 4 ) {\r\nasm("movl (%0), %%r8d\n"\r\n"movnti %%r8d, (%1)\n"\r\n:: "r" (source), "r" (dest)\r\n: "memory", "r8");\r\nV_18 += 4 ;\r\nV_22 += 4 ;\r\nV_2 -= 4 ;\r\n}\r\nif ( V_2 ) {\r\nmemcpy ( ( void * ) V_18 , ( void * ) V_22 , V_2 ) ;\r\nF_10 ( ( void * ) V_18 , V_2 ) ;\r\n}\r\n}\r\nvoid F_19 ( char * V_4 , struct V_23 * V_23 , T_3 V_24 ,\r\nT_3 V_8 )\r\n{\r\nchar * V_7 = F_20 ( V_23 ) ;\r\nF_17 ( V_4 , V_7 + V_24 , V_8 ) ;\r\nF_21 ( V_7 ) ;\r\n}
