INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'mlabadm' on host 'hp6g4-mlab-2' (Windows NT_amd64 version 6.2) on Mon Nov 22 14:58:27 +0100 2021
INFO: [HLS 200-10] In directory 'C:/Users/mlabadm/Desktop/Github/FPGA/tsp/ivan'
Sourcing Tcl script 'C:/Users/mlabadm/Desktop/Github/FPGA/tsp/ivan/ivan/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/mlabadm/Desktop/Github/FPGA/tsp/ivan/ivan'.
INFO: [HLS 200-10] Adding design file 'pearsonOriginal.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'pearsonOriginalTB.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'tbDataset.h' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/mlabadm/Desktop/Github/FPGA/tsp/ivan/ivan/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'pearsonOriginal.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 194.664 ; gain = 105.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 194.664 ; gain = 105.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 239.145 ; gain = 149.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 5>' into 'pearsonOriginal' (pearsonOriginal.cpp:57) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
ERROR: [SYNCHK 200-11] pearsonOriginal.cpp:18: Argument 'coef' of function 'pearsonOriginal' (pearsonOriginal.cpp:16) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-42] pearsonOriginal.cpp:34: pointer comparison is not supported.
WARNING: [SYNCHK 200-120] pearsonOriginal.cpp:55: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 2 error(s), 2 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
command 'ap_source' returned error code
    while executing
"source C:/Users/mlabadm/Desktop/Github/FPGA/tsp/ivan/ivan/solution1/csynth.tcl"
    invoked from within
"hls::main C:/Users/mlabadm/Desktop/Github/FPGA/tsp/ivan/ivan/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
