;redcode
;assert 1
	SPL 0, <402
	CMP -307, <-120
	MOV -1, <-20
	MOV -15, <-20
	DJN -1, @-20
	JMP <-127, 100
	JMP <-127, 100
	SPL 0, <402
	SPL <2, #0
	MOV @-127, 100
	SUB @121, 103
	SUB -1, <-0
	SLT 2, 50
	SUB 121, 100
	SLT 22, 50
	DJN -1, @-20
	ADD 30, 9
	DJN -1, @-20
	SPL -7, @-126
	SUB -1, <-0
	SUB 121, 100
	SUB 0, 0
	DJN 0, <402
	SUB -0, <-0
	ADD 30, 9
	MOV @-127, 100
	MOV @-127, 100
	SUB @121, 103
	SUB #2, <0
	SUB 52, 50
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	DJN -1, @-20
	SUB 200, 0
	SUB <2, <0
	DJN -1, @-20
	SUB 20, 100
	SUB 20, 100
	SPL 0, <402
	SPL 0, <402
	CMP -307, <-120
	DJN -1, @-20
	DJN -1, @-20
	CMP -307, <-120
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 30
	ADD 210, 60
	SPL 0, <402
	SPL 0, <402
	ADD 3, 20
	SPL @300, 90
	SUB 121, 100
