--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml VGA_Display.twx VGA_Display.ncd -o VGA_Display.twr
VGA_Display.pcf -ucf VGA_Display.ucf

Design file:              VGA_Display.ncd
Physical constraint file: VGA_Display.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "m1/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "m1/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: m1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: m1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: m1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: m1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: m1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: m1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: m1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: m1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: m1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "m1/clkout0" derived from  NET 
"m1/clkin1" PERIOD = 10 ns HIGH 50%;  divided by 1.47 to 6.818 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 783 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.892ns.
--------------------------------------------------------------------------------

Paths for end point vpos_4 (SLICE_X15Y48.B1), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hpos_2 (FF)
  Destination:          vpos_4 (FF)
  Requirement:          6.818ns
  Data Path Delay:      3.824ns (Levels of Logic = 4)
  Clock Path Skew:      0.046ns (0.579 - 0.533)
  Source Clock:         clk_pixel rising at 0.000ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hpos_2 to vpos_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.DQ      Tcko                  0.391   hpos<2>
                                                       hpos_2
    SLICE_X15Y45.B2      net (fanout=2)        0.608   hpos<2>
    SLICE_X15Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       GND_1_o_GND_1_o_equal_6_o<11>111
    SLICE_X15Y45.A5      net (fanout=4)        0.203   GND_1_o_GND_1_o_equal_6_o<11>11
    SLICE_X15Y45.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       hpos[11]_GND_1_o_equal_7_o<11>11
    SLICE_X13Y46.B1      net (fanout=14)       0.669   hpos[11]_GND_1_o_equal_7_o<11>1
    SLICE_X13Y46.B       Tilo                  0.259   vpos<2>
                                                       _n0101
    SLICE_X15Y48.B1      net (fanout=11)       0.854   _n0101
    SLICE_X15Y48.CLK     Tas                   0.322   vpos<6>
                                                       vpos_4_rstpot
                                                       vpos_4
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (1.490ns logic, 2.334ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hpos_0 (FF)
  Destination:          vpos_4 (FF)
  Requirement:          6.818ns
  Data Path Delay:      3.806ns (Levels of Logic = 4)
  Clock Path Skew:      0.046ns (0.579 - 0.533)
  Source Clock:         clk_pixel rising at 0.000ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hpos_0 to vpos_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   hpos<2>
                                                       hpos_0
    SLICE_X15Y45.B1      net (fanout=2)        0.590   hpos<0>
    SLICE_X15Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       GND_1_o_GND_1_o_equal_6_o<11>111
    SLICE_X15Y45.A5      net (fanout=4)        0.203   GND_1_o_GND_1_o_equal_6_o<11>11
    SLICE_X15Y45.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       hpos[11]_GND_1_o_equal_7_o<11>11
    SLICE_X13Y46.B1      net (fanout=14)       0.669   hpos[11]_GND_1_o_equal_7_o<11>1
    SLICE_X13Y46.B       Tilo                  0.259   vpos<2>
                                                       _n0101
    SLICE_X15Y48.B1      net (fanout=11)       0.854   _n0101
    SLICE_X15Y48.CLK     Tas                   0.322   vpos<6>
                                                       vpos_4_rstpot
                                                       vpos_4
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.490ns logic, 2.316ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hpos_9 (FF)
  Destination:          vpos_4 (FF)
  Requirement:          6.818ns
  Data Path Delay:      3.707ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.579 - 0.534)
  Source Clock:         clk_pixel rising at 0.000ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hpos_9 to vpos_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.CQ      Tcko                  0.391   hpos<10>
                                                       hpos_9
    SLICE_X15Y45.B3      net (fanout=2)        0.491   hpos<9>
    SLICE_X15Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       GND_1_o_GND_1_o_equal_6_o<11>111
    SLICE_X15Y45.A5      net (fanout=4)        0.203   GND_1_o_GND_1_o_equal_6_o<11>11
    SLICE_X15Y45.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       hpos[11]_GND_1_o_equal_7_o<11>11
    SLICE_X13Y46.B1      net (fanout=14)       0.669   hpos[11]_GND_1_o_equal_7_o<11>1
    SLICE_X13Y46.B       Tilo                  0.259   vpos<2>
                                                       _n0101
    SLICE_X15Y48.B1      net (fanout=11)       0.854   _n0101
    SLICE_X15Y48.CLK     Tas                   0.322   vpos<6>
                                                       vpos_4_rstpot
                                                       vpos_4
    -------------------------------------------------  ---------------------------
    Total                                      3.707ns (1.490ns logic, 2.217ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point vpos_6 (SLICE_X15Y48.D3), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hpos_2 (FF)
  Destination:          vpos_6 (FF)
  Requirement:          6.818ns
  Data Path Delay:      3.720ns (Levels of Logic = 4)
  Clock Path Skew:      0.046ns (0.579 - 0.533)
  Source Clock:         clk_pixel rising at 0.000ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hpos_2 to vpos_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.DQ      Tcko                  0.391   hpos<2>
                                                       hpos_2
    SLICE_X15Y45.B2      net (fanout=2)        0.608   hpos<2>
    SLICE_X15Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       GND_1_o_GND_1_o_equal_6_o<11>111
    SLICE_X15Y45.A5      net (fanout=4)        0.203   GND_1_o_GND_1_o_equal_6_o<11>11
    SLICE_X15Y45.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       hpos[11]_GND_1_o_equal_7_o<11>11
    SLICE_X13Y46.B1      net (fanout=14)       0.669   hpos[11]_GND_1_o_equal_7_o<11>1
    SLICE_X13Y46.B       Tilo                  0.259   vpos<2>
                                                       _n0101
    SLICE_X15Y48.D3      net (fanout=11)       0.750   _n0101
    SLICE_X15Y48.CLK     Tas                   0.322   vpos<6>
                                                       vpos_6_rstpot
                                                       vpos_6
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (1.490ns logic, 2.230ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hpos_0 (FF)
  Destination:          vpos_6 (FF)
  Requirement:          6.818ns
  Data Path Delay:      3.702ns (Levels of Logic = 4)
  Clock Path Skew:      0.046ns (0.579 - 0.533)
  Source Clock:         clk_pixel rising at 0.000ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hpos_0 to vpos_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   hpos<2>
                                                       hpos_0
    SLICE_X15Y45.B1      net (fanout=2)        0.590   hpos<0>
    SLICE_X15Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       GND_1_o_GND_1_o_equal_6_o<11>111
    SLICE_X15Y45.A5      net (fanout=4)        0.203   GND_1_o_GND_1_o_equal_6_o<11>11
    SLICE_X15Y45.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       hpos[11]_GND_1_o_equal_7_o<11>11
    SLICE_X13Y46.B1      net (fanout=14)       0.669   hpos[11]_GND_1_o_equal_7_o<11>1
    SLICE_X13Y46.B       Tilo                  0.259   vpos<2>
                                                       _n0101
    SLICE_X15Y48.D3      net (fanout=11)       0.750   _n0101
    SLICE_X15Y48.CLK     Tas                   0.322   vpos<6>
                                                       vpos_6_rstpot
                                                       vpos_6
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.490ns logic, 2.212ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hpos_9 (FF)
  Destination:          vpos_6 (FF)
  Requirement:          6.818ns
  Data Path Delay:      3.603ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.579 - 0.534)
  Source Clock:         clk_pixel rising at 0.000ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hpos_9 to vpos_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.CQ      Tcko                  0.391   hpos<10>
                                                       hpos_9
    SLICE_X15Y45.B3      net (fanout=2)        0.491   hpos<9>
    SLICE_X15Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       GND_1_o_GND_1_o_equal_6_o<11>111
    SLICE_X15Y45.A5      net (fanout=4)        0.203   GND_1_o_GND_1_o_equal_6_o<11>11
    SLICE_X15Y45.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       hpos[11]_GND_1_o_equal_7_o<11>11
    SLICE_X13Y46.B1      net (fanout=14)       0.669   hpos[11]_GND_1_o_equal_7_o<11>1
    SLICE_X13Y46.B       Tilo                  0.259   vpos<2>
                                                       _n0101
    SLICE_X15Y48.D3      net (fanout=11)       0.750   _n0101
    SLICE_X15Y48.CLK     Tas                   0.322   vpos<6>
                                                       vpos_6_rstpot
                                                       vpos_6
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.490ns logic, 2.113ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point vpos_5 (SLICE_X15Y48.C3), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hpos_2 (FF)
  Destination:          vpos_5 (FF)
  Requirement:          6.818ns
  Data Path Delay:      3.694ns (Levels of Logic = 4)
  Clock Path Skew:      0.046ns (0.579 - 0.533)
  Source Clock:         clk_pixel rising at 0.000ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hpos_2 to vpos_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.DQ      Tcko                  0.391   hpos<2>
                                                       hpos_2
    SLICE_X15Y45.B2      net (fanout=2)        0.608   hpos<2>
    SLICE_X15Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       GND_1_o_GND_1_o_equal_6_o<11>111
    SLICE_X15Y45.A5      net (fanout=4)        0.203   GND_1_o_GND_1_o_equal_6_o<11>11
    SLICE_X15Y45.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       hpos[11]_GND_1_o_equal_7_o<11>11
    SLICE_X13Y46.B1      net (fanout=14)       0.669   hpos[11]_GND_1_o_equal_7_o<11>1
    SLICE_X13Y46.B       Tilo                  0.259   vpos<2>
                                                       _n0101
    SLICE_X15Y48.C3      net (fanout=11)       0.724   _n0101
    SLICE_X15Y48.CLK     Tas                   0.322   vpos<6>
                                                       vpos_5_rstpot
                                                       vpos_5
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (1.490ns logic, 2.204ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hpos_0 (FF)
  Destination:          vpos_5 (FF)
  Requirement:          6.818ns
  Data Path Delay:      3.676ns (Levels of Logic = 4)
  Clock Path Skew:      0.046ns (0.579 - 0.533)
  Source Clock:         clk_pixel rising at 0.000ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hpos_0 to vpos_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   hpos<2>
                                                       hpos_0
    SLICE_X15Y45.B1      net (fanout=2)        0.590   hpos<0>
    SLICE_X15Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       GND_1_o_GND_1_o_equal_6_o<11>111
    SLICE_X15Y45.A5      net (fanout=4)        0.203   GND_1_o_GND_1_o_equal_6_o<11>11
    SLICE_X15Y45.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       hpos[11]_GND_1_o_equal_7_o<11>11
    SLICE_X13Y46.B1      net (fanout=14)       0.669   hpos[11]_GND_1_o_equal_7_o<11>1
    SLICE_X13Y46.B       Tilo                  0.259   vpos<2>
                                                       _n0101
    SLICE_X15Y48.C3      net (fanout=11)       0.724   _n0101
    SLICE_X15Y48.CLK     Tas                   0.322   vpos<6>
                                                       vpos_5_rstpot
                                                       vpos_5
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (1.490ns logic, 2.186ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hpos_9 (FF)
  Destination:          vpos_5 (FF)
  Requirement:          6.818ns
  Data Path Delay:      3.577ns (Levels of Logic = 4)
  Clock Path Skew:      0.045ns (0.579 - 0.534)
  Source Clock:         clk_pixel rising at 0.000ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hpos_9 to vpos_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.CQ      Tcko                  0.391   hpos<10>
                                                       hpos_9
    SLICE_X15Y45.B3      net (fanout=2)        0.491   hpos<9>
    SLICE_X15Y45.B       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       GND_1_o_GND_1_o_equal_6_o<11>111
    SLICE_X15Y45.A5      net (fanout=4)        0.203   GND_1_o_GND_1_o_equal_6_o<11>11
    SLICE_X15Y45.A       Tilo                  0.259   GND_1_o_GND_1_o_equal_6_o<11>11
                                                       hpos[11]_GND_1_o_equal_7_o<11>11
    SLICE_X13Y46.B1      net (fanout=14)       0.669   hpos[11]_GND_1_o_equal_7_o<11>1
    SLICE_X13Y46.B       Tilo                  0.259   vpos<2>
                                                       _n0101
    SLICE_X15Y48.C3      net (fanout=11)       0.724   _n0101
    SLICE_X15Y48.CLK     Tas                   0.322   vpos<6>
                                                       vpos_5_rstpot
                                                       vpos_5
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (1.490ns logic, 2.087ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "m1/clkout0" derived from
 NET "m1/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 1.47 to 6.818 nS  

--------------------------------------------------------------------------------

Paths for end point m3/disp_out_1 (SLICE_X13Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scroll_refresh (FF)
  Destination:          m3/disp_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         clk_pixel rising at 6.818ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scroll_refresh to m3/disp_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.CQ      Tcko                  0.234   m2/clk_out
                                                       scroll_refresh
    SLICE_X13Y60.SR      net (fanout=4)        0.228   scroll_refresh
    SLICE_X13Y60.CLK     Tcksr       (-Th)     0.131   m3/disp_out<4>
                                                       m3/disp_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.103ns logic, 0.228ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point m3/disp_out_2 (SLICE_X13Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scroll_refresh (FF)
  Destination:          m3/disp_out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         clk_pixel rising at 6.818ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scroll_refresh to m3/disp_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.CQ      Tcko                  0.234   m2/clk_out
                                                       scroll_refresh
    SLICE_X13Y60.SR      net (fanout=4)        0.228   scroll_refresh
    SLICE_X13Y60.CLK     Tcksr       (-Th)     0.128   m3/disp_out<4>
                                                       m3/disp_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.106ns logic, 0.228ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point m3/disp_out_4 (SLICE_X13Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scroll_refresh (FF)
  Destination:          m3/disp_out_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         clk_pixel rising at 6.818ns
  Destination Clock:    clk_pixel rising at 6.818ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scroll_refresh to m3/disp_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.CQ      Tcko                  0.234   m2/clk_out
                                                       scroll_refresh
    SLICE_X13Y60.SR      net (fanout=4)        0.228   scroll_refresh
    SLICE_X13Y60.CLK     Tcksr       (-Th)     0.127   m3/disp_out<4>
                                                       m3/disp_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.107ns logic, 0.228ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "m1/clkout0" derived from
 NET "m1/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 1.47 to 6.818 nS  

--------------------------------------------------------------------------------
Slack: 5.088ns (period - min period limit)
  Period: 6.818ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: m1/clkout1_buf/I0
  Logical resource: m1/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: m1/clkout0
--------------------------------------------------------------------------------
Slack: 5.893ns (period - min period limit)
  Period: 6.818ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: m1/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: m1/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: m1/clkout0
--------------------------------------------------------------------------------
Slack: 6.388ns (period - min period limit)
  Period: 6.818ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hsync_pin_OBUF/CLK
  Logical resource: hsync_pin/CK
  Location pin: SLICE_X14Y44.CLK
  Clock network: clk_pixel
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for m1/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|m1/clkin1                      |     10.000ns|      3.334ns|      5.708ns|            0|            0|            0|          783|
| m1/clkout0                    |      6.818ns|      3.892ns|          N/A|            0|            0|          783|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100M       |    3.892|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 783 paths, 0 nets, and 231 connections

Design statistics:
   Minimum period:   3.892ns{1}   (Maximum frequency: 256.937MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 23 18:38:13 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



