# ğŸ‘‹ Suresh Gadi

### Aspiring VLSI Design & Verification Engineer  
**B.Tech â€“ Electronics and Communication Engineering | Aditya University**  

ğŸ“ India  
ğŸ“§ ggsuresh61@gmail.com  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/suresh-gadi-6201a0293/) | [GitHub](https://github.com/suresh2327)

---

## ğŸ”¹ Profile Summary

I am a **B.Tech ECE student (CGPA: 9.12)** with a strong interest in **VLSI Design and Verification**.  
I have hands-on experience in **RTL design, functional verification, and AMBA protocols**, along with exposure to **industry-standard Cadence EDA tools**. I am passionate about building **power-efficient, reliable, and scalable digital designs**.

---

## ğŸ”¹ Technical Skills

### Programming & HDLs
- Verilog  
- SystemVerilog  
- C  
- Python  

### VLSI & Verification
- RTL Design & Simulation  
- Functional Verification  
- Protocol Verification  
- Testbench Development  
- Timing, Area & Power Optimization  

### Protocols
- AXI  
- APB  
- UART  
- I2C  
- SPI  

### EDA & Tools
- Cadence Xcelium  
- Cadence Genus  
- Cadence Innovus  
- Xilinx Vivado  
- MATLAB  
- Keil  
- Proteus  

---

## ğŸ”¹ Experience

### VLSI Design & Verification Intern  
**Technical Hub Pvt. Ltd.** | *May 2025 â€“ June 2025*

- Designed and verified digital modules using **Verilog HDL**
- Learned **SystemVerilog** for verification from scratch
- Developed **self-checking testbenches**
- Worked on **AMBA protocols** (AXI, APB) and serial interfaces
- Gained hands-on experience with **Cadence Xcelium, Genus, and Innovus**
- Analyzed **timing, area, and power trade-offs**

---

## ğŸ”¹ Projects

### AXI to APB Bridge Design *(Aug 2025)*
- Designed an interface bridge between **AXI master** and **APB slave**
- Verified address, data, and handshake synchronization
- Developed **SystemVerilog testbenches**
- Strengthened understanding of **AMBA interconnect architecture**

### APB Protocol Interfacing *(Jun 2025)*
- Implemented APB masterâ€“slave communication
- Verified **Setup, Access, Hold**, and **Idle** states
- Focused on **protocol-level verification and control logic**

---

## ğŸ”¹ Certifications

- **Cadence:** Semiconductor 101, Digital IC Design, Verilog, SystemVerilog  
- **Cisco:** C Programming, IT Specialist (HTML/CSS)  
- **IIT Bombay:** Python, C++  
- **GeeksforGeeks:** Embedded Systems  

---

## ğŸ”¹ GitHub Statistics

![GitHub Stats](https://github-readme-stats.vercel.app/api?username=suresh2327&show_icons=true&theme=tokyonight&hide_border=true)
![GitHub Streak](https://github-readme-streak-stats.herokuapp.com/?user=suresh2327&theme=tokyonight&hide_border=true)

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=suresh2327&layout=compact&theme=tokyonight&hide_border=true)

---

## ğŸ”¹ Career Objective

To begin my career as a **VLSI Design or Verification Engineer**, where I can apply my RTL, verification, and protocol knowledge to build **robust and silicon-ready designs**, while continuously learning advanced ASIC and SoC design methodologies.

---

â­ *Turning Digital Logic into Real-World Innovation*

