#  Day 3: Combinational and Sequential Optimization

Welcome to **Day 3** of the workshop! ğŸ“ Today, we explore **optimization techniques** for combinational âš¡ and sequential â±ï¸ circuits to improve efficiency and performance.

---

## ğŸ“‘ Table of Contents

1. ğŸ”¢ [Constant Propagation](#constant-propagation)
2. ğŸ”„ [State Optimization](#state-optimization)
3. ğŸ§© [Cloning](#cloning)
4. â³ [Retiming](#retiming)
5. ğŸ§ª [Labs on Optimization](#labs-on-optimization)

   * Lab 1 - Lab 6

---

## ğŸ”¢ Constant Propagation

**ğŸ“ Definition:**
Constant propagation is a compiler optimization technique used in VLSI design to replace variables with their constant values during synthesis.

**âš™ï¸ How it works:**

* ğŸ” Analyzes design code for variables assigned constant values.
* âœï¸ Replaces those variables directly in the logic.
* ğŸ”— Simplifies and reduces circuit size.

**âœ¨ Benefits:**

* ğŸ“‰ Reduced complexity â†’ simpler & smaller logic
* âš¡ Faster operation â†’ reduced delay
* ğŸ­ Resource optimization â†’ fewer gates/FFs

---

## ğŸ”„ State Optimization

**ğŸ“ Definition:**
Improves **FSMs** by reducing the number of states and optimizing state encoding and logic.

**ğŸ”§ Methods:**

* ğŸ”€ **State Reduction:** Merge equivalent states
* ğŸ’» **State Encoding:** Assign optimal binary codes
* â— **Logic Minimization:** Apply Boolean algebra / CAD tools
* ğŸ”‹ **Power Optimization:** Clock gating & low-power design

---

## ğŸ§© Cloning

**ğŸ“ Definition:**
Cloning duplicates logic cells or modules to **balance loads**, reduce wire lengths, and improve timing & power.

**ğŸ“Œ Procedure:**

1. ğŸ” Identify critical paths
2. â• Duplicate the critical cell
3. ğŸ”— Redistribute connections
4. ğŸ“ Place & route cloned cells
5. âœ… Verify improvements

---

## â³ Retiming

**ğŸ“ Definition:**
Retiming repositions registers ğŸ•¹ï¸ in a circuit to optimize performance without altering functionality.

**âš™ï¸ How it works:**

* Represent as directed graph ğŸ“Š
* Move registers to balance delays
* Check constraints âš–ï¸
* Minimize clock period â±ï¸ & power ğŸ”‹

---

## ğŸ§ª Labs on Optimization

### ğŸ§ª Lab 1: Simple Conditional Assignment

```verilog
module opt_check (input a, input b, output y);
	assign y = a ? b : 0;
endmodule
```

âœ¨ Explanation:

* If `a = 1` â†’ `y = b`
* Else â†’ `y = 0`

ğŸ§¹ Use `opt_clean -purge` to remove unused logic.

ğŸ“¸ **Lab 1 Output:**
![Image](https://github.com/user-attachments/assets/809f3256-cf68-40b8-b263-8373fd97835c)

---

### ğŸ§ª Lab 2: Multiplexer Behavior

```verilog
module opt_check2 (input a, input b, output y);
	assign y = a ? 1 : b;
endmodule
```

âœ¨ Explanation:

* If `a = 1` â†’ `y = 1`
* Else â†’ `y = b`

ğŸ“¸ **Lab 2 Output:**
![Image](https://github.com/user-attachments/assets/f382314e-248e-4f20-b8a3-8e91e7915401)

---

### ğŸ§ª Lab 3: Exploration of Cloning

```verilog
module opt_check2 (input a, input b, output y);
	assign y = a ? 1 : b;
endmodule
```

ğŸ“¸ **Lab 3 Output:**
![Image](https://github.com/user-attachments/assets/53b933e3-2387-4744-bfb4-a827e79803c4)

---

### ğŸ§ª Lab 4: Nested Ternary Simplification

```verilog
module opt_check4 (input a, input b, input c, output y);
	assign y = a ? (b ? (a & c) : c) : (!c);
endmodule
```

âœ¨ Simplifies to â†’ `y = a ? c : !c`

ğŸ“¸ **Lab 4 Output:**
![Image](https://github.com/user-attachments/assets/9dd053d9-90f8-4e37-99d6-32bbd92cd2e2)

---

### ğŸ§ª Lab 5: D Flip-Flop with Asynchronous Reset

```verilog
module dff_const1(input clk, input reset, output reg q);
always @(posedge clk or posedge reset)
begin
	if(reset)
		q <= 1'b0;
	else
		q <= 1'b1;
end
endmodule
```

âœ¨ Explanation:

* Reset â†’ `q = 0`
* Else â†’ `q = 1`

ğŸ“¸ **Lab 5 Output:**
![Image](https://github.com/user-attachments/assets/42bc25ed-2bf5-4bb4-8ce3-bffaf8f67f54)

---

### ğŸ§ª Lab 6: Flip-Flop Always Setting Output

```verilog
module dff_const2(input clk, input reset, output reg q);
always @(posedge clk or posedge reset)
begin
	q <= 1'b1;
end
endmodule
```

âœ¨ Explanation:

* `q` is **always 1** regardless of inputs.

ğŸ“¸ **Lab 6 Output:** <img width="1920" height="1080" alt="Image" src="https://github.com/user-attachments/assets/25f14f63-6ca1-4f71-ac62-26419a6ea6fa" />

---

## ğŸ“Š Summary

| âš™ï¸ Technique            | ğŸ¯ Purpose                                           |
| ----------------------- | ---------------------------------------------------- |
| ğŸ”¢ Constant Propagation | Simplify logic by replacing variables with constants |
| ğŸ”„ State Optimization   | Reduce FSM states & optimize encoding/logic          |
| ğŸ§© Cloning              | Duplicate logic â†’ timing & load balancing            |
| â³ Retiming              | Reposition registers â†’ optimize timing & power       |

---

## ğŸ“ Notes

* ğŸ§¹ Always use `opt_clean -purge` between `abc -liberty` and `synth -top` for best results.
* ğŸ§ª Labs provide **hands-on** proof of optimization techniques.
