$date
	Fri Jun 20 10:56:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ffd_tb $end
$var wire 1 ! q $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module UUT $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1111101000 "
$end
#0
$dumpvars
0%
0$
0#
x!
$end
#500000
0!
1#
#1000000
0#
1$
#1500000
1!
1#
#2000000
0#
0$
#2500000
0!
1#
#3000000
0#
1$
#3500000
1!
1#
#4000000
0#
#4500000
1#
#5000000
0#
#5500000
1#
#6000000
0#
#6500000
1#
#7000000
0#
#7500000
1#
#8000000
0#
#8500000
1#
#9000000
0#
#9500000
1#
#10000000
0#
#10500000
1#
#11000000
0#
#11500000
1#
#12000000
0#
#12500000
1#
#13000000
0#
#13500000
1#
#14000000
0#
