///Register `EXTI_FPR2` reader
pub type R = crate::R<EXTI_FPR2rs>;
///Register `EXTI_FPR2` writer
pub type W = crate::W<EXTI_FPR2rs>;
/**Falling edge event pending for configurable line 34 Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER2 register) on the line 34. Each bit is cleared by writing 1 into it.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum FPIF34 {
    ///0: No falling edge trigger request occurred
    B0x0 = 0,
    ///1: Falling edge trigger request occurred
    B0x1 = 1,
}
impl From<FPIF34> for bool {
    #[inline(always)]
    fn from(variant: FPIF34) -> Self {
        variant as u8 != 0
    }
}
///Field `FPIF34` reader - Falling edge event pending for configurable line 34 Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER2 register) on the line 34. Each bit is cleared by writing 1 into it.
pub type FPIF34_R = crate::BitReader<FPIF34>;
impl FPIF34_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> FPIF34 {
        match self.bits {
            false => FPIF34::B0x0,
            true => FPIF34::B0x1,
        }
    }
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x0(&self) -> bool {
        *self == FPIF34::B0x0
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn is_b_0x1(&self) -> bool {
        *self == FPIF34::B0x1
    }
}
///Field `FPIF34` writer - Falling edge event pending for configurable line 34 Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER2 register) on the line 34. Each bit is cleared by writing 1 into it.
pub type FPIF34_W<'a, REG> = crate::BitWriter<'a, REG, FPIF34>;
impl<'a, REG> FPIF34_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///No falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x0(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF34::B0x0)
    }
    ///Falling edge trigger request occurred
    #[inline(always)]
    pub fn b_0x1(self) -> &'a mut crate::W<REG> {
        self.variant(FPIF34::B0x1)
    }
}
impl R {
    ///Bit 2 - Falling edge event pending for configurable line 34 Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER2 register) on the line 34. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif34(&self) -> FPIF34_R {
        FPIF34_R::new(((self.bits >> 2) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("EXTI_FPR2")
            .field("fpif34", &self.fpif34())
            .finish()
    }
}
impl W {
    ///Bit 2 - Falling edge event pending for configurable line 34 Each bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER2 register) on the line 34. Each bit is cleared by writing 1 into it.
    #[inline(always)]
    pub fn fpif34(&mut self) -> FPIF34_W<'_, EXTI_FPR2rs> {
        FPIF34_W::new(self, 2)
    }
}
/**EXTI falling edge pending register 2

You can [`read`](crate::Reg::read) this register and get [`exti_fpr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`exti_fpr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32C051.html#EXTI:EXTI_FPR2)*/
pub struct EXTI_FPR2rs;
impl crate::RegisterSpec for EXTI_FPR2rs {
    type Ux = u32;
}
///`read()` method returns [`exti_fpr2::R`](R) reader structure
impl crate::Readable for EXTI_FPR2rs {}
///`write(|w| ..)` method takes [`exti_fpr2::W`](W) writer structure
impl crate::Writable for EXTI_FPR2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets EXTI_FPR2 to value 0
impl crate::Resettable for EXTI_FPR2rs {}
