<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>mg-stm32l_acquisition_supervisor: D:/1/mg-stm32l_acquisition_supervisor-0.1.0-120906/hdr/hdr_rcc.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">mg-stm32l_acquisition_supervisor
   &#160;<span id="projectnumber">0.1.0-120906</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">D:/1/mg-stm32l_acquisition_supervisor-0.1.0-120906/hdr/hdr_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hdr__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00013"></a>00013 <span class="preprocessor">#ifndef HDR_RCC_H_</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span><span class="preprocessor">#define HDR_RCC_H_</span>
<a name="l00015"></a>00015 <span class="preprocessor"></span>
<a name="l00016"></a>00016 <span class="preprocessor">#include &quot;<a class="code" href="hdr__bitband_8h.html" title="Header for bit-banding.">hdr/hdr_bitband.h</a>&quot;</span>
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00019"></a>00019 <span class="comment">| RCC_CR - Clock Control Register</span>
<a name="l00020"></a>00020 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 <span class="preprocessor">#define RCC_CR_RTCPRE_bit                   29</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_0_bit                 29</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_1_bit                 30</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_CSSON_bit                    28</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLRDY_bit                   25</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLON_bit                    24</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEBYP_bit                   18</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSERDY_bit                   17</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEON_bit                    16</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSIRDY_bit                   9</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSION_bit                    8</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSIRDY_bit                   1</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSION_bit                    0</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span>
<a name="l00036"></a>00036 <span class="preprocessor">#define RCC_CR_RTCPRE_DIV2_value            0</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_DIV4_value            1</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_DIV8_value            2</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_DIV16_value           3</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_mask                  3</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#define RCC_CR_RTCPRE_DIV2                  (RCC_CR_RTCPRE_DIV2_value &lt;&lt; RCC_CR_RTCPRE_bit)</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_DIV4                  (RCC_CR_RTCPRE_DIV4_value &lt;&lt; RCC_CR_RTCPRE_bit)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_DIV8                  (RCC_CR_RTCPRE_DIV8_value &lt;&lt; RCC_CR_RTCPRE_bit)</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_DIV16                 (RCC_CR_RTCPRE_DIV16_value &lt;&lt; RCC_CR_RTCPRE_bit)</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="preprocessor">#define RCC_CR_RTCPRE_0_bb                  BITBAND(&amp;RCC-&gt;CR, RCC_CR_RTCPRE_0_bit)</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_RTCPRE_1_bb                  BITBAND(&amp;RCC-&gt;CR, RCC_CR_RTCPRE_1_bit)</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_CSSON_bb                     BITBAND(&amp;RCC-&gt;CR, RCC_CR_CSSON_bit)</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLRDY_bb                    BITBAND(&amp;RCC-&gt;CR, RCC_CR_PLLRDY_bit)</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLON_bb                     BITBAND(&amp;RCC-&gt;CR, RCC_CR_PLLON_bit)</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEBYP_bb                    BITBAND(&amp;RCC-&gt;CR, RCC_CR_HSEBYP_bit)</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSERDY_bb                    BITBAND(&amp;RCC-&gt;CR, RCC_CR_HSERDY_bit)</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEON_bb                     BITBAND(&amp;RCC-&gt;CR, RCC_CR_HSEON_bit)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSIRDY_bb                    BITBAND(&amp;RCC-&gt;CR, RCC_CR_MSIRDY_bit)</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSION_bb                     BITBAND(&amp;RCC-&gt;CR, RCC_CR_MSION_bit)</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSIRDY_bb                    BITBAND(&amp;RCC-&gt;CR, RCC_CR_HSIRDY_bit)</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSION_bb                     BITBAND(&amp;RCC-&gt;CR, RCC_CR_HSION_bit)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00061"></a>00061 <span class="comment">| RCC_ICSCR - Internal clock sources calibration register</span>
<a name="l00062"></a>00062 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <span class="preprocessor">#define RCC_ICSCR_MSITRIM_bit               24</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_0_bit             24</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_1_bit             25</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_2_bit             26</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_3_bit             27</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_4_bit             28</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_5_bit             29</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_6_bit             30</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_7_bit             31</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a>00074 <span class="preprocessor">#define RCC_ICSCR_MSICAL_bit                16</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_0_bit              16</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_1_bit              17</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_2_bit              18</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_3_bit              19</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_4_bit              20</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_5_bit              21</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_6_bit              22</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_7_bit              23</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#define RCC_ICSCR_MSIRANGE_bit              13</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_0_bit            13</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_1_bit            14</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_2_bit            15</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#define RCC_ICSCR_HSITRIM_bit               8</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_0_bit             8</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_1_bit             9</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_2_bit             10</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_3_bit             11</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_4_bit             12</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="preprocessor">#define RCC_ICSCR_HSICAL_bit                0</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_0_bit              0</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_1_bit              1</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_2_bit              2</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_3_bit              3</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_4_bit              4</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_5_bit              5</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_6_bit              6</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_7_bit              7</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a>00106 <span class="preprocessor">#define RCC_ICSCR_MSITRIM_0                 (1 &lt;&lt; RCC_ICSCR_MSITRIM_0_bit)</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_1                 (1 &lt;&lt; RCC_ICSCR_MSITRIM_1_bit)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_2                 (1 &lt;&lt; RCC_ICSCR_MSITRIM_2_bit)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_3                 (1 &lt;&lt; RCC_ICSCR_MSITRIM_3_bit)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_4                 (1 &lt;&lt; RCC_ICSCR_MSITRIM_4_bit)</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_5                 (1 &lt;&lt; RCC_ICSCR_MSITRIM_5_bit)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_6                 (1 &lt;&lt; RCC_ICSCR_MSITRIM_6_bit)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_7                 (1 &lt;&lt; RCC_ICSCR_MSITRIM_7_bit)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="preprocessor">#define RCC_ICSCR_MSICAL_0                  (1 &lt;&lt; RCC_ICSCR_MSICAL_0_bit)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_1                  (1 &lt;&lt; RCC_ICSCR_MSICAL_1_bit)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_2                  (1 &lt;&lt; RCC_ICSCR_MSICAL_2_bit)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_3                  (1 &lt;&lt; RCC_ICSCR_MSICAL_3_bit)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_4                  (1 &lt;&lt; RCC_ICSCR_MSICAL_4_bit)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_5                  (1 &lt;&lt; RCC_ICSCR_MSICAL_5_bit)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_6                  (1 &lt;&lt; RCC_ICSCR_MSICAL_6_bit)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_7                  (1 &lt;&lt; RCC_ICSCR_MSICAL_7_bit)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a>00124 <span class="comment">/*#define RCC_ICSCR_MSIRANGE_0              (1 &lt;&lt; RCC_ICSCR_MSIRANGE_0_bit)</span>
<a name="l00125"></a>00125 <span class="comment">#define RCC_ICSCR_MSIRANGE_1                (1 &lt;&lt; RCC_ICSCR_MSIRANGE_1_bit)</span>
<a name="l00126"></a>00126 <span class="comment">#define RCC_ICSCR_MSIRANGE_2                (1 &lt;&lt; RCC_ICSCR_MSIRANGE_2_bit)*/</span>   <span class="comment">// disabled due to name clash with current stm32l1xx.h</span>
<a name="l00127"></a>00127 
<a name="l00128"></a>00128 <span class="preprocessor">#define RCC_ICSCR_HSITRIM_0                 (1 &lt;&lt; RCC_ICSCR_HSITRIM_0_bit)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_1                 (1 &lt;&lt; RCC_ICSCR_HSITRIM_1_bit)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_2                 (1 &lt;&lt; RCC_ICSCR_HSITRIM_2_bit)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_3                 (1 &lt;&lt; RCC_ICSCR_HSITRIM_3_bit)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_4                 (1 &lt;&lt; RCC_ICSCR_HSITRIM_4_bit)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a>00134 <span class="preprocessor">#define RCC_ICSCR_HSICAL_0                  (1 &lt;&lt; RCC_ICSCR_HSICAL_0_bit)</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_1                  (1 &lt;&lt; RCC_ICSCR_HSICAL_1_bit)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_2                  (1 &lt;&lt; RCC_ICSCR_HSICAL_2_bit)</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_3                  (1 &lt;&lt; RCC_ICSCR_HSICAL_3_bit)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_4                  (1 &lt;&lt; RCC_ICSCR_HSICAL_4_bit)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_5                  (1 &lt;&lt; RCC_ICSCR_HSICAL_5_bit)</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_6                  (1 &lt;&lt; RCC_ICSCR_HSICAL_6_bit)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_7                  (1 &lt;&lt; RCC_ICSCR_HSICAL_7_bit)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="preprocessor">#define RCC_ICSCR_MSIRANGE_65_536kHz_value  0</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_131_072kHz_value 1</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_262_144kHz_value 2</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_524_288kHz_value 3</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_1_048MHz_value   4</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_2_097MHz_value   5</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_4_194MHz_value   6</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_mask             7</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>
<a name="l00152"></a>00152 <span class="preprocessor">#define RCC_ICSCR_MSIRANGE_65_536kHz        (RCC_ICSCR_MSIRANGE_65_536kHz_value &lt;&lt; RCC_ICSCR_MSIRANGE_bit)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_131_072kHz       (RCC_ICSCR_MSIRANGE_131_072kHz_value &lt;&lt; RCC_ICSCR_MSIRANGE_bit)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_262_144kHz       (RCC_ICSCR_MSIRANGE_262_144kHz_value &lt;&lt; RCC_ICSCR_MSIRANGE_bit)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_524_288kHz       (RCC_ICSCR_MSIRANGE_524_288kHz_value &lt;&lt; RCC_ICSCR_MSIRANGE_bit)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_1_048MHz         (RCC_ICSCR_MSIRANGE_1_048MHz_value &lt;&lt; RCC_ICSCR_MSIRANGE_bit)</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_2_097MHz         (RCC_ICSCR_MSIRANGE_2_097MHz_value &lt;&lt; RCC_ICSCR_MSIRANGE_bit)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_4_194MHz         (RCC_ICSCR_MSIRANGE_4_194MHz_value &lt;&lt; RCC_ICSCR_MSIRANGE_bit)</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="preprocessor">#define RCC_ICSCR_MSITRIM_0_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM_0_bit)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_1_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM_1_bit)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_2_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM_2_bit)</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_3_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM_3_bit)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_4_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM_4_bit)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_5_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM_5_bit)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_6_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM_6_bit)</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSITRIM_7_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSITRIM_7_bit)</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>
<a name="l00169"></a>00169 <span class="preprocessor">#define RCC_ICSCR_MSICAL_0_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSICAL_0_bit)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_1_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSICAL_1_bit)</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_2_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSICAL_2_bit)</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_3_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSICAL_3_bit)</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_4_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSICAL_4_bit)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_5_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSICAL_5_bit)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_6_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSICAL_6_bit)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSICAL_7_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSICAL_7_bit)</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a>00178 <span class="preprocessor">#define RCC_ICSCR_MSIRANGE_0_bb             BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSIRANGE_0_bit)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_1_bb             BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSIRANGE_1_bit)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_MSIRANGE_2_bb             BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_MSIRANGE_2_bit)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>
<a name="l00182"></a>00182 <span class="preprocessor">#define RCC_ICSCR_HSITRIM_0_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM_0_bit)</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_1_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM_1_bit)</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_2_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM_2_bit)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_3_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM_3_bit)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSITRIM_4_bb              BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSITRIM_4_bit)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a>00188 <span class="preprocessor">#define RCC_ICSCR_HSICAL_0_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSICAL_0_bit)</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_1_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSICAL_1_bit)</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_2_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSICAL_2_bit)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_3_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSICAL_3_bit)</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_4_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSICAL_4_bit)</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_5_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSICAL_5_bit)</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_6_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSICAL_6_bit)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define RCC_ICSCR_HSICAL_7_bb               BITBAND(&amp;RCC-&gt;ICSCR, RCC_ICSCR_HSICAL_7_bit)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span>
<a name="l00197"></a>00197 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00198"></a>00198 <span class="comment">| RCC_CFGR - Clock Configuration Register</span>
<a name="l00199"></a>00199 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00200"></a>00200 
<a name="l00201"></a>00201 <span class="preprocessor">#define RCC_CFGR_MCOPRE_bit                 28</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_0_bit               28</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_1_bit               29</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_2_bit               30</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>
<a name="l00206"></a>00206 <span class="preprocessor">#define RCC_CFGR_MCOSEL_bit                 24</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_0_bit               24</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_1_bit               25</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_2_bit               26</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00211"></a>00211 <span class="preprocessor">#define RCC_CFGR_PLLDIV_bit                 22</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_0_bit               22</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_1_bit               23</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00215"></a>00215 <span class="preprocessor">#define RCC_CFGR_PLLMUL_bit                 18</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_0_bit               18</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_1_bit               19</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_2_bit               20</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_3_bit               21</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span>
<a name="l00221"></a>00221 <span class="preprocessor">#define RCC_CFGR_PLLSRC_bit                 16</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span>
<a name="l00223"></a>00223 <span class="preprocessor">#define RCC_CFGR_PPRE2_bit                  11</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_0_bit                11</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_1_bit                12</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_2_bit                13</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span>
<a name="l00228"></a>00228 <span class="preprocessor">#define RCC_CFGR_PPRE1_bit                  8</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_0_bit                8</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_1_bit                9</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_2_bit                10</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span>
<a name="l00233"></a>00233 <span class="preprocessor">#define RCC_CFGR_HPRE_bit                   4</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_0_bit                 4</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_1_bit                 5</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_2_bit                 6</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_3_bit                 7</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>
<a name="l00239"></a>00239 <span class="preprocessor">#define RCC_CFGR_SWS_bit                    2</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_0_bit                  2</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_1_bit                  3</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span>
<a name="l00243"></a>00243 <span class="preprocessor">#define RCC_CFGR_SW_bit                     0</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_0_bit                   0</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_1_bit                   1</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span>
<a name="l00247"></a>00247 <span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1_value          0</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2_value          1</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4_value          2</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8_value          3</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16_value         4</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_mask                7</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span>
<a name="l00254"></a>00254 <span class="preprocessor">#define RCC_CFGR_MCOSEL_NOCLOCK_value       0</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK_value        1</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI_value           2</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI_value           3</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE_value           4</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_value           5</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI_value           6</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE_value           7</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_mask                7</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span>
<a name="l00264"></a>00264 <span class="preprocessor">#define RCC_CFGR_PLLDIV2_value              1</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV3_value              2</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV4_value              3</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_mask                3</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>
<a name="l00269"></a>00269 <span class="preprocessor">#define RCC_CFGR_PLLMUL3_value              0</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL4_value              1</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL6_value              2</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL8_value              3</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL12_value             4</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL16_value             5</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL24_value             6</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL32_value             7</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL48_value             8</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_mask                15</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span>
<a name="l00280"></a>00280 <span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_value           0</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE_value           1</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLSRC_mask                1</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span>
<a name="l00284"></a>00284 <span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1_value           0</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2_value           4</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4_value           5</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8_value           6</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16_value          7</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_mask                 7</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a>00291 <span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1_value           0</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2_value           4</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4_value           5</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8_value           6</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16_value          7</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_mask                 7</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span>
<a name="l00298"></a>00298 <span class="preprocessor">#define RCC_CFGR_HPRE_DIV1_value            0</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV2_value            8</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV4_value            9</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV8_value            10</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV16_value           11</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV64_value           12</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV128_value          13</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV256_value          14</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV512_value          15</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_mask                  15</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>
<a name="l00309"></a>00309 <span class="preprocessor">#define RCC_CFGR_SWS_MSI_value              0</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_HSI_value              1</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_HSE_value              2</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_PLL_value              3</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_mask                   3</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span>
<a name="l00315"></a>00315 <span class="preprocessor">#define RCC_CFGR_SW_MSI_value               0</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_HSI_value               1</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_HSE_value               2</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_PLL_value               3</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_mask                    3</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span>
<a name="l00321"></a>00321 <span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                (RCC_CFGR_MCOPRE_DIV1_value &lt;&lt; RCC_CFGR_MCOPRE_bit)</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                (RCC_CFGR_MCOPRE_DIV2_value &lt;&lt; RCC_CFGR_MCOPRE_bit)</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                (RCC_CFGR_MCOPRE_DIV4_value &lt;&lt; RCC_CFGR_MCOPRE_bit)</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                (RCC_CFGR_MCOPRE_DIV8_value &lt;&lt; RCC_CFGR_MCOPRE_bit)</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16               (RCC_CFGR_MCOPRE_DIV16_value &lt;&lt; RCC_CFGR_MCOPRE_bit)</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span>
<a name="l00327"></a>00327 <span class="preprocessor">#define RCC_CFGR_MCOSEL_NOCLOCK             (RCC_CFGR_MCOSEL_NOCLOCK_value &lt;&lt; RCC_CFGR_MCOSEL_bit)</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK              (RCC_CFGR_MCOSEL_SYSCLK_value &lt;&lt; RCC_CFGR_MCOSEL_bit)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI                 (RCC_CFGR_MCOSEL_HSI_value &lt;&lt; RCC_CFGR_MCOSEL_bit)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_MSI                 (RCC_CFGR_MCOSEL_MSI_value &lt;&lt; RCC_CFGR_MCOSEL_bit)</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE                 (RCC_CFGR_MCOSEL_HSE_value &lt;&lt; RCC_CFGR_MCOSEL_bit)</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL                 (RCC_CFGR_MCOSEL_PLL_value &lt;&lt; RCC_CFGR_MCOSEL_bit)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI                 (RCC_CFGR_MCOSEL_LSI_value &lt;&lt; RCC_CFGR_MCOSEL_bit)</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE                 (RCC_CFGR_MCOSEL_LSE_value &lt;&lt; RCC_CFGR_MCOSEL_bit)</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>
<a name="l00336"></a>00336 <span class="preprocessor">#define RCC_CFGR_MCOPRE_0_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_MCOPRE_0_bit)</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_1_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_MCOPRE_1_bit)</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_2_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_MCOPRE_2_bit)</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span>
<a name="l00340"></a>00340 <span class="preprocessor">#define RCC_CFGR_MCOSEL_0_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_MCOSEL_0_bit)</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_1_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_MCOSEL_1_bit)</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOSEL_2_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_MCOSEL_2_bit)</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span>
<a name="l00344"></a>00344 <span class="preprocessor">#define RCC_CFGR_PLLDIV_0_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PLLDIV_0_bit)</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLDIV_1_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PLLDIV_1_bit)</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span>
<a name="l00347"></a>00347 <span class="preprocessor">#define RCC_CFGR_PLLMUL_0_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PLLMUL_0_bit)</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_1_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PLLMUL_1_bit)</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_2_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PLLMUL_2_bit)</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_3_bb                BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PLLMUL_3_bit)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span>
<a name="l00352"></a>00352 <span class="preprocessor">#define RCC_CFGR_PLLSRC_bb                  BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PLLSRC_bit)</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span>
<a name="l00354"></a>00354 <span class="preprocessor">#define RCC_CFGR_PPRE2_0_bb                 BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PPRE2_0_bit)</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_1_bb                 BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PPRE2_1_bit)</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_2_bb                 BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PPRE2_2_bit)</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span>
<a name="l00358"></a>00358 <span class="preprocessor">#define RCC_CFGR_PPRE1_0_bb                 BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PPRE1_0_bit)</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_1_bb                 BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PPRE1_1_bit)</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_2_bb                 BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_PPRE1_2_bit)</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span>
<a name="l00362"></a>00362 <span class="preprocessor">#define RCC_CFGR_HPRE_0_bb                  BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_HPRE_0_bit)</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_1_bb                  BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_HPRE_1_bit)</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_2_bb                  BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_HPRE_2_bit)</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_3_bb                  BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_HPRE_3_bit)</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span>
<a name="l00367"></a>00367 <span class="preprocessor">#define RCC_CFGR_SWS_0_bb                   BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_SWS_0_bit)</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_1_bb                   BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_SWS_1_bit)</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span>
<a name="l00370"></a>00370 <span class="preprocessor">#define RCC_CFGR_SW_0_bb                    BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_SW_0_bit)</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_1_bb                    BITBAND(&amp;RCC-&gt;CFGR, RCC_CFGR_SW_1_bit)</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span>
<a name="l00373"></a>00373 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00374"></a>00374 <span class="comment">| RCC_CIR - Clock interrupt register</span>
<a name="l00375"></a>00375 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00376"></a>00376 
<a name="l00377"></a>00377 <span class="preprocessor">#define RCC_CIR_CSSC_bit                    23</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSECSSC_bit                 22</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_MSIRDYC_bit                 21</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYC_bit                 20</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYC_bit                 19</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYC_bit                 18</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYC_bit                 17</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYC_bit                 16</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSECSSIE_bit                14</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_MSIRDYIE_bit                13</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYIE_bit                12</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYIE_bit                11</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYIE_bit                10</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYIE_bit                9</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYIE_bit                8</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_CSSF_bit                    7</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSECSSF_bit                 6</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_MSIRDYF_bit                 5</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYF_bit                 4</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYF_bit                 3</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYF_bit                 2</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYF_bit                 1</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYF_bit                 0</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span>
<a name="l00401"></a>00401 <span class="preprocessor">#define RCC_CIR_CSSC_bb                     BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_CSSC_bit)</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSECSSC_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_LSECSSC_bit)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_MSIRDYC_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_MSIRDYC_bit)</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYC_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_PLLRDYC_bit)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYC_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_HSERDYC_bit)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYC_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_HSIRDYC_bit)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYC_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_LSERDYC_bit)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYC_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_LSIRDYC_bit)</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSECSSIE_bb                 BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_LSECSSIE_bit)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_MSIRDYIE_bb                 BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_MSIRDYIE_bit)</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYIE_bb                 BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_PLLRDYIE_bit)</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYIE_bb                 BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_HSERDYIE_bit)</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYIE_bb                 BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_HSIRDYIE_bit)</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYIE_bb                 BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_LSERDYIE_bit)</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYIE_bb                 BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_LSIRDYIE_bit)</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_CSSF_bb                     BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_CSSF_bit)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSECSSF_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_LSECSSF_bit)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_MSIRDYF_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_MSIRDYF_bit)</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYF_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_PLLRDYF_bit)</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYF_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_HSERDYF_bit)</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYF_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_HSIRDYF_bit)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYF_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_LSERDYF_bit)</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYF_bb                  BITBAND(&amp;RCC-&gt;CIR, RCC_CIR_LSIRDYF_bit)</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>
<a name="l00425"></a>00425 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00426"></a>00426 <span class="comment">| RCC_AHBRSTR - AHB peripheral reset register</span>
<a name="l00427"></a>00427 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00428"></a>00428 
<a name="l00429"></a>00429 <span class="preprocessor">#define RCC_AHBRSTR_FSMCRST_bit             30</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_AESRST_bit              27</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_DMA2RST_bit             25</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_DMA1RST_bit             24</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_FLITFRST_bit            15</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_CRCRST_bit              12</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOGRST_bit            7</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_bit            6</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOHRST_bit            5</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOERST_bit            4</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_bit            3</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_bit            2</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_bit            1</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_bit            0</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span>
<a name="l00444"></a>00444 <span class="preprocessor">#define RCC_AHBRSTR_FSMCRST_bb              BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_FSMCRST_bit)</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_AESRST_bb               BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_AESRST_bit)</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_DMA2RST_bb              BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_DMA2RST_bit)</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_DMA1RST_bb              BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_DMA1RST_bit)</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_FLITFRST_bb             BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_FLITFRST_bit)</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_CRCRST_bb               BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_CRCRST_bit)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOGRST_bb             BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_GPIOGRST_bit)</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_bb             BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_GPIOFRST_bit)</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOHRST_bb             BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_GPIOHRST_bit)</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOERST_bb             BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_GPIOERST_bit)</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_bb             BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_GPIODRST_bit)</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_bb             BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_GPIOCRST_bit)</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_bb             BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_GPIOBRST_bit)</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_bb             BITBAND(&amp;RCC-&gt;AHBRSTR, RCC_AHBRSTR_GPIOARST_bit)</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span>
<a name="l00459"></a>00459 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00460"></a>00460 <span class="comment">| RCC_APB2RSTR - APB2 peripheral reset register</span>
<a name="l00461"></a>00461 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00462"></a>00462 
<a name="l00463"></a>00463 <span class="preprocessor">#define RCC_APB2RSTR_USART1RST_bit          14</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_bit            12</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SDIORST_bit            11</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_ADC1RST_bit            9</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_bit           4</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_bit           3</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_bit            2</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_bit          0</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span>
<a name="l00472"></a>00472 <span class="preprocessor">#define RCC_APB2RSTR_USART1RST_bb           BITBAND(&amp;RCC-&gt;APB2RSTR, RCC_APB2RSTR_USART1RST_bit)</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_bb             BITBAND(&amp;RCC-&gt;APB2RSTR, RCC_APB2RSTR_SPI1RST_bit)</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SDIORST_bb             BITBAND(&amp;RCC-&gt;APB2RSTR, RCC_APB2RSTR_SDIORST_bit)</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_ADC1RST_bb             BITBAND(&amp;RCC-&gt;APB2RSTR, RCC_APB2RSTR_ADC1RST_bit)</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_bb            BITBAND(&amp;RCC-&gt;APB2RSTR, RCC_APB2RSTR_TIM11RST_bit)</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM10RST_bb            BITBAND(&amp;RCC-&gt;APB2RSTR, RCC_APB2RSTR_TIM10RST_bit)</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_bb             BITBAND(&amp;RCC-&gt;APB2RSTR, RCC_APB2RSTR_TIM9RST_bit)</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_bb           BITBAND(&amp;RCC-&gt;APB2RSTR, RCC_APB2RSTR_SYSCFGRST_bit)</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span>
<a name="l00481"></a>00481 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00482"></a>00482 <span class="comment">| RCC_APB1RSTR - APB1 peripheral reset register</span>
<a name="l00483"></a>00483 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00484"></a>00484 
<a name="l00485"></a>00485 <span class="preprocessor">#define RCC_APB1RSTR_COMPRST_bit            31</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_DACRST_bit             29</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST_bit             28</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USBRST_bit             23</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_bit            22</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_bit            21</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USAR5RST_bit           20</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_UART4RST_bit           19</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART3RST_bit          18</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST_bit          17</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_bit            15</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_bit            14</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_bit            11</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_LCDRST_bit             9</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_bit            5</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_bit            4</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_bit            3</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_bit            2</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_bit            1</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_bit            0</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span>
<a name="l00506"></a>00506 <span class="preprocessor">#define RCC_APB1RSTR_COMPRST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_COMPRST_bit)</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_DACRST_bb              BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_DACRST_bit)</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST_bb              BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_PWRRST_bit)</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USBRST_bb              BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_USBRST_bit)</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_I2C2RST_bit)</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_I2C1RST_bit)</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USAR5RST_bb            BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_USAR5RST_bit)</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_UART4RST_bb            BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_UART4RST_bit)</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART3RST_bb           BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_USART3RST_bit)</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST_bb           BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_USART2RST_bit)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_SPI3RST_bit)</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_SPI2RST_bit)</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_WWDGRST_bit)</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_LCDRST_bb              BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_LCDRST_bit)</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_TIM7RST_bit)</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_TIM6RST_bit)</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_TIM5RST_bit)</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_TIM4RST_bit)</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_TIM3RST_bit)</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_bb             BITBAND(&amp;RCC-&gt;APB1RSTR, RCC_APB1RSTR_TIM2RST_bit)</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span>
<a name="l00527"></a>00527 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00528"></a>00528 <span class="comment">| RCC_AHBENR - AHB peripheral clock enable register</span>
<a name="l00529"></a>00529 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00530"></a>00530 
<a name="l00531"></a>00531 <span class="preprocessor">#define RCC_AHBENR_FSMCEN_bit               30</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_AESEN_bit                27</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_DMA2EN_bit               25</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_DMA1EN_bit               24</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_FLITFEN_bit              15</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_CRCEN_bit                12</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOGEN_bit              7</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOFEN_bit              6</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOHEN_bit              5</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOEEN_bit              4</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIODEN_bit              3</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOCEN_bit              2</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOBEN_bit              1</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOAEN_bit              0</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span>
<a name="l00546"></a>00546 <span class="preprocessor">#define RCC_AHBENR_FSMCEN_bb                BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_FSMCEN_bit)</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_AESEN_bb                 BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_AESEN_bit)</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_DMA2EN_bb                BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_DMA2EN_bit)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_DMA1EN_bb                BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_DMA1EN_bit)</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_FLITFEN_bb               BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_FLITFEN_bit)</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_CRCEN_bb                 BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_CRCEN_bit)</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOGEN_bb               BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_GPIOGEN_bit)</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOFEN_bb               BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_GPIOFEN_bit)</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOHEN_bb               BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_GPIOHEN_bit)</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOEEN_bb               BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_GPIOEEN_bit)</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIODEN_bb               BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_GPIODEN_bit)</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOCEN_bb               BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_GPIOCEN_bit)</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOBEN_bb               BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_GPIOBEN_bit)</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_GPIOAEN_bb               BITBAND(&amp;RCC-&gt;AHBENR, RCC_AHBENR_GPIOAEN_bit)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span>
<a name="l00561"></a>00561 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00562"></a>00562 <span class="comment">| RCC_APB2ENR - APB2 peripheral clock enable register</span>
<a name="l00563"></a>00563 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00564"></a>00564 
<a name="l00565"></a>00565 <span class="preprocessor">#define RCC_APB2ENR_USART1EN_bit            14</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_bit              12</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SDIOEN_bit              11</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN_bit              9</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM11EN_bit             4</span>
<a name="l00570"></a>00570 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM10EN_bit             3</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM9EN_bit              2</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_bit            0</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span>
<a name="l00574"></a>00574 <span class="preprocessor">#define RCC_APB2ENR_USART1EN_bb             BITBAND(&amp;RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN_bit)</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_bb               BITBAND(&amp;RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN_bit)</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SDIOEN_bb               BITBAND(&amp;RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN_bit)</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN_bb               BITBAND(&amp;RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN_bit)</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM11EN_bb              BITBAND(&amp;RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN_bit)</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM10EN_bb              BITBAND(&amp;RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN_bit)</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM9EN_bb               BITBAND(&amp;RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN_bit)</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_bb             BITBAND(&amp;RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN_bit)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span>
<a name="l00583"></a>00583 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00584"></a>00584 <span class="comment">| RCC_APB1ENR - APB1 peripheral clock enable register</span>
<a name="l00585"></a>00585 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00586"></a>00586 
<a name="l00587"></a>00587 <span class="preprocessor">#define RCC_APB1ENR_COMPEN_bit              31</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_DACEN_bit               29</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_PWREN_bit               28</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USBEN_bit               23</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN_bit              22</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN_bit              21</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USAR5EN_bit             20</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_UART4EN_bit             19</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART3EN_bit            18</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN_bit            17</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_SPI3EN_bit              15</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN_bit              14</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN_bit              11</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_LCDEN_bit               9</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM7EN_bit              5</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN_bit              4</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN_bit              3</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM4EN_bit              2</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN_bit              1</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN_bit              0</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span>
<a name="l00608"></a>00608 <span class="preprocessor">#define RCC_APB1ENR_COMPEN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_COMPEN_bit)</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_DACEN_bb                BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN_bit)</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_PWREN_bb                BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN_bit)</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USBEN_bb                BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_USBEN_bit)</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN_bit)</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN_bit)</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USAR5EN_bb              BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_USAR5EN_bit)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_UART4EN_bb              BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN_bit)</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART3EN_bb             BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN_bit)</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN_bb             BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN_bit)</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_SPI3EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN_bit)</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN_bit)</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN_bit)</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_LCDEN_bb                BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_LCDEN_bit)</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM7EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN_bit)</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN_bit)</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN_bit)</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM4EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN_bit)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN_bit)</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN_bb               BITBAND(&amp;RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN_bit)</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span>
<a name="l00629"></a>00629 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00630"></a>00630 <span class="comment">| RCC_AHBLPENR - AHB peripheral clock enable in low power mode register</span>
<a name="l00631"></a>00631 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00632"></a>00632 
<a name="l00633"></a>00633 <span class="preprocessor">#define RCC_AHBLPENR_FSMCLPEN_bit           30</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_AESLPEN_bit            27</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_DMA2LPEN_bit           25</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_DMA1LPEN_bit           24</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_SRAMLPEN_bit           16</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_FLITFLPEN_bit          15</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_CRCLPEN_bit            12</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOGLPEN_bit          7</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOFLPEN_bit          6</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOHLPEN_bit          5</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOELPEN_bit          4</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIODLPEN_bit          3</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOCLPEN_bit          2</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOBLPEN_bit          1</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOALPEN_bit          0</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span>
<a name="l00649"></a>00649 <span class="preprocessor">#define RCC_AHBLPENR_FSMCLPEN_bb            BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_FSMCLPEN_bit)</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_AESLPEN_bb             BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_AESLPEN_bit)</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_DMA2LPEN_bb            BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_DMA2LPEN_bit)</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_DMA1LPEN_bb            BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_DMA1LPEN_bit)</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_SRAMLPEN_bb            BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_SRAMLPEN_bit)</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_FLITFLPEN_bb           BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_FLITFLPEN_bit)</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_CRCLPEN_bb             BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_CRCLPEN_bit)</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOGLPEN_bb           BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_GPIOGLPEN_bit)</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOFLPEN_bb           BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_GPIOFLPEN_bit)</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOHLPEN_bb           BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_GPIOHLPEN_bit)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOELPEN_bb           BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_GPIOELPEN_bit)</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIODLPEN_bb           BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_GPIODLPEN_bit)</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOCLPEN_bb           BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_GPIOCLPEN_bit)</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOBLPEN_bb           BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_GPIOBLPEN_bit)</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBLPENR_GPIOALPEN_bb           BITBAND(&amp;RCC-&gt;AHBLPENR, RCC_AHBLPENR_GPIOALPEN_bit)</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span>
<a name="l00665"></a>00665 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00666"></a>00666 <span class="comment">| RCC_APB2LPENR - APB2 peripheral clock enable in low power mode register</span>
<a name="l00667"></a>00667 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00668"></a>00668 
<a name="l00669"></a>00669 <span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_bit        14</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_bit          12</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN_bit          11</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_bit          9</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_bit         4</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_bit         3</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_bit          2</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_bit        0</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span>
<a name="l00678"></a>00678 <span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_bb         BITBAND(&amp;RCC-&gt;APB2LPENR, RCC_APB2LPENR_USART1LPEN_bit)</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_bb           BITBAND(&amp;RCC-&gt;APB2LPENR, RCC_APB2LPENR_SPI1LPEN_bit)</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN_bb           BITBAND(&amp;RCC-&gt;APB2LPENR, RCC_APB2LPENR_SDIOLPEN_bit)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_bb           BITBAND(&amp;RCC-&gt;APB2LPENR, RCC_APB2LPENR_ADC1LPEN_bit)</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_bb          BITBAND(&amp;RCC-&gt;APB2LPENR, RCC_APB2LPENR_TIM11LPEN_bit)</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN_bb          BITBAND(&amp;RCC-&gt;APB2LPENR, RCC_APB2LPENR_TIM10LPEN_bit)</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_bb           BITBAND(&amp;RCC-&gt;APB2LPENR, RCC_APB2LPENR_TIM9LPEN_bit)</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_bb         BITBAND(&amp;RCC-&gt;APB2LPENR, RCC_APB2LPENR_SYSCFGLPEN_bit)</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span>
<a name="l00687"></a>00687 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00688"></a>00688 <span class="comment">| RCC_APB1LPENR - APB1 peripheral clock enable in low power mode register</span>
<a name="l00689"></a>00689 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00690"></a>00690 
<a name="l00691"></a>00691 <span class="preprocessor">#define RCC_APB1LPENR_COMPLPEN_bit          31</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_DACLPEN_bit           29</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_bit           28</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USBLPEN_bit           23</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_bit          22</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_bit          21</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USAR5LPEN_bit         20</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN_bit         19</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN_bit        18</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_bit        17</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_bit          15</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_bit          14</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_bit          11</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_LCDLPEN_bit           9</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN_bit          5</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN_bit          4</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_bit          3</span>
<a name="l00708"></a>00708 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_bit          2</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_bit          1</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_bit          0</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span>
<a name="l00712"></a>00712 <span class="preprocessor">#define RCC_APB1LPENR_COMPLPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_COMPLPEN_bit)</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_DACLPEN_bb            BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_DACLPEN_bit)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_bb            BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_PWRLPEN_bit)</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USBLPEN_bb            BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_USBLPEN_bit)</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_I2C2LPEN_bit)</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_I2C1LPEN_bit)</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USAR5LPEN_bb          BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_USAR5LPEN_bit)</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN_bb          BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_UART4LPEN_bit)</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN_bb         BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_USART3LPEN_bit)</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_bb         BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_USART2LPEN_bit)</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_SPI3LPEN_bit)</span>
<a name="l00723"></a>00723 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_SPI2LPEN_bit)</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_WWDGLPEN_bit)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_LCDLPEN_bb            BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_LCDLPEN_bit)</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_TIM7LPEN_bit)</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_TIM6LPEN_bit)</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_TIM5LPEN_bit)</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_TIM4LPEN_bit)</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_TIM3LPEN_bit)</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN_bb           BITBAND(&amp;RCC-&gt;APB1LPENR, RCC_APB1LPENR_TIM2LPEN_bit)</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span>
<a name="l00733"></a>00733 <span class="comment">/*---------------------------------------------------------------------------------------------------------------------+</span>
<a name="l00734"></a>00734 <span class="comment">| RCC_CSR - Control/status register</span>
<a name="l00735"></a>00735 <span class="comment">+---------------------------------------------------------------------------------------------------------------------*/</span>
<a name="l00736"></a>00736 
<a name="l00737"></a>00737 <span class="preprocessor">#define RCC_CSR_LPWRRSTF_bit                31</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_bit                30</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_bit                29</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_bit                 28</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PORRSTF_bit                 27</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PINRSTF_bit                 26</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_bit                 25</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RMVF_bit                    24</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCRST_bit                  23</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCEN_bit                   22</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_bit                  16</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_0_bit                16</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_1_bit                17</span>
<a name="l00750"></a>00750 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSECSSD_bit                 12</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSECSSON_bit                11</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSEBYP_bit                  10</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSERDY_bit                  9</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSEON_bit                   8</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSIRDY_bit                  1</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSION_bit                   0</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span>
<a name="l00758"></a>00758 <span class="preprocessor">#define RCC_CSR_RTCSEL_NOCLOCK_value        0</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSE_value            1</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_LSI_value            2</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_HSE_value            3</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_mask                 3</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span>
<a name="l00764"></a>00764 <span class="preprocessor">#define RCC_CSR_LPWRRSTF_bb                 BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_LPWRRSTF_bit)</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_bb                 BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_WWDGRSTF_bit)</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_bb                 BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_IWDGRSTF_bit)</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_bb                  BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_SFTRSTF_bit)</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PORRSTF_bb                  BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_PORRSTF_bit)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PINRSTF_bb                  BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_PINRSTF_bit)</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_OBLRSTF_bb                  BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_OBLRSTF_bit)</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RMVF_bb                     BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_RMVF_bit)</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCRST_bb                   BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_RTCRST_bit)</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCEN_bb                    BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_RTCEN_bit)</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_0_bb                 BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_RTCSEL_0_bit)</span>
<a name="l00775"></a>00775 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RTCSEL_1_bb                 BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_RTCSEL_1_bit)</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSECSSD_bb                  BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_LSECSSD_bit)</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSECSSON_bb                 BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_LSECSSON_bit)</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSEBYP_bb                   BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_LSEBYP_bit)</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSERDY_bb                   BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_LSERDY_bit)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSEON_bb                    BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_LSEON_bit)</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSIRDY_bb                   BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_LSIRDY_bit)</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSION_bb                    BITBAND(&amp;RCC-&gt;CSR, RCC_CSR_LSION_bit)</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span>
<a name="l00784"></a>00784 <span class="preprocessor">#endif </span><span class="comment">/* HDR_RCC_H_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 6 2012 21:45:07 for mg-stm32l_acquisition_supervisor by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
