hdl_lib_name = ip_stratixiv_ram
hdl_library_clause_name = ip_stratixiv_ram_lib
hdl_lib_uses_synth = common_pkg
hdl_lib_uses_sim = 
hdl_lib_technology = ip_stratixiv

synth_files =
    ip_stratixiv_ram_crwk_crw.vhd
    ip_stratixiv_ram_crw_crw.vhd
    ip_stratixiv_ram_cr_cw.vhd
    ip_stratixiv_ram_r_w.vhd
    ip_stratixiv_rom_r.vhd
    
test_bench_files =


[modelsim_project_file]


[quartus_project_file]

