Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Fri Jan 29 10:30:01 2021
| Host             : LAPTOP-41UTCTCK running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_SIMON_DICE_power_routed.rpt -pb TOP_SIMON_DICE_power_summary_routed.pb -rpx TOP_SIMON_DICE_power_routed.rpx
| Design           : TOP_SIMON_DICE
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.128       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 9.935        |
| Device Static (W)        | 0.193        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 38.8         |
| Junction Temperature (C) | 71.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     2.242 |     1320 |       --- |             --- |
|   LUT as Logic          |     1.895 |      567 |     63400 |            0.89 |
|   CARRY4                |     0.203 |       90 |     15850 |            0.57 |
|   Register              |     0.134 |      466 |    126800 |            0.37 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   LUT as Shift Register |     0.002 |        1 |     19000 |           <0.01 |
|   F7/F8 Muxes           |     0.002 |        6 |     63400 |           <0.01 |
|   Others                |     0.000 |       55 |       --- |             --- |
| Signals                 |     2.337 |     1208 |       --- |             --- |
| I/O                     |     5.357 |       36 |       210 |           17.14 |
| Static Power            |     0.193 |          |           |                 |
| Total                   |    10.128 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     4.678 |       4.587 |      0.092 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.224 |       0.196 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     1.518 |       1.514 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| TOP_SIMON_DICE              |     9.935 |
|   comp_t                    |     0.920 |
|     Inst_comp               |     0.005 |
|     Inst_gstr               |     0.309 |
|     deb1                    |     0.126 |
|       debouncer_c           |     0.124 |
|       edge_c                |     0.002 |
|     deb2                    |     0.121 |
|       debouncer_c           |     0.120 |
|     deb3                    |     0.121 |
|       debouncer_c           |     0.121 |
|     deb4                    |     0.103 |
|       debouncer_c           |     0.103 |
|     deb5                    |     0.104 |
|       debouncer_c           |     0.103 |
|   deb_t                     |     0.106 |
|     debouncer_c             |     0.099 |
|     synch_c                 |     0.008 |
|   display_t                 |     0.455 |
|     Disp_clk                |     0.308 |
|     Disp_decod              |     0.066 |
|     Disp_mux                |     0.080 |
|   fsm_t                     |     2.620 |
|     FSM_t                   |     1.350 |
|     clk_fsmt                |     1.155 |
|     deb                     |     0.114 |
|       debouncer_c           |     0.114 |
|   vgat                      |     0.435 |
|     SINCRO                  |     0.435 |
|       ContadorCLK           |     0.262 |
|       Contador_Pxl_Columnas |     0.010 |
|       Contador_Pxl_Filas    |     0.163 |
+-----------------------------+-----------+


