module fenPIN(
	input clk,				//ç³»ç»Ÿæ—¶é’Ÿ,å®éªŒå®¤é‡Œé¢çš„æ¿å­æ˜?0Mhzï¼Œç›¸å½“äºæ¯?0nsä¸€æ¬¡æ—¶é’Ÿä¿¡å?
	input rst_n,		   //ç³»ç»Ÿå¤ä½ï¼Œä½ç”µå¹³æœ‰æ•ˆ
	output reg clk_div   //åˆ†é¢‘åçš„è¾“å‡ºä¿¡å·ï¼Œæ¯1sè¾“å‡ºä¸€æ¬?
);

reg [25:0] cnt;				//5000_0000çš„äºŒä½æ•°ä¸?6ä½ï¼Œæ•…è®¾ç½®ä¸º26ä½å¯„å­˜å™¨

always @ (posedge clk or negedge rst_n) begin
	if(!rst_n) begin
		cnt <= 26'd0;
		clk_div <= 1'd0;
	end
	else begin
		if(cnt == 26'd5) begin
			clk_div <= 1'b1;//æ¯?000_0000æ¬¡clkä¸Šå‡æ²¿clk_divç½®ä¸º1
			cnt <= 26'd0;//cnté‡æ–°ç½®ä¸º0
		end
		else begin
			clk_div <= 1'b0;//é™¤äº†æ¯?000_0000æ¬¡ä¸Šå‡æ²¿ç½?å¤–ï¼Œå…¶ä»–æ—¶é—´ç½®ä¸º0
			cnt <= cnt + 1'b1;//æ¯æ¥ä¸€ä¸ªclkï¼ŒcntåŠ?
		end
	end
end

endmodule 


