#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 29 22:43:11 2018
# Process ID: 5328
# Current directory: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_divideur_select_outp_0_1_synth_1
# Command line: vivado.exe -log detection_centre_divideur_select_outp_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source detection_centre_divideur_select_outp_0_1.tcl
# Log file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_divideur_select_outp_0_1_synth_1/detection_centre_divideur_select_outp_0_1.vds
# Journal file: E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_divideur_select_outp_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source detection_centre_divideur_select_outp_0_1.tcl -notrace
Command: synth_design -top detection_centre_divideur_select_outp_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 411.977 ; gain = 102.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'detection_centre_divideur_select_outp_0_1' [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_1/synth/detection_centre_divideur_select_outp_0_1.vhd:63]
INFO: [Synth 8-3491] module 'divideur_select_output' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:34' bound to instance 'U0' of component 'divideur_select_output' [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_1/synth/detection_centre_divideur_select_outp_0_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'divideur_select_output' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'divideur_select_output' (1#1) [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'detection_centre_divideur_select_outp_0_1' (2#1) [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/detection_centre/ip/detection_centre_divideur_select_outp_0_1/synth/detection_centre_divideur_select_outp_0_1.vhd:63]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[39]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[38]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[37]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[36]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[35]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[34]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[33]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[32]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[31]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[30]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[29]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[28]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[15]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[14]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[13]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[12]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[11]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[10]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[9]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[8]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[7]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[6]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[5]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[4]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[3]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[2]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[1]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 466.230 ; gain = 156.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 466.230 ; gain = 156.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 466.230 ; gain = 156.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 727.609 ; gain = 1.117
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:01:24 . Memory (MB): peak = 727.609 ; gain = 418.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:01:24 . Memory (MB): peak = 727.609 ; gain = 418.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:01:24 . Memory (MB): peak = 727.609 ; gain = 418.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:01:33 . Memory (MB): peak = 727.609 ; gain = 418.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design detection_centre_divideur_select_outp_0_1 has an empty top module
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[39]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[38]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[37]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[36]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[35]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[34]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[33]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[32]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[31]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[30]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[29]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[28]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[15]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[14]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[13]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[12]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[11]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[10]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[9]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[8]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[7]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[6]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[5]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[4]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[3]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[2]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[1]
WARNING: [Synth 8-3331] design detection_centre_divideur_select_outp_0_1 has unconnected port Entree[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:01:39 . Memory (MB): peak = 727.609 ; gain = 418.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:51 . Memory (MB): peak = 797.039 ; gain = 487.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:51 . Memory (MB): peak = 797.039 ; gain = 487.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:51 . Memory (MB): peak = 797.039 ; gain = 487.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:01:52 . Memory (MB): peak = 798.164 ; gain = 488.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:01:52 . Memory (MB): peak = 798.164 ; gain = 488.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:01:52 . Memory (MB): peak = 798.164 ; gain = 488.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:01:52 . Memory (MB): peak = 798.164 ; gain = 488.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:01:52 . Memory (MB): peak = 798.164 ; gain = 488.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:01:52 . Memory (MB): peak = 798.164 ; gain = 488.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:01:52 . Memory (MB): peak = 798.164 ; gain = 488.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:50 . Memory (MB): peak = 798.164 ; gain = 227.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:01:53 . Memory (MB): peak = 798.164 ; gain = 488.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:56 . Memory (MB): peak = 823.039 ; gain = 526.555
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_divideur_select_outp_0_1_synth_1/detection_centre_divideur_select_outp_0_1.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/detection_centre_divideur_select_outp_0_1_synth_1/detection_centre_divideur_select_outp_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 823.605 ; gain = 0.277
INFO: [runtcl-4] Executing : report_utilization -file detection_centre_divideur_select_outp_0_1_utilization_synth.rpt -pb detection_centre_divideur_select_outp_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 823.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 29 22:46:09 2018...
