#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 21 10:20:15 2023
# Process ID: 6292
# Current directory: E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7124 E:\FYP\FPGA_XILINX 2\ROM_Using_IP_With_MATLAB\ROM_Using_IP_With_MATLAB.xpr
# Log file: E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.xpr}
update_compile_order -fileset sources_1
launch_simulation
source ROM_Using_IP_With_MATLAB_Tb.tcl
run all
relaunch_sim
close_sim
open_bd_design {E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.bd}
launch_simulation
source ROM_Using_IP_With_MATLAB_Tb.tcl
generate_target all [get_files {{E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{E:/FYP/FPGA_XILINX 2/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/ROM_Using_IP_With_MATLAB.bd}}]
launch_runs ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0_synth_1
wait_on_run ROM_Using_IP_With_MATLAB_blk_mem_gen_0_0_synth_1
launch_runs ROM_Using_IP_With_MATLAB_c_counter_binary_0_0_synth_1
wait_on_run ROM_Using_IP_With_MATLAB_c_counter_binary_0_0_synth_1
synth_design -rtl -name rtl_1
close_design
close_sim
