//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Sun Nov 10 20:27:45 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\e:\verilog_1st_year\i2c\component\work\i2c_sb\ccc_0\i2c_sb_ccc_0_fccc.v "
// file 6 "\e:\verilog_1st_year\i2c\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\e:\verilog_1st_year\i2c\component\work\i2c_sb\fabosc_0\i2c_sb_fabosc_0_osc.v "
// file 8 "\e:\verilog_1st_year\i2c\component\work\i2c_sb_mss\i2c_sb_mss_syn.v "
// file 9 "\e:\verilog_1st_year\i2c\component\work\i2c_sb_mss\i2c_sb_mss.v "
// file 10 "\e:\verilog_1st_year\i2c\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 11 "\e:\verilog_1st_year\i2c\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 12 "\e:\verilog_1st_year\i2c\component\work\i2c_sb\i2c_sb.v "
// file 13 "\e:\verilog_1st_year\i2c\hdl\i2c_master.v "
// file 14 "\e:\verilog_1st_year\i2c\hdl\i2c_top.v "
// file 15 "\e:\verilog_1st_year\i2c\component\work\i2c\i2c.v "
// file 16 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 17 "\e:\verilog_1st_year\i2c\designer\i2c\synthesis.fdc "

`timescale 100 ps/100 ps
module I2C_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  LOCK,
  I2C_sb_0_FAB_CCC_GL0
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output LOCK ;
output I2C_sb_0_FAB_CCC_GL0 ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire I2C_sb_0_FAB_CCC_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(I2C_sb_0_FAB_CCC_GL0),
	.A(GL0_net)
);
//@12:104
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000318C6318C1F18C61EC0404040400301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_sb_CCC_0_FCCC */

module I2C_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
//@12:208
// @7:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_sb_FABOSC_0_OSC */

module I2C_sb_MSS (
  LOCK,
  I2C_sb_0_FAB_CCC_GL0,
  MMUART_0_RXD,
  MMUART_0_TXD
)
;
input LOCK ;
input I2C_sb_0_FAB_CCC_GL0 ;
input MMUART_0_RXD ;
output MMUART_0_TXD ;
wire LOCK ;
wire I2C_sb_0_FAB_CCC_GL0 ;
wire MMUART_0_RXD ;
wire MMUART_0_TXD ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:0] F_FM1_RDATA;
wire [31:0] F_HM0_ADDR;
wire [1:0] F_HM0_SIZE;
wire [31:0] F_HM0_WDATA;
wire [31:0] F_HM1_ADDR;
wire [1:0] F_HM1_SIZE;
wire [31:0] F_HM1_WDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [31:0] REV_ARADDR;
wire [1:0] REV_ARBURST;
wire [3:0] REV_ARID;
wire [3:0] REV_ARLEN;
wire [1:0] REV_ARLOCK;
wire [1:0] REV_ARSIZE;
wire [31:0] REV_AWADDR;
wire [1:0] REV_AWLOCK;
wire [1:0] REV_AWSIZE;
wire [3:0] REV_WID;
wire [7:0] REV_WSTRB;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [4:0] DRAM_DM_RDQS_OUT;
wire [35:0] DRAM_DQ_OUT;
wire [4:0] DRAM_DQS_OUT;
wire [2:0] DRAM_FIFO_WE_OUT;
wire [4:0] DM_OE;
wire [35:0] DRAM_DQ_OE;
wire [4:0] DRAM_DQS_OE;
wire MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART_0_RXD_PAD_Y ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_FM1_READYOUT ;
wire F_FM1_RESP ;
wire F_HM0_ENABLE ;
wire F_HM0_SEL ;
wire F_HM0_TRANS1 ;
wire F_HM0_WRITE ;
wire F_HM1_ENABLE ;
wire F_HM1_SEL ;
wire F_HM1_TRANS1 ;
wire F_HM1_WRITE ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire REV_RREADY ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO0B_OUT ;
wire MGPIO10B_OUT ;
wire MGPIO1B_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MGPIO27A_OUT ;
wire MGPIO28A_OUT ;
wire MGPIO29A_OUT ;
wire MGPIO2B_OUT ;
wire MGPIO30A_OUT ;
wire MGPIO31A_OUT ;
wire MGPIO3B_OUT ;
wire MGPIO4B_OUT ;
wire MGPIO5B_OUT ;
wire MGPIO6B_OUT ;
wire MGPIO7B_OUT ;
wire MGPIO8B_OUT ;
wire MGPIO9B_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire USBD_DATA0_OUT ;
wire USBD_DATA1_OUT ;
wire USBD_DATA2_OUT ;
wire USBD_DATA3_OUT ;
wire USBD_DATA4_OUT ;
wire USBD_DATA5_OUT ;
wire USBD_DATA6_OUT ;
wire USBD_DATA7_MGPIO23B_OUT ;
wire USBD_DIR_OUT ;
wire USBD_NXT_OUT ;
wire USBD_STP_OUT ;
wire USBD_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO0B_OE ;
wire MGPIO10B_OE ;
wire MGPIO1B_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MGPIO27A_OE ;
wire MGPIO28A_OE ;
wire MGPIO29A_OE ;
wire MGPIO2B_OE ;
wire MGPIO30A_OE ;
wire MGPIO31A_OE ;
wire MGPIO3B_OE ;
wire MGPIO4B_OE ;
wire MGPIO5B_OE ;
wire MGPIO6B_OE ;
wire MGPIO7B_OE ;
wire MGPIO8B_OE ;
wire MGPIO9B_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
wire USBD_DATA0_OE ;
wire USBD_DATA1_OE ;
wire USBD_DATA2_OE ;
wire USBD_DATA3_OE ;
wire USBD_DATA4_OE ;
wire USBD_DATA5_OE ;
wire USBD_DATA6_OE ;
wire USBD_DATA7_MGPIO23B_OE ;
wire USBD_DIR_OE ;
wire USBD_NXT_OE ;
wire USBD_STP_OE ;
wire USBD_XCLK_OE ;
// @9:200
  TRIBUFF MMUART_0_TXD_PAD (
	.PAD(MMUART_0_TXD),
	.D(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.E(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE)
);
// @9:192
  INBUF MMUART_0_RXD_PAD (
	.Y(MMUART_0_RXD_PAD_Y),
	.PAD(MMUART_0_RXD)
);
// @9:216
  MSS_050 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_FM1_RDATA(F_FM1_RDATA[31:0]),
	.F_FM1_READYOUT(F_FM1_READYOUT),
	.F_FM1_RESP(F_FM1_RESP),
	.F_HM0_ADDR(F_HM0_ADDR[31:0]),
	.F_HM0_ENABLE(F_HM0_ENABLE),
	.F_HM0_SEL(F_HM0_SEL),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(F_HM0_WDATA[31:0]),
	.F_HM0_WRITE(F_HM0_WRITE),
	.F_HM1_ADDR(F_HM1_ADDR[31:0]),
	.F_HM1_ENABLE(F_HM1_ENABLE),
	.F_HM1_SEL(F_HM1_SEL),
	.F_HM1_SIZE(F_HM1_SIZE[1:0]),
	.F_HM1_TRANS1(F_HM1_TRANS1),
	.F_HM1_WDATA(F_HM1_WDATA[31:0]),
	.F_HM1_WRITE(F_HM1_WRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.REV_ARADDR(REV_ARADDR[31:0]),
	.REV_ARBURST(REV_ARBURST[1:0]),
	.REV_ARID(REV_ARID[3:0]),
	.REV_ARLEN(REV_ARLEN[3:0]),
	.REV_ARLOCK(REV_ARLOCK[1:0]),
	.REV_ARSIZE(REV_ARSIZE[1:0]),
	.REV_AWADDR(REV_AWADDR[31:0]),
	.REV_AWLOCK(REV_AWLOCK[1:0]),
	.REV_AWSIZE(REV_AWSIZE[1:0]),
	.REV_RREADY(REV_RREADY),
	.REV_WID(REV_WID[3:0]),
	.REV_WSTRB(REV_WSTRB[7:0]),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.CLK_BASE(I2C_sb_0_FAB_CCC_GL0),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_FM1_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM1_ENABLE(GND),
	.F_FM1_MASTLOCK(GND),
	.F_FM1_READY(VCC),
	.F_FM1_SEL(GND),
	.F_FM1_SIZE({GND, GND}),
	.F_FM1_TRANS1(GND),
	.F_FM1_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM1_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.F_HM1_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_HM1_READY(VCC),
	.F_HM1_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO0B_IN(GND),
	.MGPIO10B_IN(GND),
	.MGPIO1B_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MGPIO27A_IN(GND),
	.MGPIO28A_IN(GND),
	.MGPIO29A_IN(GND),
	.MGPIO2B_IN(GND),
	.MGPIO30A_IN(GND),
	.MGPIO31A_IN(GND),
	.MGPIO3B_IN(GND),
	.MGPIO4B_IN(GND),
	.MGPIO5B_IN(GND),
	.MGPIO6B_IN(GND),
	.MGPIO7B_IN(GND),
	.MGPIO8B_IN(GND),
	.MGPIO9B_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(MMUART_0_RXD_PAD_Y),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.USBD_DATA0_IN(GND),
	.USBD_DATA1_IN(GND),
	.USBD_DATA2_IN(GND),
	.USBD_DATA3_IN(GND),
	.USBD_DATA4_IN(GND),
	.USBD_DATA5_IN(GND),
	.USBD_DATA6_IN(GND),
	.USBD_DATA7_MGPIO23B_IN(GND),
	.USBD_DIR_IN(GND),
	.USBD_NXT_IN(GND),
	.USBD_STP_IN(GND),
	.USBD_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[4:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[35:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[4:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[2:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO0B_OUT(MGPIO0B_OUT),
	.MGPIO10B_OUT(MGPIO10B_OUT),
	.MGPIO1B_OUT(MGPIO1B_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MGPIO27A_OUT(MGPIO27A_OUT),
	.MGPIO28A_OUT(MGPIO28A_OUT),
	.MGPIO29A_OUT(MGPIO29A_OUT),
	.MGPIO2B_OUT(MGPIO2B_OUT),
	.MGPIO30A_OUT(MGPIO30A_OUT),
	.MGPIO31A_OUT(MGPIO31A_OUT),
	.MGPIO3B_OUT(MGPIO3B_OUT),
	.MGPIO4B_OUT(MGPIO4B_OUT),
	.MGPIO5B_OUT(MGPIO5B_OUT),
	.MGPIO6B_OUT(MGPIO6B_OUT),
	.MGPIO7B_OUT(MGPIO7B_OUT),
	.MGPIO8B_OUT(MGPIO8B_OUT),
	.MGPIO9B_OUT(MGPIO9B_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.USBD_DATA0_OUT(USBD_DATA0_OUT),
	.USBD_DATA1_OUT(USBD_DATA1_OUT),
	.USBD_DATA2_OUT(USBD_DATA2_OUT),
	.USBD_DATA3_OUT(USBD_DATA3_OUT),
	.USBD_DATA4_OUT(USBD_DATA4_OUT),
	.USBD_DATA5_OUT(USBD_DATA5_OUT),
	.USBD_DATA6_OUT(USBD_DATA6_OUT),
	.USBD_DATA7_MGPIO23B_OUT(USBD_DATA7_MGPIO23B_OUT),
	.USBD_DIR_OUT(USBD_DIR_OUT),
	.USBD_NXT_OUT(USBD_NXT_OUT),
	.USBD_STP_OUT(USBD_STP_OUT),
	.USBD_XCLK_OUT(USBD_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[4:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[35:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[4:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO0B_OE(MGPIO0B_OE),
	.MGPIO10B_OE(MGPIO10B_OE),
	.MGPIO1B_OE(MGPIO1B_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MGPIO27A_OE(MGPIO27A_OE),
	.MGPIO28A_OE(MGPIO28A_OE),
	.MGPIO29A_OE(MGPIO29A_OE),
	.MGPIO2B_OE(MGPIO2B_OE),
	.MGPIO30A_OE(MGPIO30A_OE),
	.MGPIO31A_OE(MGPIO31A_OE),
	.MGPIO3B_OE(MGPIO3B_OE),
	.MGPIO4B_OE(MGPIO4B_OE),
	.MGPIO5B_OE(MGPIO5B_OE),
	.MGPIO6B_OE(MGPIO6B_OE),
	.MGPIO7B_OE(MGPIO7B_OE),
	.MGPIO8B_OE(MGPIO8B_OE),
	.MGPIO9B_OE(MGPIO9B_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE),
	.USBD_DATA0_OE(USBD_DATA0_OE),
	.USBD_DATA1_OE(USBD_DATA1_OE),
	.USBD_DATA2_OE(USBD_DATA2_OE),
	.USBD_DATA3_OE(USBD_DATA3_OE),
	.USBD_DATA4_OE(USBD_DATA4_OE),
	.USBD_DATA5_OE(USBD_DATA5_OE),
	.USBD_DATA6_OE(USBD_DATA6_OE),
	.USBD_DATA7_MGPIO23B_OE(USBD_DATA7_MGPIO23B_OE),
	.USBD_DIR_OE(USBD_DIR_OE),
	.USBD_NXT_OE(USBD_NXT_OE),
	.USBD_STP_OE(USBD_STP_OE),
	.USBD_XCLK_OE(USBD_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1417'h00000000001B090000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800000007800000000000000000000000000000003FFFFFFFD800000803C33F00000000F09500700003FFFFE400000000000010000000000F01C000001FC5FC4010842108421000001FE34001FF8000000400000000020051007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_sb_MSS */

module I2C_sb (
  MMUART_0_TXD,
  MMUART_0_RXD,
  I2C_sb_0_FAB_CCC_GL0
)
;
output MMUART_0_TXD ;
input MMUART_0_RXD ;
output I2C_sb_0_FAB_CCC_GL0 ;
wire MMUART_0_TXD ;
wire MMUART_0_RXD ;
wire I2C_sb_0_FAB_CCC_GL0 ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire GND ;
wire VCC ;
// @12:104
  I2C_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.LOCK(LOCK),
	.I2C_sb_0_FAB_CCC_GL0(I2C_sb_0_FAB_CCC_GL0)
);
// @12:208
  I2C_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @12:221
  I2C_sb_MSS I2C_sb_MSS_0 (
	.LOCK(LOCK),
	.I2C_sb_0_FAB_CCC_GL0(I2C_sb_0_FAB_CCC_GL0),
	.MMUART_0_RXD(MMUART_0_RXD),
	.MMUART_0_TXD(MMUART_0_TXD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_sb */

module i2c_master (
  data_out_c,
  ready_c,
  scl_c,
  sda_in,
  write_enable_1z,
  sda_out_1z,
  I2C_sb_0_FAB_CCC_GL0
)
;
output [7:0] data_out_c ;
output ready_c ;
output scl_c ;
input sda_in ;
output write_enable_1z ;
output sda_out_1z ;
input I2C_sb_0_FAB_CCC_GL0 ;
wire ready_c ;
wire scl_c ;
wire sda_in ;
wire write_enable_1z ;
wire sda_out_1z ;
wire I2C_sb_0_FAB_CCC_GL0 ;
wire [6:0] clk_count_Z;
wire [5:0] clk_count_s;
wire [6:6] clk_count_s_Z;
wire [3:0] state_Z;
wire [2:1] state_cnst;
wire [3:0] counter_Z;
wire [3:3] counter_9;
wire [2:0] counter_9_iv_i_Z;
wire [5:1] clk_count_cry_Z;
wire [5:1] clk_count_cry_Y;
wire [6:6] clk_count_s_FCO;
wire [6:6] clk_count_s_Y;
wire [1:1] state_cnst_0_0_0_Z;
wire i2c_clk_Z ;
wire i2c_clk_0 ;
wire i2c_clk_i_0 ;
wire VCC ;
wire GND ;
wire i2c_scl_enable_Z ;
wire N_96 ;
wire sda_out_1_Z ;
wire sda_outce_Z ;
wire write_enable_1_Z ;
wire write_enablece_Z ;
wire i2c_clk_1_Z ;
wire N_66 ;
wire un1_rst_1_i ;
wire N_89_i ;
wire data_out_8 ;
wire data_out_7 ;
wire data_out_6 ;
wire data_out_5 ;
wire data_out_4 ;
wire data_out_3 ;
wire data_out_2 ;
wire data_out_1 ;
wire clk_count_s_38_FCO ;
wire clk_count_s_38_S ;
wire clk_count_s_38_Y ;
wire state56 ;
wire sda_out_1_1_Z ;
wire N_92 ;
wire un1_state_3_i ;
wire state_3_sqmuxa ;
wire i2c_clk5_0_Z ;
wire state63 ;
wire un1_state_4_i ;
wire N_105 ;
wire un1_state_6_i ;
wire state_5_sqmuxa ;
wire N_60 ;
wire i2c_clk5_4_Z ;
wire state_7_sqmuxa ;
wire N_54 ;
wire N_76_i ;
wire N_64_i ;
wire N_2 ;
wire state_1_sqmuxa_3_i_o3_Z ;
wire N_74 ;
wire CO2_1 ;
wire N_114 ;
wire N_118 ;
wire N_104 ;
wire N_48_i ;
wire N_44_i ;
wire N_91_i ;
wire N_46_i ;
wire N_41_i ;
wire un1__decfrac0_i ;
wire N_132 ;
wire N_131 ;
wire N_130 ;
wire N_129 ;
wire N_23 ;
wire N_20 ;
wire N_19 ;
  CLKINT i2c_clk_inferred_clock_RNI9IME (
	.Y(i2c_clk_Z),
	.A(i2c_clk_0)
);
  CFG1 \clk_count_RNO[0]  (
	.A(clk_count_Z[0]),
	.Y(clk_count_s[0])
);
defparam \clk_count_RNO[0] .INIT=2'h1;
  CFG1 i2c_clk_inferred_clock_RNI9IME_0 (
	.A(i2c_clk_Z),
	.Y(i2c_clk_i_0)
);
defparam i2c_clk_inferred_clock_RNI9IME_0.INIT=2'h1;
// @13:46
  SLE \clk_count[6]  (
	.Q(clk_count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(I2C_sb_0_FAB_CCC_GL0),
	.D(clk_count_s_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:46
  SLE \clk_count[5]  (
	.Q(clk_count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(I2C_sb_0_FAB_CCC_GL0),
	.D(clk_count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:46
  SLE \clk_count[4]  (
	.Q(clk_count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(I2C_sb_0_FAB_CCC_GL0),
	.D(clk_count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:46
  SLE \clk_count[3]  (
	.Q(clk_count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(I2C_sb_0_FAB_CCC_GL0),
	.D(clk_count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:46
  SLE \clk_count[2]  (
	.Q(clk_count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(I2C_sb_0_FAB_CCC_GL0),
	.D(clk_count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:46
  SLE \clk_count[1]  (
	.Q(clk_count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(I2C_sb_0_FAB_CCC_GL0),
	.D(clk_count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:46
  SLE \clk_count[0]  (
	.Q(clk_count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(I2C_sb_0_FAB_CCC_GL0),
	.D(clk_count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:62
  SLE i2c_scl_enable (
	.Q(i2c_scl_enable_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_i_0),
	.D(N_96),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:154
  SLE sda_out (
	.Q(sda_out_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_i_0),
	.D(sda_out_1_Z),
	.EN(sda_outce_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:154
  SLE write_enable (
	.Q(write_enable_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_i_0),
	.D(write_enable_1_Z),
	.EN(write_enablece_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:46
  SLE i2c_clk (
	.Q(i2c_clk_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(I2C_sb_0_FAB_CCC_GL0),
	.D(i2c_clk_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \state[3]  (
	.Q(state_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(N_66),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \state[2]  (
	.Q(state_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(state_cnst[2]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \state[1]  (
	.Q(state_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(state_cnst[1]),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(N_89_i),
	.EN(un1_rst_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \data_out[7]  (
	.Q(data_out_c[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(sda_in),
	.EN(data_out_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \data_out[6]  (
	.Q(data_out_c[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(sda_in),
	.EN(data_out_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \data_out[5]  (
	.Q(data_out_c[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(sda_in),
	.EN(data_out_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \data_out[4]  (
	.Q(data_out_c[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(sda_in),
	.EN(data_out_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \data_out[3]  (
	.Q(data_out_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(sda_in),
	.EN(data_out_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \data_out[2]  (
	.Q(data_out_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(sda_in),
	.EN(data_out_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \data_out[1]  (
	.Q(data_out_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(sda_in),
	.EN(data_out_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \data_out[0]  (
	.Q(data_out_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(sda_in),
	.EN(data_out_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(counter_9[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(counter_9_iv_i_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(counter_9_iv_i_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:75
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(i2c_clk_Z),
	.D(counter_9_iv_i_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:46
  ARI1 clk_count_s_38 (
	.FCO(clk_count_s_38_FCO),
	.S(clk_count_s_38_S),
	.Y(clk_count_s_38_Y),
	.B(clk_count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam clk_count_s_38.INIT=20'h4AA00;
// @13:46
  ARI1 \clk_count_cry[1]  (
	.FCO(clk_count_cry_Z[1]),
	.S(clk_count_s[1]),
	.Y(clk_count_cry_Y[1]),
	.B(clk_count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_count_s_38_FCO)
);
defparam \clk_count_cry[1] .INIT=20'h4AA00;
// @13:46
  ARI1 \clk_count_cry[2]  (
	.FCO(clk_count_cry_Z[2]),
	.S(clk_count_s[2]),
	.Y(clk_count_cry_Y[2]),
	.B(clk_count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_count_cry_Z[1])
);
defparam \clk_count_cry[2] .INIT=20'h4AA00;
// @13:46
  ARI1 \clk_count_cry[3]  (
	.FCO(clk_count_cry_Z[3]),
	.S(clk_count_s[3]),
	.Y(clk_count_cry_Y[3]),
	.B(clk_count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_count_cry_Z[2])
);
defparam \clk_count_cry[3] .INIT=20'h4AA00;
// @13:46
  ARI1 \clk_count_cry[4]  (
	.FCO(clk_count_cry_Z[4]),
	.S(clk_count_s[4]),
	.Y(clk_count_cry_Y[4]),
	.B(clk_count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_count_cry_Z[3])
);
defparam \clk_count_cry[4] .INIT=20'h4AA00;
// @13:46
  ARI1 \clk_count_s[6]  (
	.FCO(clk_count_s_FCO[6]),
	.S(clk_count_s_Z[6]),
	.Y(clk_count_s_Y[6]),
	.B(clk_count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_count_cry_Z[5])
);
defparam \clk_count_s[6] .INIT=20'h4AA00;
// @13:46
  ARI1 \clk_count_cry[5]  (
	.FCO(clk_count_cry_Z[5]),
	.S(clk_count_s[5]),
	.Y(clk_count_cry_Y[5]),
	.B(clk_count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(clk_count_cry_Z[4])
);
defparam \clk_count_cry[5] .INIT=20'h4AA00;
// @13:154
  CFG4 sda_out_1 (
	.A(state56),
	.B(sda_out_1_1_Z),
	.C(state_Z[3]),
	.D(N_92),
	.Y(sda_out_1_Z)
);
defparam sda_out_1.INIT=16'h5551;
// @13:154
  CFG4 sda_out_1_1 (
	.A(counter_Z[0]),
	.B(un1_state_3_i),
	.C(counter_Z[2]),
	.D(counter_Z[1]),
	.Y(sda_out_1_1_Z)
);
defparam sda_out_1_1.INIT=16'h7737;
// @13:76
  CFG2 \state_cnst_0_0_0[1]  (
	.A(state_3_sqmuxa),
	.B(state56),
	.Y(state_cnst_0_0_0_Z[1])
);
defparam \state_cnst_0_0_0[1] .INIT=4'hE;
// @13:52
  CFG2 i2c_clk5_0 (
	.A(clk_count_Z[0]),
	.B(clk_count_Z[1]),
	.Y(i2c_clk5_0_Z)
);
defparam i2c_clk5_0.INIT=4'h8;
// @13:81
  CFG2 un2_ready_i_1_a2 (
	.A(state63),
	.B(un1_state_4_i),
	.Y(N_105)
);
defparam un2_ready_i_1_a2.INIT=4'h1;
// @14:19
  CFG2 un1_state_2_0_a3_RNI44OG (
	.A(un1_state_6_i),
	.B(state_5_sqmuxa),
	.Y(N_60)
);
defparam un1_state_2_0_a3_RNI44OG.INIT=4'hE;
// @13:39
  CFG2 \un11_scl[0]  (
	.A(i2c_clk_Z),
	.B(i2c_scl_enable_Z),
	.Y(scl_c)
);
defparam \un11_scl[0] .INIT=4'hB;
// @13:76
  CFG3 \state_cnst_i_m3_i_m2[3]  (
	.A(un1_state_6_i),
	.B(sda_in),
	.C(un1_state_4_i),
	.Y(N_66)
);
defparam \state_cnst_i_m3_i_m2[3] .INIT=8'hD8;
// @13:52
  CFG4 i2c_clk5_4 (
	.A(clk_count_Z[6]),
	.B(clk_count_Z[5]),
	.C(clk_count_Z[4]),
	.D(clk_count_Z[3]),
	.Y(i2c_clk5_4_Z)
);
defparam i2c_clk5_4.INIT=16'h8000;
// @13:66
  CFG3 i2c_scl_enable10_i_a3 (
	.A(state56),
	.B(ready_c),
	.C(state63),
	.Y(N_96)
);
defparam i2c_scl_enable10_i_a3.INIT=8'h01;
// @13:155
  CFG4 sda_out_4_iv_0_a3 (
	.A(state_Z[1]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(N_92)
);
defparam sda_out_4_iv_0_a3.INIT=16'h80A0;
// @13:147
  CFG4 state63_0_a3 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(state63)
);
defparam state63_0_a3.INIT=16'h0010;
// @13:76
  CFG4 \state_cnst_0_0[2]  (
	.A(un1_state_6_i),
	.B(state_7_sqmuxa),
	.C(sda_in),
	.D(state_5_sqmuxa),
	.Y(state_cnst[2])
);
defparam \state_cnst_0_0[2] .INIT=16'hFFCE;
// @13:125
  CFG4 un1_state_4_0_a3 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(un1_state_4_i)
);
defparam un1_state_4_0_a3.INIT=16'h0008;
// @13:115
  CFG4 un1_state_3_0_a3 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(un1_state_3_i)
);
defparam un1_state_3_0_a3.INIT=16'h0002;
// @13:81
  CFG3 un1_state15_i_o2 (
	.A(state_Z[1]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.Y(N_54)
);
defparam un1_state15_i_o2.INIT=8'hFD;
// @13:38
  CFG4 un23_ready_0_a3 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(ready_c)
);
defparam un23_ready_0_a3.INIT=16'h0001;
// @13:91
  CFG4 state56_0_a3 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(state56)
);
defparam state56_0_a3.INIT=16'h0004;
// @13:101
  CFG3 \un1_counter_1_1.SUM_0_x2[1]  (
	.A(counter_Z[0]),
	.B(N_76_i),
	.C(counter_Z[1]),
	.Y(N_64_i)
);
defparam \un1_counter_1_1.SUM_0_x2[1] .INIT=8'h1E;
// @13:76
  CFG4 \state_cnst_0_0[1]  (
	.A(sda_in),
	.B(un1_state_6_i),
	.C(state_cnst_0_0_0_Z[1]),
	.D(state_7_sqmuxa),
	.Y(state_cnst[1])
);
defparam \state_cnst_0_0[1] .INIT=16'hFFF4;
// @13:101
  CFG4 \un1_counter_1_1.SUM[2]  (
	.A(counter_Z[0]),
	.B(N_76_i),
	.C(counter_Z[2]),
	.D(counter_Z[1]),
	.Y(N_2)
);
defparam \un1_counter_1_1.SUM[2] .INIT=16'h0F1E;
// @13:129
  CFG4 state_1_sqmuxa_3_i_o3 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(state_1_sqmuxa_3_i_o3_Z)
);
defparam state_1_sqmuxa_3_i_o3.INIT=16'hFDFF;
// @13:96
  CFG4 state_1_sqmuxa_i_o3 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(N_74)
);
defparam state_1_sqmuxa_i_o3.INIT=16'hFEFF;
// @13:154
  CFG4 write_enable_1 (
	.A(un1_state_4_i),
	.B(state63),
	.C(un1_state_3_i),
	.D(state56),
	.Y(write_enable_1_Z)
);
defparam write_enable_1.INIT=16'hFFFE;
// @13:101
  CFG4 \un1_counter_1_1.CO2_1  (
	.A(counter_Z[0]),
	.B(N_76_i),
	.C(counter_Z[2]),
	.D(counter_Z[1]),
	.Y(CO2_1)
);
defparam \un1_counter_1_1.CO2_1 .INIT=16'h3332;
// @13:140
  CFG4 un1_state_6_0_a3 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(un1_state_6_i)
);
defparam un1_state_6_0_a3.INIT=16'h0800;
// @13:105
  CFG4 un1_state_2_0_a3 (
	.A(state_Z[2]),
	.B(state_Z[0]),
	.C(state_Z[3]),
	.D(state_Z[1]),
	.Y(state_5_sqmuxa)
);
defparam un1_state_2_0_a3.INIT=16'h0400;
// @13:81
  CFG4 un1_state15_i_a2 (
	.A(counter_Z[3]),
	.B(counter_Z[2]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(N_114)
);
defparam un1_state15_i_a2.INIT=16'h0001;
// @13:75
  CFG3 \state_RNO[0]  (
	.A(state_7_sqmuxa),
	.B(ready_c),
	.C(state_3_sqmuxa),
	.Y(N_89_i)
);
defparam \state_RNO[0] .INIT=8'hFE;
// @14:19
  CFG4 un1_state15_i_o2_RNIF0B11 (
	.A(state56),
	.B(N_105),
	.C(N_54),
	.D(un1_state_3_i),
	.Y(N_118)
);
defparam un1_state15_i_o2_RNIF0B11.INIT=16'h0040;
// @13:81
  CFG2 state_3_sqmuxa_0_a3 (
	.A(N_114),
	.B(N_74),
	.Y(state_3_sqmuxa)
);
defparam state_3_sqmuxa_0_a3.INIT=4'h2;
// @13:75
  CFG2 data_out_2_0_0_a2 (
	.A(state_1_sqmuxa_3_i_o3_Z),
	.B(counter_Z[3]),
	.Y(N_104)
);
defparam data_out_2_0_0_a2.INIT=4'h1;
// @13:46
  CFG4 i2c_clk_1 (
	.A(clk_count_Z[2]),
	.B(i2c_clk5_4_Z),
	.C(i2c_clk5_0_Z),
	.D(i2c_clk_0),
	.Y(i2c_clk_1_Z)
);
defparam i2c_clk_1.INIT=16'h7F80;
// @13:75
  CFG4 un1_state_3_0_a3_RNI6F8P3 (
	.A(N_48_i),
	.B(N_44_i),
	.C(N_91_i),
	.D(N_46_i),
	.Y(un1_rst_1_i)
);
defparam un1_state_3_0_a3_RNI6F8P3.INIT=16'h0010;
// @13:75
  CFG4 \counter_9_iv_i[0]  (
	.A(counter_Z[0]),
	.B(N_41_i),
	.C(un1__decfrac0_i),
	.D(N_76_i),
	.Y(counter_9_iv_i_Z[0])
);
defparam \counter_9_iv_i[0] .INIT=16'h0A07;
// @13:76
  CFG4 un2_ready_i_1_a2_RNIHVBT2 (
	.A(un1_state_6_i),
	.B(ready_c),
	.C(N_105),
	.D(N_91_i),
	.Y(N_76_i)
);
defparam un2_ready_i_1_a2_RNIHVBT2.INIT=16'hEFFF;
// @13:75
  CFG4 data_out_6_0_0_a3 (
	.A(counter_Z[2]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.D(N_104),
	.Y(data_out_6)
);
defparam data_out_6_0_0_a3.INIT=16'h2000;
// @13:75
  CFG4 data_out_2_0_0_a3 (
	.A(counter_Z[2]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.D(N_104),
	.Y(data_out_2)
);
defparam data_out_2_0_0_a3.INIT=16'h1000;
// @13:75
  CFG4 data_out_5_0_0_a3 (
	.A(counter_Z[2]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.D(N_104),
	.Y(data_out_5)
);
defparam data_out_5_0_0_a3.INIT=16'h0200;
// @13:75
  CFG4 data_out_1_0_0_a3 (
	.A(counter_Z[2]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.D(N_104),
	.Y(data_out_1)
);
defparam data_out_1_0_0_a3.INIT=16'h0100;
// @13:81
  CFG3 un1__decfrac0_0_0 (
	.A(state_3_sqmuxa),
	.B(un1_state_3_i),
	.C(N_114),
	.Y(un1__decfrac0_i)
);
defparam un1__decfrac0_0_0.INIT=8'hEA;
// @13:76
  CFG4 \counter_RNO[3]  (
	.A(N_41_i),
	.B(counter_Z[3]),
	.C(CO2_1),
	.D(N_76_i),
	.Y(counter_9[3])
);
defparam \counter_RNO[3] .INIT=16'h3C82;
// @13:75
  CFG4 \counter_9_iv_i[1]  (
	.A(N_76_i),
	.B(N_64_i),
	.C(N_41_i),
	.D(un1__decfrac0_i),
	.Y(counter_9_iv_i_Z[1])
);
defparam \counter_9_iv_i[1] .INIT=16'h0037;
// @13:76
  CFG2 state_1_sqmuxa_3_i_o3_RNIGKNL (
	.A(N_114),
	.B(state_1_sqmuxa_3_i_o3_Z),
	.Y(N_44_i)
);
defparam state_1_sqmuxa_3_i_o3_RNIGKNL.INIT=4'h1;
// @13:76
  CFG2 un1_state_3_0_a3_RNIERDH (
	.A(N_114),
	.B(un1_state_3_i),
	.Y(N_46_i)
);
defparam un1_state_3_0_a3_RNIERDH.INIT=4'h4;
// @13:76
  CFG2 state_1_sqmuxa_i_o3_RNIU6QI (
	.A(N_114),
	.B(N_74),
	.Y(N_48_i)
);
defparam state_1_sqmuxa_i_o3_RNIU6QI.INIT=4'h1;
// @13:76
  CFG3 un1_state15_i_o2_RNI98QS (
	.A(N_114),
	.B(N_54),
	.C(un1_state_3_i),
	.Y(N_41_i)
);
defparam un1_state15_i_o2_RNI98QS.INIT=8'h51;
// @13:154
  CFG4 sda_outce (
	.A(N_60),
	.B(N_118),
	.C(state_1_sqmuxa_3_i_o3_Z),
	.D(state56),
	.Y(sda_outce_Z)
);
defparam sda_outce.INIT=16'hFF10;
// @13:75
  CFG4 data_out_8_0_0_a3 (
	.A(counter_Z[2]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.D(N_104),
	.Y(data_out_8)
);
defparam data_out_8_0_0_a3.INIT=16'h8000;
// @13:75
  CFG4 data_out_3_0_0_a3 (
	.A(counter_Z[2]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.D(N_104),
	.Y(data_out_3)
);
defparam data_out_3_0_0_a3.INIT=16'h0400;
// @13:75
  CFG4 data_out_7_0_0_a3 (
	.A(counter_Z[2]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.D(N_104),
	.Y(data_out_7)
);
defparam data_out_7_0_0_a3.INIT=16'h0800;
// @13:75
  CFG4 data_out_4_0_0_a3 (
	.A(counter_Z[2]),
	.B(counter_Z[1]),
	.C(counter_Z[0]),
	.D(N_104),
	.Y(data_out_4)
);
defparam data_out_4_0_0_a3.INIT=16'h4000;
// @13:81
  CFG3 state_7_sqmuxa_0_0 (
	.A(data_out_1),
	.B(un1_state_3_i),
	.C(N_114),
	.Y(state_7_sqmuxa)
);
defparam state_7_sqmuxa_0_0.INIT=8'hEA;
// @13:75
  CFG4 \counter_9_iv_i[2]  (
	.A(N_76_i),
	.B(N_2),
	.C(N_41_i),
	.D(un1__decfrac0_i),
	.Y(counter_9_iv_i_Z[2])
);
defparam \counter_9_iv_i[2] .INIT=16'h0037;
// @13:154
  CFG4 write_enablece (
	.A(N_74),
	.B(state56),
	.C(N_60),
	.D(N_118),
	.Y(write_enablece_Z)
);
defparam write_enablece.INIT=16'hECEE;
// @13:76
  CFG3 un23_ready_0_a3_RNIAO8V1 (
	.A(N_118),
	.B(ready_c),
	.C(N_60),
	.Y(N_91_i)
);
defparam un23_ready_0_a3_RNIAO8V1.INIT=8'hFD;
//@14:19
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* i2c_master */

module i2c_top (
  data_out_c,
  I2C_sb_0_FAB_CCC_GL0,
  sda_out,
  write_enable,
  sda_in,
  scl_c,
  ready_c
)
;
output [7:0] data_out_c ;
input I2C_sb_0_FAB_CCC_GL0 ;
output sda_out ;
output write_enable ;
input sda_in ;
output scl_c ;
output ready_c ;
wire I2C_sb_0_FAB_CCC_GL0 ;
wire sda_out ;
wire write_enable ;
wire sda_in ;
wire scl_c ;
wire ready_c ;
wire GND ;
wire VCC ;
// @14:19
  i2c_master uut (
	.data_out_c(data_out_c[7:0]),
	.ready_c(ready_c),
	.scl_c(scl_c),
	.sda_in(sda_in),
	.write_enable_1z(write_enable),
	.sda_out_1z(sda_out),
	.I2C_sb_0_FAB_CCC_GL0(I2C_sb_0_FAB_CCC_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* i2c_top */

module I2C (
  DEVRST_N,
  MMUART_0_RXD,
  data,
  MMUART_0_TXD,
  data_out,
  read_data,
  ready,
  scl,
  sda
)
;
input DEVRST_N ;
input MMUART_0_RXD ;
input [7:0] data ;
output MMUART_0_TXD /* synthesis syn_tristate = 1 */ ;
output [7:0] data_out ;
output read_data ;
output ready ;
output scl ;
inout sda /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire MMUART_0_RXD ;
wire MMUART_0_TXD ;
wire read_data ;
wire ready ;
wire scl ;
wire sda ;
wire [7:0] data_out_c;
wire I2C_sb_0_FAB_CCC_GL0 ;
wire VCC ;
wire GND ;
wire sda_out ;
wire ready_c ;
wire sda_in ;
wire scl_c ;
wire write_enable ;
// @15:41
  BIBUF sda_iobuf (
	.Y(sda_in),
	.PAD(sda),
	.D(sda_out),
	.E(write_enable)
);
// @15:34
  OUTBUF \data_out_obuf[0]  (
	.PAD(data_out[0]),
	.D(data_out_c[0])
);
// @15:34
  OUTBUF \data_out_obuf[1]  (
	.PAD(data_out[1]),
	.D(data_out_c[1])
);
// @15:34
  OUTBUF \data_out_obuf[2]  (
	.PAD(data_out[2]),
	.D(data_out_c[2])
);
// @15:34
  OUTBUF \data_out_obuf[3]  (
	.PAD(data_out[3]),
	.D(data_out_c[3])
);
// @15:34
  OUTBUF \data_out_obuf[4]  (
	.PAD(data_out[4]),
	.D(data_out_c[4])
);
// @15:34
  OUTBUF \data_out_obuf[5]  (
	.PAD(data_out[5]),
	.D(data_out_c[5])
);
// @15:34
  OUTBUF \data_out_obuf[6]  (
	.PAD(data_out[6]),
	.D(data_out_c[6])
);
// @15:34
  OUTBUF \data_out_obuf[7]  (
	.PAD(data_out[7]),
	.D(data_out_c[7])
);
// @15:35
  OUTBUF read_data_obuf (
	.PAD(read_data),
	.D(sda_in)
);
// @15:36
  OUTBUF ready_obuf (
	.PAD(ready),
	.D(ready_c)
);
// @15:37
  OUTBUF scl_obuf (
	.PAD(scl),
	.D(scl_c)
);
// @15:87
  I2C_sb I2C_sb_0 (
	.MMUART_0_TXD(MMUART_0_TXD),
	.MMUART_0_RXD(MMUART_0_RXD),
	.I2C_sb_0_FAB_CCC_GL0(I2C_sb_0_FAB_CCC_GL0)
);
// @15:102
  i2c_top i2c_top_0 (
	.data_out_c(data_out_c[7:0]),
	.I2C_sb_0_FAB_CCC_GL0(I2C_sb_0_FAB_CCC_GL0),
	.sda_out(sda_out),
	.write_enable(write_enable),
	.sda_in(sda_in),
	.scl_c(scl_c),
	.ready_c(ready_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C */

