%mem r10 r11 r12 r13 r14 r15 r8 r9 rax rbp rbx rcx rdi rdx rsi %var1
r10 %mem r11 r12 r13 r14 r15 r8 r9 rax rbp rbx rcx rdi rdx rsi %var1
r11 %mem r10 r12 r13 r14 r15 r8 r9 rax rbp rbx rcx rdi rdx rsi %var1
r12 %mem r10 r11 r13 r14 r15 r8 r9 rax rbp rbx rcx rdi rdx rsi %var1
r13 %mem r10 r11 r12 r14 r15 r8 r9 rax rbp rbx rcx rdi rdx rsi %var1
r14 %mem r10 r11 r12 r13 r15 r8 r9 rax rbp rbx rcx rdi rdx rsi %var1
r15 %mem r10 r11 r12 r13 r14 r8 r9 rax rbp rbx rcx rdi rdx rsi %var1
r8 %mem r10 r11 r12 r13 r14 r15 r9 rax rbp rbx rcx rdi rdx rsi %var1
r9 %mem r10 r11 r12 r13 r14 r15 r8 rax rbp rbx rcx rdi rdx rsi %var1
rax %mem r10 r11 r12 r13 r14 r15 r8 r9 rbp rbx rcx rdi rdx rsi %var1
rbp %mem r10 r11 r12 r13 r14 r15 r8 r9 rax rbx rcx rdi rdx rsi %var1
rbx %mem r10 r11 r12 r13 r14 r15 r8 r9 rax rbp rcx rdi rdx rsi %var1
rcx %mem r10 r11 r12 r13 r14 r15 r8 r9 rax rbp rbx rdi rdx rsi %var1
rdi %mem r10 r11 r12 r13 r14 r15 r8 r9 rax rbp rbx rcx rdx rsi %var1
rdx %mem r10 r11 r12 r13 r14 r15 r8 r9 rax rbp rbx rcx rdi rsi %var1
rsi %mem r10 r11 r12 r13 r14 r15 r8 r9 rax rbp rbx rcx rdi rdx %var1
%var1 %mem r10 r11 r12 r13 r14 r15 r8 r9 rax rbp rbx rcx rdi rdx rsi
