APB RAM Design and Verification
Overview
This project focuses on the design and verification of an APB-interfaced RAM module, using SystemVerilog and simulated on EDA Playground. The design adheres to the AMBA APB (Advanced Peripheral Bus) protocol and demonstrates read and write operations with a configurable memory.

Key Features
ğŸ“¦ APB-compliant RAM with parameterizable address and data width

ğŸ” Supports read/write operations through standard APB signals

ğŸ§ª SystemVerilog Testbench with self-checking mechanisms

ğŸ› ï¸ Developed and simulated entirely on EDA Playground

ğŸ” Protocol assertions for verifying correct APB behavior

ğŸ“ˆ Visual waveforms with GTKWave (via EDA Playground)
