{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603713009312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603713009312 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VideBox_presentable 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VideBox_presentable\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603713009702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603713009968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603713009968 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VideoBox:u0\|VideoBox_vga_pll:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VideoBox:u0\|VideoBox_vga_pll:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1603713010781 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603713013874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603713014015 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603713016530 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603713017702 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 149 " "No exact pin location assignment(s) for 72 pins of 149 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1603713020499 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "xmemory_oct_rzqin " "RUP, RDN, or RZQ pin xmemory_oct_rzqin not assigned to an exact location on the device" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_oct_rzqin } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_oct_rzqin" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 673 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1603713020624 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1603713020624 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1603713102865 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G14 " "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1603713109209 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VideoBox:u0\|VideoBox_sys_sdram_pll:sys_sdram_pll\|VideoBox_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3466 global CLKCTRL_G0 " "VideoBox:u0\|VideoBox_sys_sdram_pll:sys_sdram_pll\|VideoBox_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3466 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1603713109209 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VideoBox:u0\|VideoBox_sys_sdram_pll:sys_sdram_pll\|VideoBox_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G1 " "VideoBox:u0\|VideoBox_sys_sdram_pll:sys_sdram_pll\|VideoBox_sys_sdram_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1603713109209 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VideoBox:u0\|VideoBox_vga_pll:vga_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 151 global CLKCTRL_G7 " "VideoBox:u0\|VideoBox_vga_pll:vga_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 151 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1603713109209 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1603713109209 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:06 " "Fitter periphery placement operations ending: elapsed time is 00:00:06" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603713109209 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f3q1 " "Entity dcfifo_f3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603713138431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603713138431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603713138431 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1603713138431 ""}
{ "Info" "ISTA_SDC_FOUND" "VideoBox/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'VideoBox/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603713138666 ""}
{ "Info" "ISTA_SDC_FOUND" "VideoBox/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'VideoBox/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1603713138760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1603713138838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1603713141056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1603713141213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1603713141213 ""}  } { { "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1603713141213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1603713141213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1603713141213 ""}  } { { "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1603713141213 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "xref_clock_clk " "Node: xref_clock_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 xref_clock_clk " "Register VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by xref_clock_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603713141384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1603713141384 "|VideoBox_presentable|xref_clock_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1603713141400 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1603713141400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1603713141775 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1603713141775 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_sdram_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603713141853 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1603713141853 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1603713141853 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup xmemory_mem_dqs\[0\]_IN (Rise) xmemory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from xmemory_mem_dqs\[0\]_IN (Rise) to xmemory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup xmemory_mem_dqs\[0\]_IN (Rise) xmemory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from xmemory_mem_dqs\[0\]_IN (Rise) to xmemory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup xmemory_mem_dqs\[1\]_IN (Rise) xmemory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from xmemory_mem_dqs\[1\]_IN (Rise) to xmemory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup xmemory_mem_dqs\[1\]_IN (Rise) xmemory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from xmemory_mem_dqs\[1\]_IN (Rise) to xmemory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup xmemory_mem_dqs\[2\]_IN (Rise) xmemory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from xmemory_mem_dqs\[2\]_IN (Rise) to xmemory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup xmemory_mem_dqs\[2\]_IN (Rise) xmemory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from xmemory_mem_dqs\[2\]_IN (Rise) to xmemory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup xmemory_mem_dqs\[3\]_IN (Rise) xmemory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from xmemory_mem_dqs\[3\]_IN (Rise) to xmemory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup xmemory_mem_dqs\[3\]_IN (Rise) xmemory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from xmemory_mem_dqs\[3\]_IN (Rise) to xmemory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) xmemory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to xmemory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) xmemory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to xmemory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) xmemory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to xmemory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) xmemory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to xmemory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) xmemory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to xmemory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) xmemory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to xmemory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) xmemory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to xmemory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) xmemory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to xmemory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) xmemory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to xmemory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) xmemory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to xmemory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) xmemory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to xmemory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) xmemory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to xmemory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) xmemory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to xmemory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) xmemory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to xmemory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) xmemory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to xmemory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) xmemory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to xmemory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) xmemory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to xmemory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) xmemory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to xmemory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) xmemory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to xmemory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) xmemory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to xmemory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) xmemory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to xmemory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) xmemory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to xmemory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) xmemory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to xmemory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) xmemory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to xmemory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) xmemory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to xmemory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) xmemory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to xmemory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1603713141869 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1603713141869 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1603713141884 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_ck " "   2.500 xmemory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_ck_n " "   2.500 xmemory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs\[0\]_IN " "   2.500 xmemory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs\[0\]_OUT " "   2.500 xmemory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs\[1\]_IN " "   2.500 xmemory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs\[1\]_OUT " "   2.500 xmemory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs\[2\]_IN " "   2.500 xmemory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs\[2\]_OUT " "   2.500 xmemory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs\[3\]_IN " "   2.500 xmemory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs\[3\]_OUT " "   2.500 xmemory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs_n\[0\]_OUT " "   2.500 xmemory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs_n\[1\]_OUT " "   2.500 xmemory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs_n\[2\]_OUT " "   2.500 xmemory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 xmemory_mem_dqs_n\[3\]_OUT " "   2.500 xmemory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603713141884 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603713141884 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603713143228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603713143431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603713143431 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603713143494 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1603713143744 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603713143759 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603713143759 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603713143759 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1603713143759 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1603713143759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603713143759 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603713143869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603713143869 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603713143931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603713150400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603713150462 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603713150462 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1603713150462 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1603713150462 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603713150462 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:02:19 " "Fitter preparation operations ending: elapsed time is 00:02:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603713154837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603713182086 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1603713194867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:56 " "Fitter placement preparation operations ending: elapsed time is 00:00:56" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603713240860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603713281327 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603713290702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603713290702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603713330795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603713369463 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603713369463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603713381587 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1603713381587 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603713381587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603713381603 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.45 " "Total time spent on timing analysis during the Fitter is 13.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603713428651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603713429386 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603713447416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603713447448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603713464947 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:10 " "Fitter post-fit operations ending: elapsed time is 00:02:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603713558232 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1603713562748 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[8] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[8\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 571 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[0\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 563 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[1\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 564 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[2\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 565 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[3\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 566 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[4] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[4\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 567 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[5] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[5\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 568 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[6] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[6\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 569 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[7] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[7\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 570 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[9] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[9\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 572 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[10] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[10\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 573 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[11] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[11\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 574 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[12] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[12\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 575 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[13] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[13\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 576 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[14] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[14\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 577 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[15] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[15\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 578 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[16] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[16\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 579 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[17] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[17\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[18] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[18\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 581 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[19] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[19\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 582 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[20] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[20\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[21] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[21\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[22] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[22\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 585 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[23] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[23\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 586 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[24] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[24\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 587 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[25] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[25\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 588 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[26] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[26\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[27] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[27\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[28] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[28\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 591 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[29] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[29\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 592 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[30] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[30\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 593 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin xmemory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dq[31] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dq\[31\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 594 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin xmemory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dqs[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dqs\[0\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 595 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin xmemory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dqs[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dqs\[1\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin xmemory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dqs[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dqs\[2\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 597 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin xmemory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dqs[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dqs\[3\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin xmemory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dqs_n[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dqs_n\[0\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 599 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin xmemory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dqs_n[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dqs_n\[1\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 600 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin xmemory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dqs_n[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dqs_n\[2\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 601 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: VideoBox:u0\|VideoBox_hps:hps\|VideoBox_hps_hps_io:hps_io\|VideoBox_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional xmemory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin xmemory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { xmemory_mem_dqs_n[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xmemory_mem_dqs_n\[3\]" } } } } { "VideoBox_presentable.vhd" "" { Text "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/VideoBox_presentable.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/" { { 0 { 0 ""} 0 602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1603713562998 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1603713562998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/output_files/VideBox_presentable.fit.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/PDS/VideoBox_ImageTransformation_v3/VideoBox_presentable/output_files/VideBox_presentable.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603713565544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7562 " "Peak virtual memory: 7562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603713577178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 12:59:37 2020 " "Processing ended: Mon Oct 26 12:59:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603713577178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:45 " "Elapsed time: 00:09:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603713577178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:24 " "Total CPU time (on all processors): 00:18:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603713577178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603713577178 ""}
