
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087743                       # Number of seconds simulated
sim_ticks                                 87742548000                       # Number of ticks simulated
final_tick                                87742548000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 876284                       # Simulator instruction rate (inst/s)
host_op_rate                                  1445717                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1717479928                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672020                       # Number of bytes of host memory used
host_seconds                                    51.09                       # Real time elapsed on the host
sim_insts                                    44767523                       # Number of instructions simulated
sim_ops                                      73858738                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          497728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             544704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             535384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5672596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6207980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        535384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           535384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            535384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5672596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6208710                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998396                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824775                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           232                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428420                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        175485096                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767523                       # Number of instructions committed
system.cpu.committedOps                      73858738                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334756                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945808                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246093                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334756                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164563947                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004016                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729172                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993503                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823164                       # number of memory refs
system.cpu.num_load_insts                    20998389                       # Number of load instructions
system.cpu.num_store_insts                    5824775                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  175485096                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689946                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177071      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851688     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004203      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997411     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824085      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858738                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.778354                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823171                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             38347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            699.485514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.778354                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53684689                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53684689                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20967026                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20967026                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5802168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5802168                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26769194                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26769194                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26769194                       # number of overall hits
system.cpu.dcache.overall_hits::total        26769194                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        31370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31370                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22607                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22607                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        53977                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53977                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        53977                       # number of overall misses
system.cpu.dcache.overall_misses::total         53977                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    882103500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    882103500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    557829500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    557829500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1439933000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1439933000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1439933000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1439933000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823171                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823171                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823171                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823171                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001494                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003881                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002012                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28119.333758                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28119.333758                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24675.078516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24675.078516                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26676.788262                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26676.788262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26676.788262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26676.788262                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        35148                       # number of writebacks
system.cpu.dcache.writebacks::total             35148                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        31370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31370                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22607                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        53977                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53977                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        53977                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        53977                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    850733500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    850733500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    535222500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    535222500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1385956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1385956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1385956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1385956000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002012                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27119.333758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27119.333758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23675.078516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23675.078516                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25676.788262                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25676.788262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25676.788262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25676.788262                       # average overall mshr miss latency
system.cpu.dcache.replacements                  37323                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           458.951029                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428420                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78817.533156                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   458.951029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.896389                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.896389                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857594                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427666                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427666                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427666                       # number of overall hits
system.cpu.icache.overall_hits::total        59427666                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           754                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          754                       # number of overall misses
system.cpu.icache.overall_misses::total           754                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    106073500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    106073500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    106073500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    106073500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    106073500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    106073500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428420                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 140681.034483                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 140681.034483                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 140681.034483                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 140681.034483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 140681.034483                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 140681.034483                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    105319500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105319500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    105319500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105319500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    105319500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105319500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 139681.034483                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 139681.034483                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 139681.034483                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 139681.034483                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 139681.034483                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 139681.034483                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.254056                       # Cycle average of tags in use
system.l2.tags.total_refs                       91680                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35356                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.593054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      475.490955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          9.534287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1558.228815                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.232173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.760854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997683                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1823                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    774084                       # Number of tag accesses
system.l2.tags.data_accesses                   774084                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        35148                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35148                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          288                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              288                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15617                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15617                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   160                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          13532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13532                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    15                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 13692                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13707                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   15                       # number of overall hits
system.l2.overall_hits::cpu.data                13692                       # number of overall hits
system.l2.overall_hits::total                   13707                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 13                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6817                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              739                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17838                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17838                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 739                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               24655                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25394                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                739                       # number of overall misses
system.l2.overall_misses::cpu.data              24655                       # number of overall misses
system.l2.overall_misses::total                 25394                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    335240000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     335240000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    104026500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104026500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    661585500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    661585500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     104026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     996825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1100852000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    104026500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    996825500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1100852000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        35148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          288                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          288                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15630                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        31370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             38347                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39101                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            38347                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39101                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.000832                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000832                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.977068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977068                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.980106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980106                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.568632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568632                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.980106                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.642945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.649446                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.980106                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.642945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.649446                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 49177.057357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 49177.057357                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 140766.576455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 140766.576455                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37088.546922                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37088.546922                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 140766.576455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 40430.967349                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 43350.870284                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 140766.576455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 40430.967349                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 43350.870284                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21587                       # number of writebacks
system.l2.writebacks::total                     21587                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          648                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           648                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            13                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6817                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17838                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17838                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          24655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25394                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         24655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25394                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       279500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       279500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    267070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    267070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     96636500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96636500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    483205500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    483205500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     96636500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    750275500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    846912000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     96636500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    750275500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    846912000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.000832                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000832                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.977068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.980106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.568632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.568632                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.980106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.642945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.649446                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.980106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.642945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.649446                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        21500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 39177.057357                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39177.057357                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 130766.576455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 130766.576455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27088.546922                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27088.546922                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 130766.576455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 30430.967349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 33350.870284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 130766.576455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 30430.967349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33350.870284                       # average overall mshr miss latency
system.l2.replacements                          33308                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  7751.188470                       # Cycle average of tags in use
system.l3.tags.total_refs                       48621                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      8511                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.712725                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        460.285879                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       7290.902591                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.056187                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.890003                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.946190                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         8126                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 398319935                       # Number of tag accesses
system.l3.tags.data_accesses                398319935                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21587                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21587                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data                13                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                109                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   109                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data          16769                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16774                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                 16878                       # number of demand (read+write) hits
system.l3.demand_hits::total                    16883                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    5                       # number of overall hits
system.l3.overall_hits::cpu.data                16878                       # number of overall hits
system.l3.overall_hits::total                   16883                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6708                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6708                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          734                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1069                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1803                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 734                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7777                       # number of demand (read+write) misses
system.l3.demand_misses::total                   8511                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                734                       # number of overall misses
system.l3.overall_misses::cpu.data               7777                       # number of overall misses
system.l3.overall_misses::total                  8511                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    190938500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     190938500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     88455000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    110913000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    199368000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      88455000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     301851500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        390306500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     88455000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    301851500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       390306500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21587                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21587                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data            13                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6817                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6817                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          739                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17838                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         18577                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               739                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             24655                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                25394                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              739                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            24655                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               25394                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.984011                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.984011                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.993234                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.059928                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.097055                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.993234                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.315433                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.335158                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.993234                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.315433                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.335158                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 28464.296363                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 28464.296363                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 120510.899183                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 103753.975678                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 110575.707155                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 120510.899183                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 38813.359907                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 45859.064740                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 120510.899183                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 38813.359907                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 45859.064740                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                    1                       # number of writebacks
system.l3.writebacks::total                         1                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6708                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6708                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          734                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1069                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1803                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            734                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7777                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              8511                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           734                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7777                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             8511                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    123858500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    123858500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     81115000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    100223000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    181338000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     81115000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    224081500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    305196500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     81115000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    224081500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    305196500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.984011                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.984011                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.993234                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.059928                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.097055                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.993234                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.315433                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.335158                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.993234                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.315433                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.335158                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 18464.296363                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 18464.296363                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 110510.899183                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 93753.975678                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 100575.707155                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 110510.899183                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 28813.359907                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 35859.064740                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 110510.899183                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 28813.359907                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 35859.064740                       # average overall mshr miss latency
system.l3.replacements                            319                       # number of replacements
system.membus.snoop_filter.tot_requests          8522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1803                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6708                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6708                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1803                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        17033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        17033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       544768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       544768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  544768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8511                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8538500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42567500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        92342                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        53241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11436                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14205                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15630                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15630                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6977                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31370                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       145277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                147073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4703680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4770368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           33617                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1381568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            88348                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.129454                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.335704                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  76911     87.05%     87.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11437     12.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              88348                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           81607000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1131000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65335500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        48622                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        23228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            309                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          309                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  87742548000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             18577                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21588                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1946                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6817                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6817                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        18577                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        74029                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3006784                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             319                       # Total snoops (count)
system.tol3bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            25726                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.012011                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.108938                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  25417     98.80%     98.80% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    309      1.20%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              25726                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           45898000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          38097500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
