
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (4 0)  (250 528)  (250 528)  routing T_5_33.span4_vert_0 <X> T_5_33.lc_trk_g0_0
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (6 1)  (252 529)  (252 529)  routing T_5_33.span4_vert_0 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0



IO_Tile_10_33

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_gbuf/in
 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_23 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
 (8 7)  (836 534)  (836 534)  routing T_16_33.span12_vert_23 <X> T_16_33.lc_trk_g0_7


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 8)  (1420 536)  (1420 536)  routing T_27_33.span12_vert_9 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1


IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (6 0)  (1474 528)  (1474 528)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (4 0)  (1526 528)  (1526 528)  routing T_29_33.span4_vert_8 <X> T_29_33.lc_trk_g0_0
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (4 1)  (1526 529)  (1526 529)  routing T_29_33.span4_vert_8 <X> T_29_33.lc_trk_g0_0
 (6 1)  (1528 529)  (1528 529)  routing T_29_33.span4_vert_8 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (5 2)  (1635 531)  (1635 531)  routing T_31_33.span4_vert_19 <X> T_31_33.lc_trk_g0_3
 (6 2)  (1636 531)  (1636 531)  routing T_31_33.span4_vert_19 <X> T_31_33.lc_trk_g0_3
 (7 2)  (1637 531)  (1637 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g0_3 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_16_32

 (3 6)  (819 518)  (819 518)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_v_t_23


LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


RAM_Tile_25_31

 (3 4)  (1309 500)  (1309 500)  routing T_25_31.sp12_v_b_0 <X> T_25_31.sp12_h_r_0
 (3 5)  (1309 501)  (1309 501)  routing T_25_31.sp12_v_b_0 <X> T_25_31.sp12_h_r_0


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (6 14)  (1732 510)  (1732 510)  routing T_33_31.span12_horz_15 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_15 lc_trk_g1_7


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_12_30

 (3 0)  (603 480)  (603 480)  routing T_12_30.sp12_h_r_0 <X> T_12_30.sp12_v_b_0
 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_r_0 <X> T_12_30.sp12_v_b_0


LogicTile_15_30

 (3 4)  (765 484)  (765 484)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_h_r_0
 (3 5)  (765 485)  (765 485)  routing T_15_30.sp12_v_b_0 <X> T_15_30.sp12_h_r_0


LogicTile_24_30

 (3 2)  (1255 482)  (1255 482)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23
 (3 3)  (1255 483)  (1255 483)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23


RAM_Tile_25_30

 (2 12)  (1308 492)  (1308 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (10 7)  (1466 487)  (1466 487)  routing T_28_30.sp4_h_l_46 <X> T_28_30.sp4_v_t_41


LogicTile_31_30

 (6 10)  (1624 490)  (1624 490)  routing T_31_30.sp4_v_b_3 <X> T_31_30.sp4_v_t_43
 (5 11)  (1623 491)  (1623 491)  routing T_31_30.sp4_v_b_3 <X> T_31_30.sp4_v_t_43


IO_Tile_33_30

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_5_29

 (4 2)  (238 466)  (238 466)  routing T_5_29.sp4_h_r_0 <X> T_5_29.sp4_v_t_37
 (5 3)  (239 467)  (239 467)  routing T_5_29.sp4_h_r_0 <X> T_5_29.sp4_v_t_37


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_9_29

 (5 2)  (443 466)  (443 466)  routing T_9_29.sp4_v_b_0 <X> T_9_29.sp4_h_l_37


LogicTile_21_29

 (5 0)  (1095 464)  (1095 464)  routing T_21_29.sp4_v_b_0 <X> T_21_29.sp4_h_r_0
 (6 1)  (1096 465)  (1096 465)  routing T_21_29.sp4_v_b_0 <X> T_21_29.sp4_h_r_0


LogicTile_22_29

 (3 0)  (1147 464)  (1147 464)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 1)  (1147 465)  (1147 465)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0


RAM_Tile_25_29

 (5 4)  (1311 468)  (1311 468)  routing T_25_29.sp4_h_l_37 <X> T_25_29.sp4_h_r_3
 (4 5)  (1310 469)  (1310 469)  routing T_25_29.sp4_h_l_37 <X> T_25_29.sp4_h_r_3


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0
 (3 1)  (1351 465)  (1351 465)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_v_b_0


LogicTile_29_29

 (11 10)  (1521 474)  (1521 474)  routing T_29_29.sp4_h_l_38 <X> T_29_29.sp4_v_t_45


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


LogicTile_9_28

 (19 0)  (457 448)  (457 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_16_28

 (3 0)  (819 448)  (819 448)  routing T_16_28.sp12_h_r_0 <X> T_16_28.sp12_v_b_0
 (3 1)  (819 449)  (819 449)  routing T_16_28.sp12_h_r_0 <X> T_16_28.sp12_v_b_0


LogicTile_21_28

 (19 0)  (1109 448)  (1109 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_24_28

 (3 0)  (1255 448)  (1255 448)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0
 (3 1)  (1255 449)  (1255 449)  routing T_24_28.sp12_h_r_0 <X> T_24_28.sp12_v_b_0


LogicTile_28_28

 (3 2)  (1459 450)  (1459 450)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_h_l_23
 (3 3)  (1459 451)  (1459 451)  routing T_28_28.sp12_h_r_0 <X> T_28_28.sp12_h_l_23


IO_Tile_33_28

 (17 2)  (1743 450)  (1743 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (17 5)  (1743 453)  (1743 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (4 0)  (13 432)  (13 432)  routing T_0_27.span4_horz_32 <X> T_0_27.lc_trk_g0_0
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 433)  (12 433)  routing T_0_27.span4_horz_32 <X> T_0_27.lc_trk_g0_0
 (6 1)  (11 433)  (11 433)  routing T_0_27.span4_horz_32 <X> T_0_27.lc_trk_g0_0
 (7 1)  (10 433)  (10 433)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_32 lc_trk_g0_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_1_27

 (19 0)  (37 432)  (37 432)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_2_27

 (12 10)  (84 442)  (84 442)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_h_l_45
 (13 11)  (85 443)  (85 443)  routing T_2_27.sp4_h_r_5 <X> T_2_27.sp4_h_l_45


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0


LogicTile_6_27

 (3 0)  (291 432)  (291 432)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_v_b_0
 (12 6)  (300 438)  (300 438)  routing T_6_27.sp4_v_b_5 <X> T_6_27.sp4_h_l_40


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_6_26

 (19 5)  (307 421)  (307 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_17_26

 (3 12)  (877 428)  (877 428)  routing T_17_26.sp12_v_b_1 <X> T_17_26.sp12_h_r_1
 (3 13)  (877 429)  (877 429)  routing T_17_26.sp12_v_b_1 <X> T_17_26.sp12_h_r_1


LogicTile_28_26

 (2 14)  (1458 430)  (1458 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_26

 (6 6)  (1624 422)  (1624 422)  routing T_31_26.sp4_h_l_47 <X> T_31_26.sp4_v_t_38


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25

 (3 1)  (291 401)  (291 401)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_v_b_0


LogicTile_7_25



RAM_Tile_8_25

 (3 1)  (399 401)  (399 401)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_v_b_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (3 12)  (765 412)  (765 412)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1
 (3 13)  (765 413)  (765 413)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1


LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25

 (3 15)  (1405 415)  (1405 415)  routing T_27_25.sp12_h_l_22 <X> T_27_25.sp12_v_t_22


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (12 12)  (5 396)  (5 396)  routing T_0_24.span4_horz_43 <X> T_0_24.span4_vert_t_15


LogicTile_1_24

 (5 10)  (23 394)  (23 394)  routing T_1_24.sp4_v_t_37 <X> T_1_24.sp4_h_l_43
 (4 11)  (22 395)  (22 395)  routing T_1_24.sp4_v_t_37 <X> T_1_24.sp4_h_l_43
 (6 11)  (24 395)  (24 395)  routing T_1_24.sp4_v_t_37 <X> T_1_24.sp4_h_l_43


LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_14_23

 (3 0)  (711 368)  (711 368)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_b_0
 (3 1)  (711 369)  (711 369)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_b_0


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_6_22

 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0


LogicTile_13_22

 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5


LogicTile_16_22

 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 356)  (856 356)  LC_2 Logic Functioning bit
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (42 4)  (858 356)  (858 356)  LC_2 Logic Functioning bit
 (43 4)  (859 356)  (859 356)  LC_2 Logic Functioning bit
 (52 4)  (868 356)  (868 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (31 5)  (847 357)  (847 357)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (43 5)  (859 357)  (859 357)  LC_2 Logic Functioning bit
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 362)  (839 362)  routing T_16_22.sp12_v_t_12 <X> T_16_22.lc_trk_g2_7


LogicTile_18_22

 (3 1)  (931 353)  (931 353)  routing T_18_22.sp12_h_l_23 <X> T_18_22.sp12_v_b_0


LogicTile_16_21

 (3 0)  (819 336)  (819 336)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (3 1)  (819 337)  (819 337)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0


LogicTile_26_21

 (3 0)  (1351 336)  (1351 336)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_v_b_0
 (3 1)  (1351 337)  (1351 337)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_v_b_0


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 5)  (0 325)  (0 325)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0


LogicTile_4_20

 (3 5)  (183 325)  (183 325)  routing T_4_20.sp12_h_l_23 <X> T_4_20.sp12_h_r_0
 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_7_20

 (19 10)  (361 330)  (361 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_20

 (19 4)  (415 324)  (415 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_12_20

 (2 8)  (602 328)  (602 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_20

 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0


LogicTile_15_20

 (4 12)  (766 332)  (766 332)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9
 (5 13)  (767 333)  (767 333)  routing T_15_20.sp4_h_l_44 <X> T_15_20.sp4_v_b_9


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_19

 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_19

 (8 1)  (608 305)  (608 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (9 1)  (609 305)  (609 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (10 1)  (610 305)  (610 305)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_1
 (19 2)  (619 306)  (619 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 8)  (602 312)  (602 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 10)  (619 314)  (619 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_19

 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 304)  (672 304)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g0_1
 (21 0)  (675 304)  (675 304)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_0
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (21 1)  (675 305)  (675 305)  routing T_13_19.bnr_op_3 <X> T_13_19.lc_trk_g0_3
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (51 1)  (705 305)  (705 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (46 2)  (700 306)  (700 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (705 306)  (705 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.bot_op_6 <X> T_13_19.lc_trk_g0_6
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (40 3)  (694 307)  (694 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (14 4)  (668 308)  (668 308)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (675 310)  (675 310)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 310)  (679 310)  routing T_13_19.bnr_op_6 <X> T_13_19.lc_trk_g1_6
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 311)  (679 311)  routing T_13_19.bnr_op_6 <X> T_13_19.lc_trk_g1_6
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp12_v_b_18 <X> T_13_19.lc_trk_g2_2
 (25 9)  (679 313)  (679 313)  routing T_13_19.sp12_v_b_18 <X> T_13_19.lc_trk_g2_2
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (2 12)  (656 316)  (656 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 317)  (687 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_6
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 318)  (679 318)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g3_6
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 318)  (685 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 319)  (686 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 319)  (689 319)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.input_2_7
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (51 15)  (705 319)  (705 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_19

 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (731 306)  (731 306)  routing T_14_19.sp12_h_r_23 <X> T_14_19.lc_trk_g0_7
 (21 3)  (729 307)  (729 307)  routing T_14_19.sp12_h_r_23 <X> T_14_19.lc_trk_g0_7
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 308)  (731 308)  routing T_14_19.sp4_v_b_19 <X> T_14_19.lc_trk_g1_3
 (24 4)  (732 308)  (732 308)  routing T_14_19.sp4_v_b_19 <X> T_14_19.lc_trk_g1_3
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.bot_op_7 <X> T_14_19.lc_trk_g1_7
 (4 12)  (712 316)  (712 316)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (5 13)  (713 317)  (713 317)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 318)  (739 318)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit
 (52 15)  (760 319)  (760 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_19

 (11 8)  (773 312)  (773 312)  routing T_15_19.sp4_h_r_3 <X> T_15_19.sp4_v_b_8
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (4 12)  (766 316)  (766 316)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9
 (25 12)  (787 316)  (787 316)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g3_2
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 316)  (792 316)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 316)  (795 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 316)  (796 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 316)  (797 316)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (37 12)  (799 316)  (799 316)  LC_6 Logic Functioning bit
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (39 12)  (801 316)  (801 316)  LC_6 Logic Functioning bit
 (41 12)  (803 316)  (803 316)  LC_6 Logic Functioning bit
 (47 12)  (809 316)  (809 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (767 317)  (767 317)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 317)  (785 317)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g3_2
 (24 13)  (786 317)  (786 317)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g3_2
 (25 13)  (787 317)  (787 317)  routing T_15_19.sp4_h_r_42 <X> T_15_19.lc_trk_g3_2
 (28 13)  (790 317)  (790 317)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 317)  (793 317)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 317)  (794 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 317)  (795 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (34 13)  (796 317)  (796 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (35 13)  (797 317)  (797 317)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.input_2_6
 (37 13)  (799 317)  (799 317)  LC_6 Logic Functioning bit
 (39 13)  (801 317)  (801 317)  LC_6 Logic Functioning bit
 (40 13)  (802 317)  (802 317)  LC_6 Logic Functioning bit
 (21 14)  (783 318)  (783 318)  routing T_15_19.sp12_v_b_7 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.sp12_v_b_7 <X> T_15_19.lc_trk_g3_7
 (25 14)  (787 318)  (787 318)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (21 15)  (783 319)  (783 319)  routing T_15_19.sp12_v_b_7 <X> T_15_19.lc_trk_g3_7
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 319)  (785 319)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (25 15)  (787 319)  (787 319)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6


LogicTile_16_19

 (9 12)  (825 316)  (825 316)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_h_r_10
 (10 12)  (826 316)  (826 316)  routing T_16_19.sp4_h_l_42 <X> T_16_19.sp4_h_r_10
 (19 15)  (835 319)  (835 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_19

 (16 0)  (890 304)  (890 304)  routing T_17_19.sp4_v_b_9 <X> T_17_19.lc_trk_g0_1
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (892 304)  (892 304)  routing T_17_19.sp4_v_b_9 <X> T_17_19.lc_trk_g0_1
 (8 1)  (882 305)  (882 305)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_b_1
 (18 1)  (892 305)  (892 305)  routing T_17_19.sp4_v_b_9 <X> T_17_19.lc_trk_g0_1
 (21 6)  (895 310)  (895 310)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (897 310)  (897 310)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g1_7
 (24 6)  (898 310)  (898 310)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g1_7
 (21 7)  (895 311)  (895 311)  routing T_17_19.sp4_h_l_10 <X> T_17_19.lc_trk_g1_7
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 318)  (908 318)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 318)  (914 318)  LC_7 Logic Functioning bit
 (42 14)  (916 318)  (916 318)  LC_7 Logic Functioning bit
 (52 14)  (926 318)  (926 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (41 15)  (915 319)  (915 319)  LC_7 Logic Functioning bit
 (43 15)  (917 319)  (917 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (19 13)  (947 317)  (947 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_19

 (3 7)  (1309 311)  (1309 311)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_t_23


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


LogicTile_6_18

 (2 8)  (290 296)  (290 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 14)  (291 302)  (291 302)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22
 (3 15)  (291 303)  (291 303)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22


LogicTile_7_18

 (17 6)  (359 294)  (359 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (360 295)  (360 295)  routing T_7_18.sp4_r_v_b_29 <X> T_7_18.lc_trk_g1_5
 (31 10)  (373 298)  (373 298)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g1_5 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (382 298)  (382 298)  LC_5 Logic Functioning bit
 (41 10)  (383 298)  (383 298)  LC_5 Logic Functioning bit
 (42 10)  (384 298)  (384 298)  LC_5 Logic Functioning bit
 (43 10)  (385 298)  (385 298)  LC_5 Logic Functioning bit
 (47 10)  (389 298)  (389 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (40 11)  (382 299)  (382 299)  LC_5 Logic Functioning bit
 (41 11)  (383 299)  (383 299)  LC_5 Logic Functioning bit
 (42 11)  (384 299)  (384 299)  LC_5 Logic Functioning bit
 (43 11)  (385 299)  (385 299)  LC_5 Logic Functioning bit


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0
 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (11 5)  (449 293)  (449 293)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_h_r_5
 (13 5)  (451 293)  (451 293)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_h_r_5


LogicTile_10_18

 (3 2)  (495 290)  (495 290)  routing T_10_18.sp12_v_t_23 <X> T_10_18.sp12_h_l_23
 (2 12)  (494 300)  (494 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_18

 (13 12)  (559 300)  (559 300)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11
 (12 13)  (558 301)  (558 301)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11


LogicTile_12_18

 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (47 4)  (647 292)  (647 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp12_h_r_8 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (14 6)  (614 294)  (614 294)  routing T_12_18.sp4_v_t_1 <X> T_12_18.lc_trk_g1_4
 (14 7)  (614 295)  (614 295)  routing T_12_18.sp4_v_t_1 <X> T_12_18.lc_trk_g1_4
 (16 7)  (616 295)  (616 295)  routing T_12_18.sp4_v_t_1 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4


LogicTile_13_18

 (6 0)  (660 288)  (660 288)  routing T_13_18.sp4_h_r_7 <X> T_13_18.sp4_v_b_0
 (5 4)  (659 292)  (659 292)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_h_r_3
 (13 4)  (667 292)  (667 292)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_5
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.bnr_op_1 <X> T_13_18.lc_trk_g1_1
 (4 5)  (658 293)  (658 293)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_h_r_3
 (6 5)  (660 293)  (660 293)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_h_r_3
 (12 5)  (666 293)  (666 293)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_5
 (18 5)  (672 293)  (672 293)  routing T_13_18.bnr_op_1 <X> T_13_18.lc_trk_g1_1
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g1_7
 (21 7)  (675 295)  (675 295)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g1_7
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (10 9)  (664 297)  (664 297)  routing T_13_18.sp4_h_r_2 <X> T_13_18.sp4_v_b_7
 (15 10)  (669 298)  (669 298)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.rgt_op_5 <X> T_13_18.lc_trk_g2_5
 (10 12)  (664 300)  (664 300)  routing T_13_18.sp4_v_t_40 <X> T_13_18.sp4_h_r_10
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (21 12)  (675 300)  (675 300)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g3_3
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (39 12)  (693 300)  (693 300)  LC_6 Logic Functioning bit
 (40 12)  (694 300)  (694 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (12 13)  (666 301)  (666 301)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (687 301)  (687 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (34 13)  (688 301)  (688 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (38 13)  (692 301)  (692 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (40 13)  (694 301)  (694 301)  LC_6 Logic Functioning bit
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (21 14)  (675 302)  (675 302)  routing T_13_18.sp4_h_r_39 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_h_r_39 <X> T_13_18.lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.sp4_h_r_39 <X> T_13_18.lc_trk_g3_7
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (37 14)  (691 302)  (691 302)  LC_7 Logic Functioning bit
 (38 14)  (692 302)  (692 302)  LC_7 Logic Functioning bit
 (39 14)  (693 302)  (693 302)  LC_7 Logic Functioning bit
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (40 15)  (694 303)  (694 303)  LC_7 Logic Functioning bit
 (42 15)  (696 303)  (696 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (3 1)  (711 289)  (711 289)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_v_b_0
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (13 3)  (721 291)  (721 291)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_h_l_39
 (15 3)  (723 291)  (723 291)  routing T_14_18.bot_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (44 3)  (752 291)  (752 291)  LC_1 Logic Functioning bit
 (2 4)  (710 292)  (710 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (48 4)  (756 292)  (756 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (14 6)  (722 294)  (722 294)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g1_4
 (21 6)  (729 294)  (729 294)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (42 6)  (750 294)  (750 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (50 6)  (758 294)  (758 294)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (41 7)  (749 295)  (749 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g2_1
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (44 9)  (752 297)  (752 297)  LC_4 Logic Functioning bit
 (14 10)  (722 298)  (722 298)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g2_4
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.bnl_op_5 <X> T_14_18.lc_trk_g2_5
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (726 299)  (726 299)  routing T_14_18.bnl_op_5 <X> T_14_18.lc_trk_g2_5
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (44 15)  (752 303)  (752 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 288)  (785 288)  routing T_15_18.sp12_h_l_16 <X> T_15_18.lc_trk_g0_3
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (40 0)  (802 288)  (802 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (21 1)  (783 289)  (783 289)  routing T_15_18.sp12_h_l_16 <X> T_15_18.lc_trk_g0_3
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (40 2)  (802 290)  (802 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (21 4)  (783 292)  (783 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (3 6)  (765 294)  (765 294)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_v_t_23
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (40 6)  (802 294)  (802 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (3 7)  (765 295)  (765 295)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_v_t_23
 (15 7)  (777 295)  (777 295)  routing T_15_18.bot_op_4 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 295)  (792 295)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (795 295)  (795 295)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.input_2_3
 (34 7)  (796 295)  (796 295)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.input_2_3
 (36 7)  (798 295)  (798 295)  LC_3 Logic Functioning bit
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_h_r_27 <X> T_15_18.lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.sp4_h_r_27 <X> T_15_18.lc_trk_g2_3
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g2_2
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (47 8)  (809 296)  (809 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (783 297)  (783 297)  routing T_15_18.sp4_h_r_27 <X> T_15_18.lc_trk_g2_3
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g2_2
 (24 9)  (786 297)  (786 297)  routing T_15_18.sp4_h_r_34 <X> T_15_18.lc_trk_g2_2
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (40 9)  (802 297)  (802 297)  LC_4 Logic Functioning bit
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (14 12)  (776 300)  (776 300)  routing T_15_18.wire_logic_cluster/lc_0/out <X> T_15_18.lc_trk_g3_0
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (25 12)  (787 300)  (787 300)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g3_2
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g3_2
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (40 14)  (802 302)  (802 302)  LC_7 Logic Functioning bit
 (41 14)  (803 302)  (803 302)  LC_7 Logic Functioning bit
 (42 14)  (804 302)  (804 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (52 14)  (814 302)  (814 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (789 303)  (789 303)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (38 15)  (800 303)  (800 303)  LC_7 Logic Functioning bit
 (40 15)  (802 303)  (802 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (19 10)  (835 298)  (835 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_17_18

 (13 3)  (887 291)  (887 291)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_l_39
 (11 8)  (885 296)  (885 296)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_b_8


LogicTile_18_18

 (19 15)  (947 303)  (947 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0
 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


LogicTile_7_17

 (12 0)  (354 272)  (354 272)  routing T_7_17.sp4_v_b_2 <X> T_7_17.sp4_h_r_2
 (11 1)  (353 273)  (353 273)  routing T_7_17.sp4_v_b_2 <X> T_7_17.sp4_h_r_2
 (4 5)  (346 277)  (346 277)  routing T_7_17.sp4_v_t_47 <X> T_7_17.sp4_h_r_3


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0
 (4 13)  (400 285)  (400 285)  routing T_8_17.sp4_v_t_41 <X> T_8_17.sp4_h_r_9


LogicTile_9_17

 (3 6)  (441 278)  (441 278)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23
 (3 7)  (441 279)  (441 279)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23


LogicTile_10_17

 (25 10)  (517 282)  (517 282)  routing T_10_17.sp4_h_r_38 <X> T_10_17.lc_trk_g2_6
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 282)  (522 282)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 282)  (526 282)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (39 10)  (531 282)  (531 282)  LC_5 Logic Functioning bit
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (43 10)  (535 282)  (535 282)  LC_5 Logic Functioning bit
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp4_h_r_38 <X> T_10_17.lc_trk_g2_6
 (24 11)  (516 283)  (516 283)  routing T_10_17.sp4_h_r_38 <X> T_10_17.lc_trk_g2_6
 (30 11)  (522 283)  (522 283)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 283)  (523 283)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (38 11)  (530 283)  (530 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (41 11)  (533 283)  (533 283)  LC_5 Logic Functioning bit
 (43 11)  (535 283)  (535 283)  LC_5 Logic Functioning bit
 (46 11)  (538 283)  (538 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 14)  (513 286)  (513 286)  routing T_10_17.sp4_h_r_39 <X> T_10_17.lc_trk_g3_7
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp4_h_r_39 <X> T_10_17.lc_trk_g3_7
 (24 14)  (516 286)  (516 286)  routing T_10_17.sp4_h_r_39 <X> T_10_17.lc_trk_g3_7


LogicTile_11_17

 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.sp4_r_v_b_30 <X> T_11_17.lc_trk_g0_6
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 279)  (569 279)  routing T_11_17.sp4_v_b_22 <X> T_11_17.lc_trk_g1_6
 (24 7)  (570 279)  (570 279)  routing T_11_17.sp4_v_b_22 <X> T_11_17.lc_trk_g1_6
 (14 10)  (560 282)  (560 282)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 282)  (574 282)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 282)  (576 282)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (581 282)  (581 282)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_5
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (14 11)  (560 283)  (560 283)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (567 283)  (567 283)  routing T_11_17.sp4_r_v_b_39 <X> T_11_17.lc_trk_g2_7
 (26 11)  (572 283)  (572 283)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 283)  (574 283)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 283)  (578 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (580 283)  (580 283)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_5
 (35 11)  (581 283)  (581 283)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.input_2_5
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (14 14)  (560 286)  (560 286)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g3_4
 (14 15)  (560 287)  (560 287)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g3_4
 (15 15)  (561 287)  (561 287)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g3_4
 (16 15)  (562 287)  (562 287)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_12_17

 (2 0)  (602 272)  (602 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (605 272)  (605 272)  routing T_12_17.sp4_h_l_44 <X> T_12_17.sp4_h_r_0
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 272)  (618 272)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g0_1
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_0
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (40 0)  (640 272)  (640 272)  LC_0 Logic Functioning bit
 (52 0)  (652 272)  (652 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (4 1)  (604 273)  (604 273)  routing T_12_17.sp4_h_l_44 <X> T_12_17.sp4_h_r_0
 (14 1)  (614 273)  (614 273)  routing T_12_17.sp4_h_r_0 <X> T_12_17.lc_trk_g0_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp4_h_r_0 <X> T_12_17.lc_trk_g0_0
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp4_h_r_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (14 2)  (614 274)  (614 274)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g0_4
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 274)  (635 274)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_1
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_1
 (35 3)  (635 275)  (635 275)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.input_2_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (14 4)  (614 276)  (614 276)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (25 4)  (625 276)  (625 276)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g1_2
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (14 5)  (614 277)  (614 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (15 5)  (615 277)  (615 277)  routing T_12_17.sp12_h_r_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (43 5)  (643 277)  (643 277)  LC_2 Logic Functioning bit
 (14 6)  (614 278)  (614 278)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (15 6)  (615 278)  (615 278)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.lft_op_5 <X> T_12_17.lc_trk_g1_5
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (25 6)  (625 278)  (625 278)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g1_6
 (26 6)  (626 278)  (626 278)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 278)  (640 278)  LC_3 Logic Functioning bit
 (47 6)  (647 278)  (647 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (614 279)  (614 279)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g1_6
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (14 8)  (614 280)  (614 280)  routing T_12_17.sp4_v_b_24 <X> T_12_17.lc_trk_g2_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (16 9)  (616 281)  (616 281)  routing T_12_17.sp4_v_b_24 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (621 282)  (621 282)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (623 282)  (623 282)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g2_7
 (26 10)  (626 282)  (626 282)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (39 10)  (639 282)  (639 282)  LC_5 Logic Functioning bit
 (40 10)  (640 282)  (640 282)  LC_5 Logic Functioning bit
 (47 10)  (647 282)  (647 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (621 283)  (621 283)  routing T_12_17.sp4_v_t_26 <X> T_12_17.lc_trk_g2_7
 (26 11)  (626 283)  (626 283)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (28 12)  (628 284)  (628 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 284)  (629 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 284)  (630 284)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 284)  (631 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 284)  (632 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 284)  (633 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 284)  (634 284)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (39 12)  (639 284)  (639 284)  LC_6 Logic Functioning bit
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (630 285)  (630 285)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 285)  (631 285)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 285)  (632 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_v_b_47 <X> T_12_17.lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.sp4_v_b_47 <X> T_12_17.lc_trk_g3_7
 (25 14)  (625 286)  (625 286)  routing T_12_17.sp4_v_b_30 <X> T_12_17.lc_trk_g3_6
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (39 14)  (639 286)  (639 286)  LC_7 Logic Functioning bit
 (40 14)  (640 286)  (640 286)  LC_7 Logic Functioning bit
 (47 14)  (647 286)  (647 286)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (650 286)  (650 286)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 287)  (623 287)  routing T_12_17.sp4_v_b_30 <X> T_12_17.lc_trk_g3_6
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (14 0)  (668 272)  (668 272)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g0_0
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g0_1
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 272)  (677 272)  routing T_13_17.sp12_h_l_16 <X> T_13_17.lc_trk_g0_3
 (25 0)  (679 272)  (679 272)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g0_2
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (47 0)  (701 272)  (701 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_l_16 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (44 1)  (698 273)  (698 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g0_7
 (25 2)  (679 274)  (679 274)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (21 3)  (675 275)  (675 275)  routing T_13_17.top_op_7 <X> T_13_17.lc_trk_g0_7
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g0_6
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (44 3)  (698 275)  (698 275)  LC_1 Logic Functioning bit
 (21 4)  (675 276)  (675 276)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (38 4)  (692 276)  (692 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 277)  (687 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_2
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (39 5)  (693 277)  (693 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (48 5)  (702 277)  (702 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (668 278)  (668 278)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g1_4
 (25 6)  (679 278)  (679 278)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g1_6
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (689 278)  (689 278)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (45 6)  (699 278)  (699 278)  LC_3 Logic Functioning bit
 (52 6)  (706 278)  (706 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.bnr_op_6 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_3
 (35 7)  (689 279)  (689 279)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (12 8)  (666 280)  (666 280)  routing T_13_17.sp4_v_t_45 <X> T_13_17.sp4_h_r_8
 (14 8)  (668 280)  (668 280)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (27 8)  (681 280)  (681 280)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (40 8)  (694 280)  (694 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (43 8)  (697 280)  (697 280)  LC_4 Logic Functioning bit
 (45 8)  (699 280)  (699 280)  LC_4 Logic Functioning bit
 (15 9)  (669 281)  (669 281)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.tnr_op_2 <X> T_13_17.lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 281)  (686 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 281)  (687 281)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.input_2_4
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (21 10)  (675 282)  (675 282)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 282)  (677 282)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (41 10)  (695 282)  (695 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (47 10)  (701 282)  (701 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (675 283)  (675 283)  routing T_13_17.sp4_h_l_34 <X> T_13_17.lc_trk_g2_7
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (40 11)  (694 283)  (694 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (44 11)  (698 283)  (698 283)  LC_5 Logic Functioning bit
 (53 11)  (707 283)  (707 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (665 284)  (665 284)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_b_11
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (25 12)  (679 284)  (679 284)  routing T_13_17.rgt_op_2 <X> T_13_17.lc_trk_g3_2
 (13 13)  (667 285)  (667 285)  routing T_13_17.sp4_v_t_43 <X> T_13_17.sp4_h_r_11
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 285)  (678 285)  routing T_13_17.rgt_op_2 <X> T_13_17.lc_trk_g3_2
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (668 287)  (668 287)  routing T_13_17.sp4_r_v_b_44 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.tnr_op_6 <X> T_13_17.lc_trk_g3_6


LogicTile_14_17

 (14 0)  (722 272)  (722 272)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g0_0
 (25 0)  (733 272)  (733 272)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.input_2_0
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (14 2)  (722 274)  (722 274)  routing T_14_17.lft_op_4 <X> T_14_17.lc_trk_g0_4
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g0_7
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (40 2)  (748 274)  (748 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (15 3)  (723 275)  (723 275)  routing T_14_17.lft_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (729 275)  (729 275)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g0_7
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.top_op_6 <X> T_14_17.lc_trk_g0_6
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (15 4)  (723 276)  (723 276)  routing T_14_17.sp4_v_b_17 <X> T_14_17.lc_trk_g1_1
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_v_b_17 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g1_3
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (15 6)  (723 278)  (723 278)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (14 7)  (722 279)  (722 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (726 279)  (726 279)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g1_5
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (51 7)  (759 279)  (759 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (2 8)  (710 280)  (710 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (722 280)  (722 280)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g2_0
 (25 8)  (733 280)  (733 280)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (12 9)  (720 281)  (720 281)  routing T_14_17.sp4_h_r_8 <X> T_14_17.sp4_v_b_8
 (15 9)  (723 281)  (723 281)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (14 12)  (722 284)  (722 284)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g3_0
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (25 12)  (733 284)  (733 284)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g3_2
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (51 12)  (759 284)  (759 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (723 285)  (723 285)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g3_0
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g3_2
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (741 285)  (741 285)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_6
 (34 13)  (742 285)  (742 285)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_6
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (44 1)  (806 273)  (806 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g0_4
 (15 2)  (777 274)  (777 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 274)  (780 274)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g0_5
 (21 2)  (783 274)  (783 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (13 4)  (775 276)  (775 276)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_b_5
 (14 4)  (776 276)  (776 276)  routing T_15_17.sp4_h_r_8 <X> T_15_17.lc_trk_g1_0
 (21 4)  (783 276)  (783 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 276)  (786 276)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g1_3
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (12 5)  (774 277)  (774 277)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_b_5
 (15 5)  (777 277)  (777 277)  routing T_15_17.sp4_h_r_8 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp4_h_r_8 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (44 5)  (806 277)  (806 277)  LC_2 Logic Functioning bit
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp4_h_l_10 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 278)  (785 278)  routing T_15_17.sp4_h_l_10 <X> T_15_17.lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp4_h_l_10 <X> T_15_17.lc_trk_g1_7
 (25 6)  (787 278)  (787 278)  routing T_15_17.sp12_h_l_5 <X> T_15_17.lc_trk_g1_6
 (21 7)  (783 279)  (783 279)  routing T_15_17.sp4_h_l_10 <X> T_15_17.lc_trk_g1_7
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (786 279)  (786 279)  routing T_15_17.sp12_h_l_5 <X> T_15_17.lc_trk_g1_6
 (25 7)  (787 279)  (787 279)  routing T_15_17.sp12_h_l_5 <X> T_15_17.lc_trk_g1_6
 (14 8)  (776 280)  (776 280)  routing T_15_17.sp4_h_l_21 <X> T_15_17.lc_trk_g2_0
 (21 8)  (783 280)  (783 280)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g2_3
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 280)  (785 280)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g2_3
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 280)  (797 280)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_4
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (15 9)  (777 281)  (777 281)  routing T_15_17.sp4_h_l_21 <X> T_15_17.lc_trk_g2_0
 (16 9)  (778 281)  (778 281)  routing T_15_17.sp4_h_l_21 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_4
 (34 9)  (796 281)  (796 281)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_4
 (35 9)  (797 281)  (797 281)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g2_5
 (25 10)  (787 282)  (787 282)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g2_6
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 282)  (797 282)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_5
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 283)  (795 283)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_5
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (14 12)  (776 284)  (776 284)  routing T_15_17.rgt_op_0 <X> T_15_17.lc_trk_g3_0
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 284)  (797 284)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_6
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (52 12)  (814 284)  (814 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (777 285)  (777 285)  routing T_15_17.rgt_op_0 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 285)  (794 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 285)  (795 285)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_6
 (35 13)  (797 285)  (797 285)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_6
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (51 13)  (813 285)  (813 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 286)  (783 286)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g3_7
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 286)  (785 286)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g3_7
 (21 15)  (783 287)  (783 287)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g3_7


LogicTile_16_17

 (16 0)  (832 272)  (832 272)  routing T_16_17.sp4_v_b_9 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (834 272)  (834 272)  routing T_16_17.sp4_v_b_9 <X> T_16_17.lc_trk_g0_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (47 0)  (863 272)  (863 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (834 273)  (834 273)  routing T_16_17.sp4_v_b_9 <X> T_16_17.lc_trk_g0_1
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (47 1)  (863 273)  (863 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (867 273)  (867 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (869 273)  (869 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 277)  (816 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (25 6)  (841 278)  (841 278)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g1_6
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 279)  (840 279)  routing T_16_17.lft_op_6 <X> T_16_17.lc_trk_g1_6
 (19 10)  (835 282)  (835 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 284)  (839 284)  routing T_16_17.sp12_v_b_11 <X> T_16_17.lc_trk_g3_3
 (0 14)  (816 286)  (816 286)  routing T_16_17.glb_netwk_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_17

 (26 0)  (900 272)  (900 272)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (48 0)  (922 272)  (922 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (900 273)  (900 273)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (44 1)  (918 273)  (918 273)  LC_0 Logic Functioning bit
 (47 1)  (921 273)  (921 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 274)  (889 274)  routing T_17_17.sp4_v_b_21 <X> T_17_17.lc_trk_g0_5
 (16 2)  (890 274)  (890 274)  routing T_17_17.sp4_v_b_21 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (4 4)  (878 276)  (878 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (6 4)  (880 276)  (880 276)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (5 5)  (879 277)  (879 277)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_3
 (21 6)  (895 278)  (895 278)  routing T_17_17.sp12_h_l_4 <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 278)  (898 278)  routing T_17_17.sp12_h_l_4 <X> T_17_17.lc_trk_g1_7
 (21 7)  (895 279)  (895 279)  routing T_17_17.sp12_h_l_4 <X> T_17_17.lc_trk_g1_7
 (3 9)  (877 281)  (877 281)  routing T_17_17.sp12_h_l_22 <X> T_17_17.sp12_v_b_1
 (5 10)  (879 282)  (879 282)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_43
 (4 11)  (878 283)  (878 283)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_43
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_17

 (19 4)  (947 276)  (947 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (9 14)  (937 286)  (937 286)  routing T_18_17.sp4_v_b_10 <X> T_18_17.sp4_h_l_47
 (19 15)  (947 287)  (947 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_17

 (3 7)  (1093 279)  (1093 279)  routing T_21_17.sp12_h_l_23 <X> T_21_17.sp12_v_t_23
 (3 13)  (1093 285)  (1093 285)  routing T_21_17.sp12_h_l_22 <X> T_21_17.sp12_h_r_1


LogicTile_22_17

 (3 2)  (1147 274)  (1147 274)  routing T_22_17.sp12_v_t_23 <X> T_22_17.sp12_h_l_23


LogicTile_23_17

 (3 9)  (1201 281)  (1201 281)  routing T_23_17.sp12_h_l_22 <X> T_23_17.sp12_v_b_1


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23
 (1 3)  (1349 275)  (1349 275)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (4 1)  (1514 273)  (1514 273)  routing T_29_17.sp4_h_l_41 <X> T_29_17.sp4_h_r_0
 (6 1)  (1516 273)  (1516 273)  routing T_29_17.sp4_h_l_41 <X> T_29_17.sp4_h_r_0


IO_Tile_33_17

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 7)  (1739 279)  (1739 279)  routing T_33_17.span4_horz_37 <X> T_33_17.span4_vert_b_2
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (4 8)  (13 264)  (13 264)  routing T_0_16.span12_horz_0 <X> T_0_16.lc_trk_g1_0
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (4 9)  (13 265)  (13 265)  routing T_0_16.span12_horz_0 <X> T_0_16.lc_trk_g1_0
 (5 9)  (12 265)  (12 265)  routing T_0_16.span12_horz_0 <X> T_0_16.lc_trk_g1_0
 (7 9)  (10 265)  (10 265)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_0 lc_trk_g1_0
 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_0 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_1_16

 (3 6)  (21 262)  (21 262)  routing T_1_16.sp12_h_r_0 <X> T_1_16.sp12_v_t_23
 (3 7)  (21 263)  (21 263)  routing T_1_16.sp12_h_r_0 <X> T_1_16.sp12_v_t_23


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


LogicTile_7_16

 (19 2)  (361 258)  (361 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_8_16

 (13 6)  (409 262)  (409 262)  routing T_8_16.sp4_h_r_5 <X> T_8_16.sp4_v_t_40
 (12 7)  (408 263)  (408 263)  routing T_8_16.sp4_h_r_5 <X> T_8_16.sp4_v_t_40


LogicTile_10_16

 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 257)  (515 257)  routing T_10_16.sp4_v_b_18 <X> T_10_16.lc_trk_g0_2
 (24 1)  (516 257)  (516 257)  routing T_10_16.sp4_v_b_18 <X> T_10_16.lc_trk_g0_2
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (40 12)  (532 268)  (532 268)  LC_6 Logic Functioning bit
 (42 12)  (534 268)  (534 268)  LC_6 Logic Functioning bit
 (48 12)  (540 268)  (540 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (41 13)  (533 269)  (533 269)  LC_6 Logic Functioning bit
 (43 13)  (535 269)  (535 269)  LC_6 Logic Functioning bit


LogicTile_11_16

 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 258)  (560 258)  routing T_11_16.wire_logic_cluster/lc_4/out <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (25 4)  (571 260)  (571 260)  routing T_11_16.sp12_h_r_2 <X> T_11_16.lc_trk_g1_2
 (22 5)  (568 261)  (568 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (570 261)  (570 261)  routing T_11_16.sp12_h_r_2 <X> T_11_16.lc_trk_g1_2
 (25 5)  (571 261)  (571 261)  routing T_11_16.sp12_h_r_2 <X> T_11_16.lc_trk_g1_2
 (21 8)  (567 264)  (567 264)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g2_3
 (22 8)  (568 264)  (568 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 264)  (570 264)  routing T_11_16.rgt_op_3 <X> T_11_16.lc_trk_g2_3
 (25 8)  (571 264)  (571 264)  routing T_11_16.rgt_op_2 <X> T_11_16.lc_trk_g2_2
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 264)  (573 264)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 264)  (579 264)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (42 8)  (588 264)  (588 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (45 8)  (591 264)  (591 264)  LC_4 Logic Functioning bit
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.rgt_op_2 <X> T_11_16.lc_trk_g2_2
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g1_2 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 265)  (578 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (579 265)  (579 265)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_4
 (35 9)  (581 265)  (581 265)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.input_2_4
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (571 266)  (571 266)  routing T_11_16.wire_logic_cluster/lc_6/out <X> T_11_16.lc_trk_g2_6
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (39 10)  (585 266)  (585 266)  LC_5 Logic Functioning bit
 (45 10)  (591 266)  (591 266)  LC_5 Logic Functioning bit
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (574 267)  (574 267)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (38 11)  (584 267)  (584 267)  LC_5 Logic Functioning bit
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 268)  (581 268)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.input_2_6
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (48 12)  (594 268)  (594 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g2_3 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 269)  (579 269)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.input_2_6
 (35 13)  (581 269)  (581 269)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.input_2_6
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (43 13)  (589 269)  (589 269)  LC_6 Logic Functioning bit
 (44 13)  (590 269)  (590 269)  LC_6 Logic Functioning bit
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 258)  (614 258)  routing T_12_16.lft_op_4 <X> T_12_16.lc_trk_g0_4
 (15 2)  (615 258)  (615 258)  routing T_12_16.sp12_h_r_5 <X> T_12_16.lc_trk_g0_5
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (618 258)  (618 258)  routing T_12_16.sp12_h_r_5 <X> T_12_16.lc_trk_g0_5
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 258)  (634 258)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 258)  (640 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (15 3)  (615 259)  (615 259)  routing T_12_16.lft_op_4 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (618 259)  (618 259)  routing T_12_16.sp12_h_r_5 <X> T_12_16.lc_trk_g0_5
 (30 3)  (630 259)  (630 259)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (40 3)  (640 259)  (640 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (21 4)  (621 260)  (621 260)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (44 5)  (644 261)  (644 261)  LC_2 Logic Functioning bit
 (46 5)  (646 261)  (646 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (615 262)  (615 262)  routing T_12_16.lft_op_5 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 262)  (618 262)  routing T_12_16.lft_op_5 <X> T_12_16.lc_trk_g1_5
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (11 7)  (611 263)  (611 263)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_h_l_40
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (47 12)  (647 268)  (647 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 269)  (627 269)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 269)  (637 269)  LC_6 Logic Functioning bit
 (39 13)  (639 269)  (639 269)  LC_6 Logic Functioning bit
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (625 270)  (625 270)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g3_6
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_13_16

 (12 0)  (666 256)  (666 256)  routing T_13_16.sp4_v_b_8 <X> T_13_16.sp4_h_r_2
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 256)  (681 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (40 0)  (694 256)  (694 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (46 0)  (700 256)  (700 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (665 257)  (665 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.sp4_h_r_2
 (13 1)  (667 257)  (667 257)  routing T_13_16.sp4_v_b_8 <X> T_13_16.sp4_h_r_2
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 257)  (677 257)  routing T_13_16.sp12_h_r_10 <X> T_13_16.lc_trk_g0_2
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 257)  (684 257)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (40 1)  (694 257)  (694 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (42 1)  (696 257)  (696 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (44 1)  (698 257)  (698 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_v_b_22 <X> T_13_16.lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.sp4_v_b_22 <X> T_13_16.lc_trk_g0_6
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (679 260)  (679 260)  routing T_13_16.lft_op_2 <X> T_13_16.lc_trk_g1_2
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (5 5)  (659 261)  (659 261)  routing T_13_16.sp4_h_r_3 <X> T_13_16.sp4_v_b_3
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 261)  (678 261)  routing T_13_16.lft_op_2 <X> T_13_16.lc_trk_g1_2
 (25 6)  (679 262)  (679 262)  routing T_13_16.sp12_h_l_5 <X> T_13_16.lc_trk_g1_6
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (678 263)  (678 263)  routing T_13_16.sp12_h_l_5 <X> T_13_16.lc_trk_g1_6
 (25 7)  (679 263)  (679 263)  routing T_13_16.sp12_h_l_5 <X> T_13_16.lc_trk_g1_6
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_16

 (21 0)  (729 256)  (729 256)  routing T_14_16.bnr_op_3 <X> T_14_16.lc_trk_g0_3
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.input_2_0
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (21 1)  (729 257)  (729 257)  routing T_14_16.bnr_op_3 <X> T_14_16.lc_trk_g0_3
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g0_5
 (21 2)  (729 258)  (729 258)  routing T_14_16.bnr_op_7 <X> T_14_16.lc_trk_g0_7
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 258)  (743 258)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.input_2_1
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (729 259)  (729 259)  routing T_14_16.bnr_op_7 <X> T_14_16.lc_trk_g0_7
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 259)  (743 259)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.input_2_1
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (8 4)  (716 260)  (716 260)  routing T_14_16.sp4_v_b_4 <X> T_14_16.sp4_h_r_4
 (9 4)  (717 260)  (717 260)  routing T_14_16.sp4_v_b_4 <X> T_14_16.sp4_h_r_4
 (21 4)  (729 260)  (729 260)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 260)  (743 260)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.input_2_2
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (46 4)  (754 260)  (754 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (722 261)  (722 261)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g1_0
 (15 5)  (723 261)  (723 261)  routing T_14_16.top_op_0 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (1 6)  (709 262)  (709 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (15 6)  (723 262)  (723 262)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (729 262)  (729 262)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g1_7
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 262)  (733 262)  routing T_14_16.sp4_v_t_3 <X> T_14_16.lc_trk_g1_6
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (1 7)  (709 263)  (709 263)  routing T_14_16.glb_netwk_4 <X> T_14_16.glb2local_0
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 263)  (731 263)  routing T_14_16.sp4_v_t_3 <X> T_14_16.lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.sp4_v_t_3 <X> T_14_16.lc_trk_g1_6
 (26 7)  (734 263)  (734 263)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (5 8)  (713 264)  (713 264)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_h_r_6
 (25 8)  (733 264)  (733 264)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g2_2
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (42 8)  (750 264)  (750 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (50 8)  (758 264)  (758 264)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (714 265)  (714 265)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_h_r_6
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.input_2_5
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (15 11)  (723 267)  (723 267)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g2_4
 (16 11)  (724 267)  (724 267)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.tnr_op_6 <X> T_14_16.lc_trk_g2_6
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (25 14)  (733 270)  (733 270)  routing T_14_16.bnl_op_6 <X> T_14_16.lc_trk_g3_6
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (46 14)  (754 270)  (754 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (722 271)  (722 271)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.tnl_op_4 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (19 15)  (727 271)  (727 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.bnl_op_6 <X> T_14_16.lc_trk_g3_6
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 271)  (735 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 271)  (739 271)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (11 0)  (773 256)  (773 256)  routing T_15_16.sp4_h_r_9 <X> T_15_16.sp4_v_b_2
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (785 256)  (785 256)  routing T_15_16.sp12_h_r_11 <X> T_15_16.lc_trk_g0_3
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 256)  (797 256)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_0
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (15 1)  (777 257)  (777 257)  routing T_15_16.bot_op_0 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.sp4_r_v_b_33 <X> T_15_16.lc_trk_g0_2
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 257)  (795 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_0
 (35 1)  (797 257)  (797 257)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 258)  (776 258)  routing T_15_16.lft_op_4 <X> T_15_16.lc_trk_g0_4
 (15 2)  (777 258)  (777 258)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g0_5
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 258)  (785 258)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g0_7
 (24 2)  (786 258)  (786 258)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g0_7
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 258)  (802 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (47 2)  (809 258)  (809 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (777 259)  (777 259)  routing T_15_16.lft_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (762 261)  (762 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (14 6)  (776 262)  (776 262)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g1_4
 (15 6)  (777 262)  (777 262)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (47 6)  (809 262)  (809 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (812 262)  (812 262)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 263)  (780 263)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g1_5
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.bot_op_6 <X> T_15_16.lc_trk_g1_6
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (14 8)  (776 264)  (776 264)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g2_0
 (15 8)  (777 264)  (777 264)  routing T_15_16.sp4_h_r_41 <X> T_15_16.lc_trk_g2_1
 (16 8)  (778 264)  (778 264)  routing T_15_16.sp4_h_r_41 <X> T_15_16.lc_trk_g2_1
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.sp4_h_r_41 <X> T_15_16.lc_trk_g2_1
 (21 8)  (783 264)  (783 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (42 8)  (804 264)  (804 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (780 265)  (780 265)  routing T_15_16.sp4_h_r_41 <X> T_15_16.lc_trk_g2_1
 (21 9)  (783 265)  (783 265)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g2_2
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 265)  (795 265)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_4
 (34 9)  (796 265)  (796 265)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_4
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (40 9)  (802 265)  (802 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (48 9)  (810 265)  (810 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (813 265)  (813 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (814 265)  (814 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (1 10)  (763 266)  (763 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (40 10)  (802 266)  (802 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (1 11)  (763 267)  (763 267)  routing T_15_16.glb_netwk_4 <X> T_15_16.glb2local_2
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (40 11)  (802 267)  (802 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (4 12)  (766 268)  (766 268)  routing T_15_16.sp4_v_t_44 <X> T_15_16.sp4_v_b_9
 (15 12)  (777 268)  (777 268)  routing T_15_16.sp4_h_r_33 <X> T_15_16.lc_trk_g3_1
 (16 12)  (778 268)  (778 268)  routing T_15_16.sp4_h_r_33 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.sp4_h_r_33 <X> T_15_16.lc_trk_g3_1
 (26 12)  (788 268)  (788 268)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (40 12)  (802 268)  (802 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (50 12)  (812 268)  (812 268)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (47 13)  (809 269)  (809 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (21 15)  (783 271)  (783 271)  routing T_15_16.sp4_r_v_b_47 <X> T_15_16.lc_trk_g3_7
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 271)  (789 271)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g0_1
 (21 0)  (837 256)  (837 256)  routing T_16_16.sp4_v_b_11 <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (839 256)  (839 256)  routing T_16_16.sp4_v_b_11 <X> T_16_16.lc_trk_g0_3
 (25 0)  (841 256)  (841 256)  routing T_16_16.bnr_op_2 <X> T_16_16.lc_trk_g0_2
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 256)  (851 256)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.input_2_0
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (3 1)  (819 257)  (819 257)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_b_0
 (14 1)  (830 257)  (830 257)  routing T_16_16.top_op_0 <X> T_16_16.lc_trk_g0_0
 (15 1)  (831 257)  (831 257)  routing T_16_16.top_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (837 257)  (837 257)  routing T_16_16.sp4_v_b_11 <X> T_16_16.lc_trk_g0_3
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (841 257)  (841 257)  routing T_16_16.bnr_op_2 <X> T_16_16.lc_trk_g0_2
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 257)  (849 257)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.input_2_0
 (34 1)  (850 257)  (850 257)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.input_2_0
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 258)  (830 258)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g0_4
 (21 2)  (837 258)  (837 258)  routing T_16_16.lft_op_7 <X> T_16_16.lc_trk_g0_7
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 258)  (840 258)  routing T_16_16.lft_op_7 <X> T_16_16.lc_trk_g0_7
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (41 2)  (857 258)  (857 258)  LC_1 Logic Functioning bit
 (42 2)  (858 258)  (858 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (50 2)  (866 258)  (866 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (831 259)  (831 259)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (4 4)  (820 260)  (820 260)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_v_b_3
 (6 4)  (822 260)  (822 260)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_v_b_3
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (46 4)  (862 260)  (862 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (869 260)  (869 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (821 261)  (821 261)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_v_b_3
 (15 5)  (831 261)  (831 261)  routing T_16_16.sp4_v_t_5 <X> T_16_16.lc_trk_g1_0
 (16 5)  (832 261)  (832 261)  routing T_16_16.sp4_v_t_5 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (21 6)  (837 262)  (837 262)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (842 262)  (842 262)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (48 7)  (864 263)  (864 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.bnl_op_1 <X> T_16_16.lc_trk_g2_1
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (18 9)  (834 265)  (834 265)  routing T_16_16.bnl_op_1 <X> T_16_16.lc_trk_g2_1
 (22 9)  (838 265)  (838 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (849 265)  (849 265)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.input_2_4
 (35 9)  (851 265)  (851 265)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.input_2_4
 (1 10)  (817 266)  (817 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (21 10)  (837 266)  (837 266)  routing T_16_16.sp4_h_r_39 <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (839 266)  (839 266)  routing T_16_16.sp4_h_r_39 <X> T_16_16.lc_trk_g2_7
 (24 10)  (840 266)  (840 266)  routing T_16_16.sp4_h_r_39 <X> T_16_16.lc_trk_g2_7
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (42 10)  (858 266)  (858 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (50 10)  (866 266)  (866 266)  Cascade bit: LH_LC05_inmux02_5

 (1 11)  (817 267)  (817 267)  routing T_16_16.glb_netwk_4 <X> T_16_16.glb2local_2
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (40 11)  (856 267)  (856 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (42 12)  (858 268)  (858 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (50 12)  (866 268)  (866 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (868 268)  (868 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (837 270)  (837 270)  routing T_16_16.bnl_op_7 <X> T_16_16.lc_trk_g3_7
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (53 14)  (869 270)  (869 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp4_h_l_17 <X> T_16_16.lc_trk_g3_4
 (15 15)  (831 271)  (831 271)  routing T_16_16.sp4_h_l_17 <X> T_16_16.lc_trk_g3_4
 (16 15)  (832 271)  (832 271)  routing T_16_16.sp4_h_l_17 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (837 271)  (837 271)  routing T_16_16.bnl_op_7 <X> T_16_16.lc_trk_g3_7
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (40 15)  (856 271)  (856 271)  LC_7 Logic Functioning bit
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (42 15)  (858 271)  (858 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (14 1)  (888 257)  (888 257)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g0_0
 (15 1)  (889 257)  (889 257)  routing T_17_16.top_op_0 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (888 262)  (888 262)  routing T_17_16.wire_logic_cluster/lc_4/out <X> T_17_16.lc_trk_g1_4
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (53 6)  (927 262)  (927 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (44 7)  (918 263)  (918 263)  LC_3 Logic Functioning bit
 (11 8)  (885 264)  (885 264)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_8
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (892 264)  (892 264)  routing T_17_16.bnl_op_1 <X> T_17_16.lc_trk_g2_1
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 264)  (909 264)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_4
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (40 8)  (914 264)  (914 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (47 8)  (921 264)  (921 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (892 265)  (892 265)  routing T_17_16.bnl_op_1 <X> T_17_16.lc_trk_g2_1
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (907 265)  (907 265)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_4
 (34 9)  (908 265)  (908 265)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_4
 (35 9)  (909 265)  (909 265)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.input_2_4
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (40 9)  (914 265)  (914 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (44 9)  (918 265)  (918 265)  LC_4 Logic Functioning bit
 (21 12)  (895 268)  (895 268)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g3_3
 (24 12)  (898 268)  (898 268)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g3_3
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g3_3
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (883 270)  (883 270)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_h_l_47
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_r_v_b_47 <X> T_17_16.lc_trk_g3_7


LogicTile_18_16

 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_16

 (12 13)  (1156 269)  (1156 269)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_b_11


LogicTile_24_16

 (3 2)  (1255 258)  (1255 258)  routing T_24_16.sp12_v_t_23 <X> T_24_16.sp12_h_l_23


LogicTile_26_16

 (11 15)  (1359 271)  (1359 271)  routing T_26_16.sp4_h_r_11 <X> T_26_16.sp4_h_l_46


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_29_16

 (3 1)  (1513 257)  (1513 257)  routing T_29_16.sp12_h_l_23 <X> T_29_16.sp12_v_b_0


LogicTile_30_16

 (12 14)  (1576 270)  (1576 270)  routing T_30_16.sp4_h_r_8 <X> T_30_16.sp4_h_l_46
 (13 15)  (1577 271)  (1577 271)  routing T_30_16.sp4_h_r_8 <X> T_30_16.sp4_h_l_46


IO_Tile_33_16

 (2 1)  (1728 257)  (1728 257)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0


LogicTile_11_15

 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_r_0


LogicTile_12_15

 (15 0)  (615 240)  (615 240)  routing T_12_15.bot_op_1 <X> T_12_15.lc_trk_g0_1
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.bot_op_3 <X> T_12_15.lc_trk_g0_3
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 240)  (635 240)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.input_2_0
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (40 0)  (640 240)  (640 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.bot_op_2 <X> T_12_15.lc_trk_g0_2
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (604 242)  (604 242)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_37
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 242)  (623 242)  routing T_12_15.sp4_h_r_7 <X> T_12_15.lc_trk_g0_7
 (24 2)  (624 242)  (624 242)  routing T_12_15.sp4_h_r_7 <X> T_12_15.lc_trk_g0_7
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 242)  (630 242)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 242)  (640 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (5 3)  (605 243)  (605 243)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_37
 (15 3)  (615 243)  (615 243)  routing T_12_15.bot_op_4 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (621 243)  (621 243)  routing T_12_15.sp4_h_r_7 <X> T_12_15.lc_trk_g0_7
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (624 243)  (624 243)  routing T_12_15.bot_op_6 <X> T_12_15.lc_trk_g0_6
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (15 4)  (615 244)  (615 244)  routing T_12_15.sp4_h_r_9 <X> T_12_15.lc_trk_g1_1
 (16 4)  (616 244)  (616 244)  routing T_12_15.sp4_h_r_9 <X> T_12_15.lc_trk_g1_1
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.sp4_h_r_9 <X> T_12_15.lc_trk_g1_1
 (26 4)  (626 244)  (626 244)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (40 4)  (640 244)  (640 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (50 4)  (650 244)  (650 244)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (653 244)  (653 244)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (615 245)  (615 245)  routing T_12_15.bot_op_0 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 245)  (627 245)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (15 6)  (615 246)  (615 246)  routing T_12_15.bot_op_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 246)  (624 246)  routing T_12_15.bot_op_7 <X> T_12_15.lc_trk_g1_7
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 247)  (623 247)  routing T_12_15.sp12_h_r_14 <X> T_12_15.lc_trk_g1_6
 (14 8)  (614 248)  (614 248)  routing T_12_15.sp4_h_l_21 <X> T_12_15.lc_trk_g2_0
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (15 9)  (615 249)  (615 249)  routing T_12_15.sp4_h_l_21 <X> T_12_15.lc_trk_g2_0
 (16 9)  (616 249)  (616 249)  routing T_12_15.sp4_h_l_21 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (634 249)  (634 249)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.input_2_4
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (4 10)  (604 250)  (604 250)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_43
 (6 10)  (606 250)  (606 250)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_43
 (5 11)  (605 251)  (605 251)  routing T_12_15.sp4_h_r_0 <X> T_12_15.sp4_v_t_43
 (14 12)  (614 252)  (614 252)  routing T_12_15.wire_logic_cluster/lc_0/out <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_15

 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 240)  (672 240)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g0_1
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (46 2)  (700 242)  (700 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (707 242)  (707 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (16 3)  (670 243)  (670 243)  routing T_13_15.sp12_h_r_12 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (6 4)  (660 244)  (660 244)  routing T_13_15.sp4_h_r_10 <X> T_13_15.sp4_v_b_3
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (675 244)  (675 244)  routing T_13_15.sp4_h_r_19 <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 244)  (677 244)  routing T_13_15.sp4_h_r_19 <X> T_13_15.lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.sp4_h_r_19 <X> T_13_15.lc_trk_g1_3
 (21 5)  (675 245)  (675 245)  routing T_13_15.sp4_h_r_19 <X> T_13_15.lc_trk_g1_3
 (14 6)  (668 246)  (668 246)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (14 7)  (668 247)  (668 247)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (15 7)  (669 247)  (669 247)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (14 10)  (668 250)  (668 250)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g2_4
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_v_b_36 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (40 12)  (694 252)  (694 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (15 13)  (669 253)  (669 253)  routing T_13_15.tnr_op_0 <X> T_13_15.lc_trk_g3_0
 (17 13)  (671 253)  (671 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (688 253)  (688 253)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.input_2_6
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 254)  (679 254)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g3_6
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_15

 (15 0)  (723 240)  (723 240)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (8 1)  (716 241)  (716 241)  routing T_14_15.sp4_h_r_1 <X> T_14_15.sp4_v_b_1
 (18 1)  (726 241)  (726 241)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g0_1
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 242)  (733 242)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g0_6
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 242)  (741 242)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g0_6
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (741 243)  (741 243)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.input_2_1
 (35 3)  (743 243)  (743 243)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.input_2_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (5 4)  (713 244)  (713 244)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_3
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (50 4)  (758 244)  (758 244)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (712 245)  (712 245)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_3
 (6 5)  (714 245)  (714 245)  routing T_14_15.sp4_v_b_9 <X> T_14_15.sp4_h_r_3
 (14 5)  (722 245)  (722 245)  routing T_14_15.sp12_h_r_16 <X> T_14_15.lc_trk_g1_0
 (16 5)  (724 245)  (724 245)  routing T_14_15.sp12_h_r_16 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (15 6)  (723 246)  (723 246)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g1_5
 (16 6)  (724 246)  (724 246)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 246)  (733 246)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g1_6
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 246)  (739 246)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (42 6)  (750 246)  (750 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (50 6)  (758 246)  (758 246)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (726 247)  (726 247)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g1_5
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 247)  (731 247)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g1_6
 (26 7)  (734 247)  (734 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (52 7)  (760 247)  (760 247)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (21 8)  (729 248)  (729 248)  routing T_14_15.rgt_op_3 <X> T_14_15.lc_trk_g2_3
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.rgt_op_3 <X> T_14_15.lc_trk_g2_3
 (25 8)  (733 248)  (733 248)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (50 8)  (758 248)  (758 248)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (760 248)  (760 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 249)  (731 249)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.sp4_h_r_34 <X> T_14_15.lc_trk_g2_2
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (12 10)  (720 250)  (720 250)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_h_l_45
 (16 10)  (724 250)  (724 250)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g2_5
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (40 10)  (748 250)  (748 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (42 10)  (750 250)  (750 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (13 11)  (721 251)  (721 251)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_h_l_45
 (15 11)  (723 251)  (723 251)  routing T_14_15.tnr_op_4 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (726 251)  (726 251)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g2_5
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (42 11)  (750 251)  (750 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (25 12)  (733 252)  (733 252)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g3_2
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (51 12)  (759 252)  (759 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (10 13)  (718 253)  (718 253)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_b_10
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g3_2
 (26 13)  (734 253)  (734 253)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 253)  (735 253)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (40 13)  (748 253)  (748 253)  LC_6 Logic Functioning bit
 (42 13)  (750 253)  (750 253)  LC_6 Logic Functioning bit
 (44 13)  (752 253)  (752 253)  LC_6 Logic Functioning bit
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 254)  (723 254)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.rgt_op_5 <X> T_14_15.lc_trk_g3_5
 (21 14)  (729 254)  (729 254)  routing T_14_15.rgt_op_7 <X> T_14_15.lc_trk_g3_7
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 254)  (732 254)  routing T_14_15.rgt_op_7 <X> T_14_15.lc_trk_g3_7
 (25 14)  (733 254)  (733 254)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g3_6
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (41 14)  (749 254)  (749 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (51 14)  (759 254)  (759 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (735 255)  (735 255)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (40 15)  (748 255)  (748 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit
 (44 15)  (752 255)  (752 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (3 0)  (765 240)  (765 240)  routing T_15_15.sp12_h_r_0 <X> T_15_15.sp12_v_b_0
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.bot_op_3 <X> T_15_15.lc_trk_g0_3
 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 240)  (802 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (46 0)  (808 240)  (808 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (765 241)  (765 241)  routing T_15_15.sp12_h_r_0 <X> T_15_15.sp12_v_b_0
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 241)  (795 241)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.input_2_0
 (40 1)  (802 241)  (802 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (53 1)  (815 241)  (815 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 242)  (776 242)  routing T_15_15.bnr_op_4 <X> T_15_15.lc_trk_g0_4
 (15 2)  (777 242)  (777 242)  routing T_15_15.sp4_v_b_21 <X> T_15_15.lc_trk_g0_5
 (16 2)  (778 242)  (778 242)  routing T_15_15.sp4_v_b_21 <X> T_15_15.lc_trk_g0_5
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (14 3)  (776 243)  (776 243)  routing T_15_15.bnr_op_4 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (47 3)  (809 243)  (809 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (810 243)  (810 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (771 244)  (771 244)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_h_r_4
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (790 244)  (790 244)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (40 4)  (802 244)  (802 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (48 4)  (810 244)  (810 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (25 6)  (787 246)  (787 246)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g1_6
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (15 7)  (777 247)  (777 247)  routing T_15_15.bot_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (14 8)  (776 248)  (776 248)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g2_0
 (15 8)  (777 248)  (777 248)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (16 8)  (778 248)  (778 248)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (25 8)  (787 248)  (787 248)  routing T_15_15.bnl_op_2 <X> T_15_15.lc_trk_g2_2
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 248)  (797 248)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.input_2_4
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (780 249)  (780 249)  routing T_15_15.sp4_h_r_41 <X> T_15_15.lc_trk_g2_1
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 249)  (787 249)  routing T_15_15.bnl_op_2 <X> T_15_15.lc_trk_g2_2
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 249)  (794 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (15 10)  (777 250)  (777 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (21 10)  (783 250)  (783 250)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g2_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g2_6
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (50 10)  (812 250)  (812 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 251)  (788 251)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 251)  (789 251)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (11 12)  (773 252)  (773 252)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_v_b_11
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (51 12)  (813 252)  (813 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (774 253)  (774 253)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_v_b_11
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (786 253)  (786 253)  routing T_15_15.tnr_op_2 <X> T_15_15.lc_trk_g3_2
 (28 13)  (790 253)  (790 253)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 253)  (802 253)  LC_6 Logic Functioning bit
 (41 13)  (803 253)  (803 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (47 13)  (809 253)  (809 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (810 253)  (810 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.tnr_op_7 <X> T_15_15.lc_trk_g3_7
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (43 14)  (805 254)  (805 254)  LC_7 Logic Functioning bit
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit
 (41 15)  (803 255)  (803 255)  LC_7 Logic Functioning bit
 (43 15)  (805 255)  (805 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (14 0)  (830 240)  (830 240)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (21 0)  (837 240)  (837 240)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g0_3
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g0_3
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (3 1)  (819 241)  (819 241)  routing T_16_15.sp12_h_l_23 <X> T_16_15.sp12_v_b_0
 (8 1)  (824 241)  (824 241)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_1
 (9 1)  (825 241)  (825 241)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_1
 (10 1)  (826 241)  (826 241)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_1
 (15 1)  (831 241)  (831 241)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (41 1)  (857 241)  (857 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 242)  (821 242)  routing T_16_15.sp4_h_r_9 <X> T_16_15.sp4_h_l_37
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (42 2)  (858 242)  (858 242)  LC_1 Logic Functioning bit
 (43 2)  (859 242)  (859 242)  LC_1 Logic Functioning bit
 (50 2)  (866 242)  (866 242)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (820 243)  (820 243)  routing T_16_15.sp4_h_r_9 <X> T_16_15.sp4_h_l_37
 (15 3)  (831 243)  (831 243)  routing T_16_15.bot_op_4 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.bot_op_6 <X> T_16_15.lc_trk_g0_6
 (27 3)  (843 243)  (843 243)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (38 3)  (854 243)  (854 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (14 4)  (830 244)  (830 244)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g1_0
 (15 4)  (831 244)  (831 244)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (831 245)  (831 245)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (834 245)  (834 245)  routing T_16_15.top_op_1 <X> T_16_15.lc_trk_g1_1
 (8 6)  (824 246)  (824 246)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_h_l_41
 (9 6)  (825 246)  (825 246)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_h_l_41
 (10 6)  (826 246)  (826 246)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_h_l_41
 (15 6)  (831 246)  (831 246)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g1_5
 (21 6)  (837 246)  (837 246)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 246)  (841 246)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g1_6
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (40 6)  (856 246)  (856 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (53 6)  (869 246)  (869 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g1_6
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (47 7)  (863 247)  (863 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (1 8)  (817 248)  (817 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (21 8)  (837 248)  (837 248)  routing T_16_15.sp4_v_t_22 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 248)  (839 248)  routing T_16_15.sp4_v_t_22 <X> T_16_15.lc_trk_g2_3
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (50 8)  (866 248)  (866 248)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (817 249)  (817 249)  routing T_16_15.glb_netwk_4 <X> T_16_15.glb2local_1
 (21 9)  (837 249)  (837 249)  routing T_16_15.sp4_v_t_22 <X> T_16_15.lc_trk_g2_3
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (5 10)  (821 250)  (821 250)  routing T_16_15.sp4_v_b_6 <X> T_16_15.sp4_h_l_43
 (25 10)  (841 250)  (841 250)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g2_6
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (39 11)  (855 251)  (855 251)  LC_5 Logic Functioning bit
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 252)  (846 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (5 13)  (821 253)  (821 253)  routing T_16_15.sp4_h_r_9 <X> T_16_15.sp4_v_b_9
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 254)  (824 254)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_h_l_47
 (9 14)  (825 254)  (825 254)  routing T_16_15.sp4_v_t_47 <X> T_16_15.sp4_h_l_47
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_7
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (41 14)  (857 254)  (857 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (48 14)  (864 254)  (864 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (867 254)  (867 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (869 254)  (869 254)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (830 255)  (830 255)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g3_4
 (15 15)  (831 255)  (831 255)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_7
 (34 15)  (850 255)  (850 255)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.input_2_7
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit
 (39 15)  (855 255)  (855 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (900 244)  (900 244)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 244)  (901 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (41 4)  (915 244)  (915 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (46 4)  (920 244)  (920 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (879 245)  (879 245)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_v_b_3
 (8 5)  (882 245)  (882 245)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_4
 (10 5)  (884 245)  (884 245)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_4
 (28 5)  (902 245)  (902 245)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 245)  (904 245)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (907 245)  (907 245)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.input_2_2
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (41 5)  (915 245)  (915 245)  LC_2 Logic Functioning bit
 (43 5)  (917 245)  (917 245)  LC_2 Logic Functioning bit
 (47 5)  (921 245)  (921 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (922 245)  (922 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 6)  (899 246)  (899 246)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g1_6
 (22 7)  (896 247)  (896 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (6 8)  (880 248)  (880 248)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_6
 (14 8)  (888 248)  (888 248)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g2_0
 (27 8)  (901 248)  (901 248)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 248)  (904 248)  routing T_17_15.lc_trk_g3_4 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (41 8)  (915 248)  (915 248)  LC_4 Logic Functioning bit
 (43 8)  (917 248)  (917 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (52 8)  (926 248)  (926 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (888 249)  (888 249)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g2_0
 (15 9)  (889 249)  (889 249)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g2_0
 (16 9)  (890 249)  (890 249)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 249)  (906 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (907 249)  (907 249)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.input_2_4
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (41 9)  (915 249)  (915 249)  LC_4 Logic Functioning bit
 (43 9)  (917 249)  (917 249)  LC_4 Logic Functioning bit
 (15 10)  (889 250)  (889 250)  routing T_17_15.tnl_op_5 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (899 250)  (899 250)  routing T_17_15.sp4_h_r_38 <X> T_17_15.lc_trk_g2_6
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 250)  (907 250)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (41 10)  (915 250)  (915 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (14 11)  (888 251)  (888 251)  routing T_17_15.sp4_h_l_17 <X> T_17_15.lc_trk_g2_4
 (15 11)  (889 251)  (889 251)  routing T_17_15.sp4_h_l_17 <X> T_17_15.lc_trk_g2_4
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_h_l_17 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (892 251)  (892 251)  routing T_17_15.tnl_op_5 <X> T_17_15.lc_trk_g2_5
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 251)  (897 251)  routing T_17_15.sp4_h_r_38 <X> T_17_15.lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.sp4_h_r_38 <X> T_17_15.lc_trk_g2_6
 (41 11)  (915 251)  (915 251)  LC_5 Logic Functioning bit
 (43 11)  (917 251)  (917 251)  LC_5 Logic Functioning bit
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (899 252)  (899 252)  routing T_17_15.wire_logic_cluster/lc_2/out <X> T_17_15.lc_trk_g3_2
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 252)  (905 252)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (47 12)  (921 252)  (921 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (924 252)  (924 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (925 252)  (925 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (892 253)  (892 253)  routing T_17_15.sp4_r_v_b_41 <X> T_17_15.lc_trk_g3_1
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 253)  (902 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (44 13)  (918 253)  (918 253)  LC_6 Logic Functioning bit
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 254)  (888 254)  routing T_17_15.wire_logic_cluster/lc_4/out <X> T_17_15.lc_trk_g3_4
 (17 15)  (891 255)  (891 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_18_15

 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (19 4)  (947 244)  (947 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 13)  (947 253)  (947 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (10 15)  (938 255)  (938 255)  routing T_18_15.sp4_h_l_40 <X> T_18_15.sp4_v_t_47
 (19 15)  (947 255)  (947 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_15

 (6 0)  (988 240)  (988 240)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_0


LogicTile_20_15

 (3 0)  (1039 240)  (1039 240)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_b_0
 (3 1)  (1039 241)  (1039 241)  routing T_20_15.sp12_h_r_0 <X> T_20_15.sp12_v_b_0
 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_28_15

 (3 2)  (1459 242)  (1459 242)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23
 (3 3)  (1459 243)  (1459 243)  routing T_28_15.sp12_h_r_0 <X> T_28_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 242)  (1743 242)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_11_14

 (3 0)  (549 224)  (549 224)  routing T_11_14.sp12_h_r_0 <X> T_11_14.sp12_v_b_0
 (3 1)  (549 225)  (549 225)  routing T_11_14.sp12_h_r_0 <X> T_11_14.sp12_v_b_0


LogicTile_12_14

 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (40 1)  (640 225)  (640 225)  LC_0 Logic Functioning bit
 (41 1)  (641 225)  (641 225)  LC_0 Logic Functioning bit
 (42 1)  (642 225)  (642 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (45 1)  (645 225)  (645 225)  LC_0 Logic Functioning bit
 (50 1)  (650 225)  (650 225)  Carry_In_Mux bit 

 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_3 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_3 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (45 3)  (645 227)  (645 227)  LC_1 Logic Functioning bit
 (21 4)  (621 228)  (621 228)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 228)  (625 228)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g1_2
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (45 5)  (645 229)  (645 229)  LC_2 Logic Functioning bit
 (15 6)  (615 230)  (615 230)  routing T_12_14.sp4_h_r_13 <X> T_12_14.lc_trk_g1_5
 (16 6)  (616 230)  (616 230)  routing T_12_14.sp4_h_r_13 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.sp4_h_r_13 <X> T_12_14.lc_trk_g1_5
 (21 6)  (621 230)  (621 230)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g1_7
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (44 6)  (644 230)  (644 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (45 7)  (645 231)  (645 231)  LC_3 Logic Functioning bit
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (44 8)  (644 232)  (644 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (40 9)  (640 233)  (640 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (45 9)  (645 233)  (645 233)  LC_4 Logic Functioning bit
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (44 10)  (644 234)  (644 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (45 11)  (645 235)  (645 235)  LC_5 Logic Functioning bit
 (14 12)  (614 236)  (614 236)  routing T_12_14.wire_logic_cluster/lc_0/out <X> T_12_14.lc_trk_g3_0
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (44 12)  (644 236)  (644 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 237)  (640 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (45 13)  (645 237)  (645 237)  LC_6 Logic Functioning bit
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g3_5
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (0 15)  (600 239)  (600 239)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 239)  (601 239)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 239)  (630 239)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 239)  (637 239)  LC_7 Logic Functioning bit
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit
 (45 15)  (645 239)  (645 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (15 0)  (669 224)  (669 224)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (672 225)  (672 225)  routing T_13_14.top_op_1 <X> T_13_14.lc_trk_g0_1
 (25 2)  (679 226)  (679 226)  routing T_13_14.sp4_v_t_3 <X> T_13_14.lc_trk_g0_6
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 226)  (689 226)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_1
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (40 2)  (694 226)  (694 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (8 3)  (662 227)  (662 227)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_36
 (9 3)  (663 227)  (663 227)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_36
 (10 3)  (664 227)  (664 227)  routing T_13_14.sp4_h_r_7 <X> T_13_14.sp4_v_t_36
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 227)  (677 227)  routing T_13_14.sp4_v_t_3 <X> T_13_14.lc_trk_g0_6
 (25 3)  (679 227)  (679 227)  routing T_13_14.sp4_v_t_3 <X> T_13_14.lc_trk_g0_6
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 227)  (687 227)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_1
 (34 3)  (688 227)  (688 227)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 228)  (677 228)  routing T_13_14.sp4_h_r_3 <X> T_13_14.lc_trk_g1_3
 (24 4)  (678 228)  (678 228)  routing T_13_14.sp4_h_r_3 <X> T_13_14.lc_trk_g1_3
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (46 4)  (700 228)  (700 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (675 229)  (675 229)  routing T_13_14.sp4_h_r_3 <X> T_13_14.lc_trk_g1_3
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (15 8)  (669 232)  (669 232)  routing T_13_14.sp4_h_r_33 <X> T_13_14.lc_trk_g2_1
 (16 8)  (670 232)  (670 232)  routing T_13_14.sp4_h_r_33 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 232)  (672 232)  routing T_13_14.sp4_h_r_33 <X> T_13_14.lc_trk_g2_1
 (9 9)  (663 233)  (663 233)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_7
 (10 9)  (664 233)  (664 233)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_7
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (51 10)  (705 234)  (705 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 235)  (677 235)  routing T_13_14.sp4_h_r_30 <X> T_13_14.lc_trk_g2_6
 (24 11)  (678 235)  (678 235)  routing T_13_14.sp4_h_r_30 <X> T_13_14.lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.sp4_h_r_30 <X> T_13_14.lc_trk_g2_6
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (16 12)  (670 236)  (670 236)  routing T_13_14.sp4_v_b_33 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.sp4_v_b_33 <X> T_13_14.lc_trk_g3_1
 (18 13)  (672 237)  (672 237)  routing T_13_14.sp4_v_b_33 <X> T_13_14.lc_trk_g3_1
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (14 15)  (668 239)  (668 239)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g3_4
 (15 15)  (669 239)  (669 239)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (672 239)  (672 239)  routing T_13_14.sp4_r_v_b_45 <X> T_13_14.lc_trk_g3_5
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_v_b_46 <X> T_13_14.lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.sp4_v_b_46 <X> T_13_14.lc_trk_g3_6


LogicTile_14_14

 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (14 1)  (722 225)  (722 225)  routing T_14_14.sp4_h_r_0 <X> T_14_14.lc_trk_g0_0
 (15 1)  (723 225)  (723 225)  routing T_14_14.sp4_h_r_0 <X> T_14_14.lc_trk_g0_0
 (16 1)  (724 225)  (724 225)  routing T_14_14.sp4_h_r_0 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (48 1)  (756 225)  (756 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (760 225)  (760 225)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 226)  (712 226)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_37
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (5 3)  (713 227)  (713 227)  routing T_14_14.sp4_h_r_0 <X> T_14_14.sp4_v_t_37
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (47 4)  (755 228)  (755 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (708 229)  (708 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 231)  (731 231)  routing T_14_14.sp4_h_r_6 <X> T_14_14.lc_trk_g1_6
 (24 7)  (732 231)  (732 231)  routing T_14_14.sp4_h_r_6 <X> T_14_14.lc_trk_g1_6
 (25 7)  (733 231)  (733 231)  routing T_14_14.sp4_h_r_6 <X> T_14_14.lc_trk_g1_6
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (51 7)  (759 231)  (759 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (19 8)  (727 232)  (727 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (730 232)  (730 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 232)  (732 232)  routing T_14_14.tnr_op_3 <X> T_14_14.lc_trk_g2_3
 (15 9)  (723 233)  (723 233)  routing T_14_14.tnr_op_0 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.tnr_op_2 <X> T_14_14.lc_trk_g2_2
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 236)  (731 236)  routing T_14_14.sp12_v_b_11 <X> T_14_14.lc_trk_g3_3
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (15 13)  (723 237)  (723 237)  routing T_14_14.tnr_op_0 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (28 13)  (736 237)  (736 237)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (51 13)  (759 237)  (759 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (723 238)  (723 238)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (18 15)  (726 239)  (726 239)  routing T_14_14.sp4_h_l_16 <X> T_14_14.lc_trk_g3_5
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.tnr_op_6 <X> T_14_14.lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit
 (53 15)  (761 239)  (761 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_14

 (14 0)  (776 224)  (776 224)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g0_0
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (39 0)  (801 224)  (801 224)  LC_0 Logic Functioning bit
 (42 0)  (804 224)  (804 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (45 0)  (807 224)  (807 224)  LC_0 Logic Functioning bit
 (47 0)  (809 224)  (809 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (814 224)  (814 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (44 1)  (806 225)  (806 225)  LC_0 Logic Functioning bit
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 226)  (802 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (53 2)  (815 226)  (815 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (766 227)  (766 227)  routing T_15_14.sp4_v_b_7 <X> T_15_14.sp4_h_l_37
 (26 3)  (788 227)  (788 227)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 227)  (790 227)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (53 3)  (815 227)  (815 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (40 4)  (802 228)  (802 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (27 5)  (789 229)  (789 229)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (795 229)  (795 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_2
 (34 5)  (796 229)  (796 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_2
 (35 5)  (797 229)  (797 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (50 6)  (812 230)  (812 230)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g2_1
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (785 232)  (785 232)  routing T_15_14.sp12_v_b_19 <X> T_15_14.lc_trk_g2_3
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (21 9)  (783 233)  (783 233)  routing T_15_14.sp12_v_b_19 <X> T_15_14.lc_trk_g2_3
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (795 233)  (795 233)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_4
 (34 9)  (796 233)  (796 233)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_4
 (35 9)  (797 233)  (797 233)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_4
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (5 10)  (767 234)  (767 234)  routing T_15_14.sp4_v_t_37 <X> T_15_14.sp4_h_l_43
 (15 10)  (777 234)  (777 234)  routing T_15_14.tnr_op_5 <X> T_15_14.lc_trk_g2_5
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (4 11)  (766 235)  (766 235)  routing T_15_14.sp4_v_t_37 <X> T_15_14.sp4_h_l_43
 (6 11)  (768 235)  (768 235)  routing T_15_14.sp4_v_t_37 <X> T_15_14.sp4_h_l_43
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.tnr_op_3 <X> T_15_14.lc_trk_g3_3
 (15 13)  (777 237)  (777 237)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g3_0
 (16 13)  (778 237)  (778 237)  routing T_15_14.sp4_v_t_29 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (767 238)  (767 238)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_h_l_44
 (15 14)  (777 238)  (777 238)  routing T_15_14.tnl_op_5 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (785 238)  (785 238)  routing T_15_14.sp4_h_r_31 <X> T_15_14.lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.sp4_h_r_31 <X> T_15_14.lc_trk_g3_7
 (6 15)  (768 239)  (768 239)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_h_l_44
 (18 15)  (780 239)  (780 239)  routing T_15_14.tnl_op_5 <X> T_15_14.lc_trk_g3_5
 (21 15)  (783 239)  (783 239)  routing T_15_14.sp4_h_r_31 <X> T_15_14.lc_trk_g3_7


LogicTile_16_14

 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (42 0)  (858 224)  (858 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (14 1)  (830 225)  (830 225)  routing T_16_14.sp12_h_r_16 <X> T_16_14.lc_trk_g0_0
 (16 1)  (832 225)  (832 225)  routing T_16_14.sp12_h_r_16 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (834 225)  (834 225)  routing T_16_14.sp4_r_v_b_34 <X> T_16_14.lc_trk_g0_1
 (26 1)  (842 225)  (842 225)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 225)  (846 225)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 225)  (849 225)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.input_2_0
 (36 1)  (852 225)  (852 225)  LC_0 Logic Functioning bit
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (41 1)  (857 225)  (857 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (43 1)  (859 225)  (859 225)  LC_0 Logic Functioning bit
 (48 1)  (864 225)  (864 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 226)  (830 226)  routing T_16_14.sp4_v_t_1 <X> T_16_14.lc_trk_g0_4
 (27 2)  (843 226)  (843 226)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 226)  (846 226)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (40 2)  (856 226)  (856 226)  LC_1 Logic Functioning bit
 (42 2)  (858 226)  (858 226)  LC_1 Logic Functioning bit
 (14 3)  (830 227)  (830 227)  routing T_16_14.sp4_v_t_1 <X> T_16_14.lc_trk_g0_4
 (16 3)  (832 227)  (832 227)  routing T_16_14.sp4_v_t_1 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (41 3)  (857 227)  (857 227)  LC_1 Logic Functioning bit
 (43 3)  (859 227)  (859 227)  LC_1 Logic Functioning bit
 (21 4)  (837 228)  (837 228)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g1_3
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 228)  (840 228)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g1_3
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (50 4)  (866 228)  (866 228)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (12 6)  (828 230)  (828 230)  routing T_16_14.sp4_v_t_46 <X> T_16_14.sp4_h_l_40
 (14 6)  (830 230)  (830 230)  routing T_16_14.wire_logic_cluster/lc_4/out <X> T_16_14.lc_trk_g1_4
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 230)  (840 230)  routing T_16_14.top_op_7 <X> T_16_14.lc_trk_g1_7
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (11 7)  (827 231)  (827 231)  routing T_16_14.sp4_v_t_46 <X> T_16_14.sp4_h_l_40
 (13 7)  (829 231)  (829 231)  routing T_16_14.sp4_v_t_46 <X> T_16_14.sp4_h_l_40
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (837 231)  (837 231)  routing T_16_14.top_op_7 <X> T_16_14.lc_trk_g1_7
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 231)  (848 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 231)  (849 231)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.input_2_3
 (34 7)  (850 231)  (850 231)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.input_2_3
 (51 7)  (867 231)  (867 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (820 232)  (820 232)  routing T_16_14.sp4_v_t_47 <X> T_16_14.sp4_v_b_6
 (6 8)  (822 232)  (822 232)  routing T_16_14.sp4_v_t_47 <X> T_16_14.sp4_v_b_6
 (15 8)  (831 232)  (831 232)  routing T_16_14.tnl_op_1 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 232)  (840 232)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g2_3
 (28 8)  (844 232)  (844 232)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (39 8)  (855 232)  (855 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (45 8)  (861 232)  (861 232)  LC_4 Logic Functioning bit
 (46 8)  (862 232)  (862 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (867 232)  (867 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (830 233)  (830 233)  routing T_16_14.tnl_op_0 <X> T_16_14.lc_trk_g2_0
 (15 9)  (831 233)  (831 233)  routing T_16_14.tnl_op_0 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (834 233)  (834 233)  routing T_16_14.tnl_op_1 <X> T_16_14.lc_trk_g2_1
 (21 9)  (837 233)  (837 233)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g2_3
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 233)  (846 233)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 233)  (848 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 233)  (850 233)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.input_2_4
 (35 9)  (851 233)  (851 233)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.input_2_4
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (39 9)  (855 233)  (855 233)  LC_4 Logic Functioning bit
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 235)  (840 235)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g2_6
 (25 11)  (841 235)  (841 235)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g2_6
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g3_1
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 236)  (846 236)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (14 13)  (830 237)  (830 237)  routing T_16_14.tnl_op_0 <X> T_16_14.lc_trk_g3_0
 (15 13)  (831 237)  (831 237)  routing T_16_14.tnl_op_0 <X> T_16_14.lc_trk_g3_0
 (17 13)  (833 237)  (833 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (834 237)  (834 237)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g3_1
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 237)  (840 237)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g3_2
 (25 13)  (841 237)  (841 237)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g3_2
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 237)  (852 237)  LC_6 Logic Functioning bit
 (38 13)  (854 237)  (854 237)  LC_6 Logic Functioning bit
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (844 238)  (844 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (42 14)  (858 238)  (858 238)  LC_7 Logic Functioning bit
 (46 14)  (862 238)  (862 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (5 15)  (821 239)  (821 239)  routing T_16_14.sp4_h_l_44 <X> T_16_14.sp4_v_t_44
 (18 15)  (834 239)  (834 239)  routing T_16_14.sp4_r_v_b_45 <X> T_16_14.lc_trk_g3_5
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (840 239)  (840 239)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.tnl_op_6 <X> T_16_14.lc_trk_g3_6
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 239)  (846 239)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 239)  (848 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 239)  (849 239)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.input_2_7
 (34 15)  (850 239)  (850 239)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.input_2_7
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit
 (40 15)  (856 239)  (856 239)  LC_7 Logic Functioning bit
 (43 15)  (859 239)  (859 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (5 6)  (879 230)  (879 230)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_38
 (4 7)  (878 231)  (878 231)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_38
 (6 7)  (880 231)  (880 231)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_38
 (1 8)  (875 232)  (875 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (875 233)  (875 233)  routing T_17_14.glb_netwk_4 <X> T_17_14.glb2local_1
 (9 9)  (883 233)  (883 233)  routing T_17_14.sp4_v_t_46 <X> T_17_14.sp4_v_b_7
 (10 9)  (884 233)  (884 233)  routing T_17_14.sp4_v_t_46 <X> T_17_14.sp4_v_b_7
 (8 10)  (882 234)  (882 234)  routing T_17_14.sp4_v_t_42 <X> T_17_14.sp4_h_l_42
 (9 10)  (883 234)  (883 234)  routing T_17_14.sp4_v_t_42 <X> T_17_14.sp4_h_l_42
 (13 14)  (887 238)  (887 238)  routing T_17_14.sp4_v_b_11 <X> T_17_14.sp4_v_t_46
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 238)  (892 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 238)  (904 238)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (51 14)  (925 238)  (925 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (927 238)  (927 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (892 239)  (892 239)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (21 15)  (895 239)  (895 239)  routing T_17_14.sp4_r_v_b_47 <X> T_17_14.lc_trk_g3_7
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (41 15)  (915 239)  (915 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit
 (43 15)  (917 239)  (917 239)  LC_7 Logic Functioning bit
 (51 15)  (925 239)  (925 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_14

 (17 2)  (999 226)  (999 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (1 8)  (983 232)  (983 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (983 233)  (983 233)  routing T_19_14.glb_netwk_4 <X> T_19_14.glb2local_1
 (14 10)  (996 234)  (996 234)  routing T_19_14.rgt_op_4 <X> T_19_14.lc_trk_g2_4
 (15 11)  (997 235)  (997 235)  routing T_19_14.rgt_op_4 <X> T_19_14.lc_trk_g2_4
 (17 11)  (999 235)  (999 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (15 12)  (997 236)  (997 236)  routing T_19_14.rgt_op_1 <X> T_19_14.lc_trk_g3_1
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.rgt_op_1 <X> T_19_14.lc_trk_g3_1
 (26 14)  (1008 238)  (1008 238)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 238)  (1012 238)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 238)  (1015 238)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 238)  (1018 238)  LC_7 Logic Functioning bit
 (38 14)  (1020 238)  (1020 238)  LC_7 Logic Functioning bit
 (41 14)  (1023 238)  (1023 238)  LC_7 Logic Functioning bit
 (43 14)  (1025 238)  (1025 238)  LC_7 Logic Functioning bit
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (39 15)  (1021 239)  (1021 239)  LC_7 Logic Functioning bit
 (40 15)  (1022 239)  (1022 239)  LC_7 Logic Functioning bit
 (41 15)  (1023 239)  (1023 239)  LC_7 Logic Functioning bit
 (42 15)  (1024 239)  (1024 239)  LC_7 Logic Functioning bit
 (43 15)  (1025 239)  (1025 239)  LC_7 Logic Functioning bit
 (51 15)  (1033 239)  (1033 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 226)  (1062 226)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 226)  (1070 226)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (38 2)  (1074 226)  (1074 226)  LC_1 Logic Functioning bit
 (45 2)  (1081 226)  (1081 226)  LC_1 Logic Functioning bit
 (27 3)  (1063 227)  (1063 227)  routing T_20_14.lc_trk_g1_4 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 227)  (1067 227)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (39 3)  (1075 227)  (1075 227)  LC_1 Logic Functioning bit
 (44 3)  (1080 227)  (1080 227)  LC_1 Logic Functioning bit
 (14 6)  (1050 230)  (1050 230)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g1_4
 (14 7)  (1050 231)  (1050 231)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g1_4
 (15 7)  (1051 231)  (1051 231)  routing T_20_14.sp12_h_l_3 <X> T_20_14.lc_trk_g1_4
 (17 7)  (1053 231)  (1053 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (17 8)  (1053 232)  (1053 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 232)  (1054 232)  routing T_20_14.wire_logic_cluster/lc_1/out <X> T_20_14.lc_trk_g2_1
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (39 8)  (1075 232)  (1075 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (39 9)  (1075 233)  (1075 233)  LC_4 Logic Functioning bit
 (44 9)  (1080 233)  (1080 233)  LC_4 Logic Functioning bit
 (21 12)  (1057 236)  (1057 236)  routing T_20_14.sp12_v_t_0 <X> T_20_14.lc_trk_g3_3
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1060 236)  (1060 236)  routing T_20_14.sp12_v_t_0 <X> T_20_14.lc_trk_g3_3
 (21 13)  (1057 237)  (1057 237)  routing T_20_14.sp12_v_t_0 <X> T_20_14.lc_trk_g3_3
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_6_13

 (3 4)  (291 212)  (291 212)  routing T_6_13.sp12_v_t_23 <X> T_6_13.sp12_h_r_0


LogicTile_10_13

 (9 11)  (501 219)  (501 219)  routing T_10_13.sp4_v_b_7 <X> T_10_13.sp4_v_t_42


LogicTile_12_13

 (3 0)  (603 208)  (603 208)  routing T_12_13.sp12_v_t_23 <X> T_12_13.sp12_v_b_0
 (6 2)  (606 210)  (606 210)  routing T_12_13.sp4_v_b_9 <X> T_12_13.sp4_v_t_37
 (5 3)  (605 211)  (605 211)  routing T_12_13.sp4_v_b_9 <X> T_12_13.sp4_v_t_37


LogicTile_13_13

 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (37 0)  (691 208)  (691 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (39 0)  (693 208)  (693 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 209)  (690 209)  LC_0 Logic Functioning bit
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (38 1)  (692 209)  (692 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (53 1)  (707 209)  (707 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 212)  (675 212)  routing T_13_13.sp4_h_r_11 <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 212)  (677 212)  routing T_13_13.sp4_h_r_11 <X> T_13_13.lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.sp4_h_r_11 <X> T_13_13.lc_trk_g1_3
 (0 5)  (654 213)  (654 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (28 7)  (682 215)  (682 215)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (15 8)  (669 216)  (669 216)  routing T_13_13.sp4_h_r_33 <X> T_13_13.lc_trk_g2_1
 (16 8)  (670 216)  (670 216)  routing T_13_13.sp4_h_r_33 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (672 216)  (672 216)  routing T_13_13.sp4_h_r_33 <X> T_13_13.lc_trk_g2_1
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_4 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 222)  (679 222)  routing T_13_13.sp4_v_b_38 <X> T_13_13.lc_trk_g3_6
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 223)  (677 223)  routing T_13_13.sp4_v_b_38 <X> T_13_13.lc_trk_g3_6
 (25 15)  (679 223)  (679 223)  routing T_13_13.sp4_v_b_38 <X> T_13_13.lc_trk_g3_6


LogicTile_14_13

 (14 0)  (722 208)  (722 208)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g0_0
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 208)  (738 208)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 208)  (741 208)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (46 0)  (754 208)  (754 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (761 208)  (761 208)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (735 209)  (735 209)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 209)  (738 209)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 210)  (743 210)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_1
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (14 3)  (722 211)  (722 211)  routing T_14_13.sp4_r_v_b_28 <X> T_14_13.lc_trk_g0_4
 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (726 211)  (726 211)  routing T_14_13.sp4_r_v_b_29 <X> T_14_13.lc_trk_g0_5
 (21 3)  (729 211)  (729 211)  routing T_14_13.sp4_r_v_b_31 <X> T_14_13.lc_trk_g0_7
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 211)  (740 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 211)  (741 211)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_1
 (35 3)  (743 211)  (743 211)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_1
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (15 4)  (723 212)  (723 212)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (729 212)  (729 212)  routing T_14_13.bnr_op_3 <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g1_2
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (40 4)  (748 212)  (748 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (50 4)  (758 212)  (758 212)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (726 213)  (726 213)  routing T_14_13.top_op_1 <X> T_14_13.lc_trk_g1_1
 (21 5)  (729 213)  (729 213)  routing T_14_13.bnr_op_3 <X> T_14_13.lc_trk_g1_3
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 213)  (731 213)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g1_2
 (25 5)  (733 213)  (733 213)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g1_2
 (27 5)  (735 213)  (735 213)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 213)  (736 213)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 213)  (745 213)  LC_2 Logic Functioning bit
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (46 5)  (754 213)  (754 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (722 214)  (722 214)  routing T_14_13.sp12_h_l_3 <X> T_14_13.lc_trk_g1_4
 (21 6)  (729 214)  (729 214)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (722 215)  (722 215)  routing T_14_13.sp12_h_l_3 <X> T_14_13.lc_trk_g1_4
 (15 7)  (723 215)  (723 215)  routing T_14_13.sp12_h_l_3 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (2 8)  (710 216)  (710 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (723 216)  (723 216)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g2_1
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (733 216)  (733 216)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g2_2
 (18 9)  (726 217)  (726 217)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g2_1
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (731 217)  (731 217)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g2_2
 (21 10)  (729 218)  (729 218)  routing T_14_13.rgt_op_7 <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 218)  (732 218)  routing T_14_13.rgt_op_7 <X> T_14_13.lc_trk_g2_7
 (14 11)  (722 219)  (722 219)  routing T_14_13.sp4_r_v_b_36 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_v_t_12 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.sp4_v_t_12 <X> T_14_13.lc_trk_g3_1
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (40 12)  (748 220)  (748 220)  LC_6 Logic Functioning bit
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 221)  (733 221)  routing T_14_13.sp4_r_v_b_42 <X> T_14_13.lc_trk_g3_2
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.input_2_6
 (35 13)  (743 221)  (743 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.input_2_6
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (40 14)  (748 222)  (748 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (47 14)  (755 222)  (755 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (758 222)  (758 222)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (759 222)  (759 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (722 223)  (722 223)  routing T_14_13.sp4_r_v_b_44 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit
 (51 15)  (759 223)  (759 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_13

 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 208)  (797 208)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_0
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (40 0)  (802 208)  (802 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (15 1)  (777 209)  (777 209)  routing T_15_13.bot_op_0 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.sp4_r_v_b_33 <X> T_15_13.lc_trk_g0_2
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (795 209)  (795 209)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_0
 (34 1)  (796 209)  (796 209)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_0
 (35 1)  (797 209)  (797 209)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_0
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (783 210)  (783 210)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g0_7
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 210)  (786 210)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g0_7
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (42 2)  (804 210)  (804 210)  LC_1 Logic Functioning bit
 (18 3)  (780 211)  (780 211)  routing T_15_13.sp4_r_v_b_29 <X> T_15_13.lc_trk_g0_5
 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 211)  (796 211)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.input_2_1
 (48 3)  (810 211)  (810 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (776 212)  (776 212)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g1_0
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (40 4)  (802 212)  (802 212)  LC_2 Logic Functioning bit
 (50 4)  (812 212)  (812 212)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (777 213)  (777 213)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 213)  (790 213)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (21 6)  (783 214)  (783 214)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 214)  (786 214)  routing T_15_13.lft_op_7 <X> T_15_13.lc_trk_g1_7
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.bot_op_6 <X> T_15_13.lc_trk_g1_6
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (783 216)  (783 216)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g2_3
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g2_3
 (18 9)  (780 217)  (780 217)  routing T_15_13.sp4_r_v_b_33 <X> T_15_13.lc_trk_g2_1
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.tnr_op_2 <X> T_15_13.lc_trk_g2_2
 (21 10)  (783 218)  (783 218)  routing T_15_13.sp4_v_t_18 <X> T_15_13.lc_trk_g2_7
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 218)  (785 218)  routing T_15_13.sp4_v_t_18 <X> T_15_13.lc_trk_g2_7
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 220)  (790 220)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (40 12)  (802 220)  (802 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (42 12)  (804 220)  (804 220)  LC_6 Logic Functioning bit
 (14 13)  (776 221)  (776 221)  routing T_15_13.tnl_op_0 <X> T_15_13.lc_trk_g3_0
 (15 13)  (777 221)  (777 221)  routing T_15_13.tnl_op_0 <X> T_15_13.lc_trk_g3_0
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 221)  (790 221)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 221)  (797 221)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.input_2_6
 (36 13)  (798 221)  (798 221)  LC_6 Logic Functioning bit
 (40 13)  (802 221)  (802 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (5 14)  (767 222)  (767 222)  routing T_15_13.sp4_v_b_9 <X> T_15_13.sp4_h_l_44
 (21 14)  (783 222)  (783 222)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g3_7
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (787 222)  (787 222)  routing T_15_13.rgt_op_6 <X> T_15_13.lc_trk_g3_6
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 222)  (797 222)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.input_2_7
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 223)  (786 223)  routing T_15_13.rgt_op_6 <X> T_15_13.lc_trk_g3_6
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 223)  (793 223)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 223)  (795 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.input_2_7
 (35 15)  (797 223)  (797 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit
 (40 15)  (802 223)  (802 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit
 (48 15)  (810 223)  (810 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (813 223)  (813 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_13

 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (47 0)  (863 208)  (863 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (39 1)  (855 209)  (855 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (838 211)  (838 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 211)  (841 211)  routing T_16_13.sp4_r_v_b_30 <X> T_16_13.lc_trk_g0_6
 (0 4)  (816 212)  (816 212)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (847 212)  (847 212)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (48 4)  (864 212)  (864 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (36 5)  (852 213)  (852 213)  LC_2 Logic Functioning bit
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (38 5)  (854 213)  (854 213)  LC_2 Logic Functioning bit
 (39 5)  (855 213)  (855 213)  LC_2 Logic Functioning bit
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (14 7)  (830 215)  (830 215)  routing T_16_13.sp4_r_v_b_28 <X> T_16_13.lc_trk_g1_4
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (842 220)  (842 220)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (36 12)  (852 220)  (852 220)  LC_6 Logic Functioning bit
 (38 12)  (854 220)  (854 220)  LC_6 Logic Functioning bit
 (41 12)  (857 220)  (857 220)  LC_6 Logic Functioning bit
 (43 12)  (859 220)  (859 220)  LC_6 Logic Functioning bit
 (45 12)  (861 220)  (861 220)  LC_6 Logic Functioning bit
 (14 13)  (830 221)  (830 221)  routing T_16_13.sp12_v_b_16 <X> T_16_13.lc_trk_g3_0
 (16 13)  (832 221)  (832 221)  routing T_16_13.sp12_v_b_16 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (837 221)  (837 221)  routing T_16_13.sp4_r_v_b_43 <X> T_16_13.lc_trk_g3_3
 (26 13)  (842 221)  (842 221)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 221)  (845 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 221)  (853 221)  LC_6 Logic Functioning bit
 (39 13)  (855 221)  (855 221)  LC_6 Logic Functioning bit
 (40 13)  (856 221)  (856 221)  LC_6 Logic Functioning bit
 (42 13)  (858 221)  (858 221)  LC_6 Logic Functioning bit
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 222)  (833 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (834 223)  (834 223)  routing T_16_13.sp4_r_v_b_45 <X> T_16_13.lc_trk_g3_5


LogicTile_17_13

 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 209)  (897 209)  routing T_17_13.sp4_v_b_18 <X> T_17_13.lc_trk_g0_2
 (24 1)  (898 209)  (898 209)  routing T_17_13.sp4_v_b_18 <X> T_17_13.lc_trk_g0_2
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (13 4)  (887 212)  (887 212)  routing T_17_13.sp4_h_l_40 <X> T_17_13.sp4_v_b_5
 (21 4)  (895 212)  (895 212)  routing T_17_13.sp4_v_b_11 <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 212)  (897 212)  routing T_17_13.sp4_v_b_11 <X> T_17_13.lc_trk_g1_3
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (12 5)  (886 213)  (886 213)  routing T_17_13.sp4_h_l_40 <X> T_17_13.sp4_v_b_5
 (21 5)  (895 213)  (895 213)  routing T_17_13.sp4_v_b_11 <X> T_17_13.lc_trk_g1_3
 (16 6)  (890 214)  (890 214)  routing T_17_13.sp12_h_r_13 <X> T_17_13.lc_trk_g1_5
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (6 8)  (880 216)  (880 216)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_v_b_6
 (12 8)  (886 216)  (886 216)  routing T_17_13.sp4_h_l_40 <X> T_17_13.sp4_h_r_8
 (15 8)  (889 216)  (889 216)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g2_1
 (16 8)  (890 216)  (890 216)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (892 216)  (892 216)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g2_1
 (5 9)  (879 217)  (879 217)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_v_b_6
 (13 9)  (887 217)  (887 217)  routing T_17_13.sp4_h_l_40 <X> T_17_13.sp4_h_r_8
 (18 9)  (892 217)  (892 217)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g2_1
 (8 10)  (882 218)  (882 218)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_h_l_42
 (9 10)  (883 218)  (883 218)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_h_l_42
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 218)  (908 218)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (41 10)  (915 218)  (915 218)  LC_5 Logic Functioning bit
 (43 10)  (917 218)  (917 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (52 10)  (926 218)  (926 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (39 11)  (913 219)  (913 219)  LC_5 Logic Functioning bit
 (4 12)  (878 220)  (878 220)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_9
 (11 12)  (885 220)  (885 220)  routing T_17_13.sp4_h_l_40 <X> T_17_13.sp4_v_b_11
 (13 12)  (887 220)  (887 220)  routing T_17_13.sp4_h_l_40 <X> T_17_13.sp4_v_b_11
 (5 13)  (879 221)  (879 221)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_9
 (12 13)  (886 221)  (886 221)  routing T_17_13.sp4_h_l_40 <X> T_17_13.sp4_v_b_11
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (886 222)  (886 222)  routing T_17_13.sp4_v_t_46 <X> T_17_13.sp4_h_l_46
 (11 15)  (885 223)  (885 223)  routing T_17_13.sp4_v_t_46 <X> T_17_13.sp4_h_l_46


LogicTile_18_13

 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (48 4)  (976 212)  (976 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp4_r_v_b_24 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (36 5)  (964 213)  (964 213)  LC_2 Logic Functioning bit
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (38 5)  (966 213)  (966 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 217)  (951 217)  routing T_18_13.sp4_v_b_42 <X> T_18_13.lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.sp4_v_b_42 <X> T_18_13.lc_trk_g2_2
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_13

 (11 0)  (1101 208)  (1101 208)  routing T_21_13.sp4_h_l_45 <X> T_21_13.sp4_v_b_2
 (13 0)  (1103 208)  (1103 208)  routing T_21_13.sp4_h_l_45 <X> T_21_13.sp4_v_b_2
 (12 1)  (1102 209)  (1102 209)  routing T_21_13.sp4_h_l_45 <X> T_21_13.sp4_v_b_2


IO_Tile_33_13

 (14 7)  (1740 215)  (1740 215)  routing T_33_13.span4_vert_t_14 <X> T_33_13.span4_vert_b_2


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 201)  (1 201)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_10_12

 (3 5)  (495 197)  (495 197)  routing T_10_12.sp12_h_l_23 <X> T_10_12.sp12_h_r_0


LogicTile_13_12

 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (677 193)  (677 193)  routing T_13_12.sp4_h_r_2 <X> T_13_12.lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.sp4_h_r_2 <X> T_13_12.lc_trk_g0_2
 (25 1)  (679 193)  (679 193)  routing T_13_12.sp4_h_r_2 <X> T_13_12.lc_trk_g0_2
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (5 5)  (659 197)  (659 197)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_v_b_3
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 200)  (687 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (19 9)  (673 201)  (673 201)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (38 9)  (692 201)  (692 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (0 14)  (654 206)  (654 206)  routing T_13_12.glb_netwk_4 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (658 206)  (658 206)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_v_t_44
 (6 14)  (660 206)  (660 206)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_v_t_44
 (14 14)  (668 206)  (668 206)  routing T_13_12.sp4_h_r_36 <X> T_13_12.lc_trk_g3_4
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (37 14)  (691 206)  (691 206)  LC_7 Logic Functioning bit
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (5 15)  (659 207)  (659 207)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_v_t_44
 (15 15)  (669 207)  (669 207)  routing T_13_12.sp4_h_r_36 <X> T_13_12.lc_trk_g3_4
 (16 15)  (670 207)  (670 207)  routing T_13_12.sp4_h_r_36 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (672 207)  (672 207)  routing T_13_12.sp4_r_v_b_45 <X> T_13_12.lc_trk_g3_5
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (38 15)  (692 207)  (692 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (51 15)  (705 207)  (705 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_12

 (2 0)  (710 192)  (710 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 2)  (717 194)  (717 194)  routing T_14_12.sp4_h_r_10 <X> T_14_12.sp4_h_l_36
 (10 2)  (718 194)  (718 194)  routing T_14_12.sp4_h_r_10 <X> T_14_12.sp4_h_l_36
 (25 2)  (733 194)  (733 194)  routing T_14_12.sp4_h_r_14 <X> T_14_12.lc_trk_g0_6
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 194)  (743 194)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.input_2_1
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (40 2)  (748 194)  (748 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (42 2)  (750 194)  (750 194)  LC_1 Logic Functioning bit
 (16 3)  (724 195)  (724 195)  routing T_14_12.sp12_h_r_12 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 195)  (731 195)  routing T_14_12.sp4_h_r_14 <X> T_14_12.lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.sp4_h_r_14 <X> T_14_12.lc_trk_g0_6
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 195)  (740 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 195)  (741 195)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.input_2_1
 (35 3)  (743 195)  (743 195)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.input_2_1
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (10 4)  (718 196)  (718 196)  routing T_14_12.sp4_v_t_46 <X> T_14_12.sp4_h_r_4
 (26 4)  (734 196)  (734 196)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 196)  (739 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (40 4)  (748 196)  (748 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (43 4)  (751 196)  (751 196)  LC_2 Logic Functioning bit
 (26 5)  (734 197)  (734 197)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 197)  (740 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 197)  (741 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_2
 (34 5)  (742 197)  (742 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_2
 (35 5)  (743 197)  (743 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.input_2_2
 (40 5)  (748 197)  (748 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (14 6)  (722 198)  (722 198)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (40 6)  (748 198)  (748 198)  LC_3 Logic Functioning bit
 (41 6)  (749 198)  (749 198)  LC_3 Logic Functioning bit
 (50 6)  (758 198)  (758 198)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (723 199)  (723 199)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (40 7)  (748 199)  (748 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (14 10)  (722 202)  (722 202)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g2_4
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (732 202)  (732 202)  routing T_14_12.tnr_op_7 <X> T_14_12.lc_trk_g2_7
 (15 11)  (723 203)  (723 203)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 204)  (732 204)  routing T_14_12.tnl_op_3 <X> T_14_12.lc_trk_g3_3
 (25 12)  (733 204)  (733 204)  routing T_14_12.rgt_op_2 <X> T_14_12.lc_trk_g3_2
 (14 13)  (722 205)  (722 205)  routing T_14_12.sp12_v_b_16 <X> T_14_12.lc_trk_g3_0
 (16 13)  (724 205)  (724 205)  routing T_14_12.sp12_v_b_16 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (729 205)  (729 205)  routing T_14_12.tnl_op_3 <X> T_14_12.lc_trk_g3_3
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 205)  (732 205)  routing T_14_12.rgt_op_2 <X> T_14_12.lc_trk_g3_2


LogicTile_15_12

 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (40 1)  (802 193)  (802 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (777 195)  (777 195)  routing T_15_12.sp4_v_t_9 <X> T_15_12.lc_trk_g0_4
 (16 3)  (778 195)  (778 195)  routing T_15_12.sp4_v_t_9 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 195)  (787 195)  routing T_15_12.sp4_r_v_b_30 <X> T_15_12.lc_trk_g0_6
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 196)  (783 196)  routing T_15_12.sp4_v_b_11 <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 196)  (785 196)  routing T_15_12.sp4_v_b_11 <X> T_15_12.lc_trk_g1_3
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (21 5)  (783 197)  (783 197)  routing T_15_12.sp4_v_b_11 <X> T_15_12.lc_trk_g1_3
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (21 6)  (783 198)  (783 198)  routing T_15_12.sp4_h_l_10 <X> T_15_12.lc_trk_g1_7
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 198)  (785 198)  routing T_15_12.sp4_h_l_10 <X> T_15_12.lc_trk_g1_7
 (24 6)  (786 198)  (786 198)  routing T_15_12.sp4_h_l_10 <X> T_15_12.lc_trk_g1_7
 (31 6)  (793 198)  (793 198)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (21 7)  (783 199)  (783 199)  routing T_15_12.sp4_h_l_10 <X> T_15_12.lc_trk_g1_7
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (38 7)  (800 199)  (800 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (26 8)  (788 200)  (788 200)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (43 8)  (805 200)  (805 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (8 9)  (770 201)  (770 201)  routing T_15_12.sp4_h_r_7 <X> T_15_12.sp4_v_b_7
 (27 9)  (789 201)  (789 201)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 201)  (790 201)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (40 9)  (802 201)  (802 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 202)  (796 202)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (38 11)  (800 203)  (800 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (52 11)  (814 203)  (814 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (11 12)  (773 204)  (773 204)  routing T_15_12.sp4_h_r_6 <X> T_15_12.sp4_v_b_11
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (39 13)  (801 205)  (801 205)  LC_6 Logic Functioning bit
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 206)  (776 206)  routing T_15_12.sp4_v_b_36 <X> T_15_12.lc_trk_g3_4
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (776 207)  (776 207)  routing T_15_12.sp4_v_b_36 <X> T_15_12.lc_trk_g3_4
 (16 15)  (778 207)  (778 207)  routing T_15_12.sp4_v_b_36 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (784 207)  (784 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 207)  (785 207)  routing T_15_12.sp4_v_b_46 <X> T_15_12.lc_trk_g3_6
 (24 15)  (786 207)  (786 207)  routing T_15_12.sp4_v_b_46 <X> T_15_12.lc_trk_g3_6


LogicTile_16_12

 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 192)  (846 192)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (40 0)  (856 192)  (856 192)  LC_0 Logic Functioning bit
 (42 0)  (858 192)  (858 192)  LC_0 Logic Functioning bit
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (41 1)  (857 193)  (857 193)  LC_0 Logic Functioning bit
 (43 1)  (859 193)  (859 193)  LC_0 Logic Functioning bit
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (46 2)  (862 194)  (862 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (38 3)  (854 195)  (854 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (53 3)  (869 195)  (869 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (19 8)  (835 200)  (835 200)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (842 200)  (842 200)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (40 8)  (856 200)  (856 200)  LC_4 Logic Functioning bit
 (42 8)  (858 200)  (858 200)  LC_4 Logic Functioning bit
 (16 9)  (832 201)  (832 201)  routing T_16_12.sp12_v_b_8 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 201)  (840 201)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g2_2
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g2_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (40 9)  (856 201)  (856 201)  LC_4 Logic Functioning bit
 (41 9)  (857 201)  (857 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (43 9)  (859 201)  (859 201)  LC_4 Logic Functioning bit
 (1 10)  (817 202)  (817 202)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (22 10)  (838 202)  (838 202)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (840 202)  (840 202)  routing T_16_12.tnl_op_7 <X> T_16_12.lc_trk_g2_7
 (1 11)  (817 203)  (817 203)  routing T_16_12.glb_netwk_4 <X> T_16_12.glb2local_2
 (14 11)  (830 203)  (830 203)  routing T_16_12.sp4_h_l_17 <X> T_16_12.lc_trk_g2_4
 (15 11)  (831 203)  (831 203)  routing T_16_12.sp4_h_l_17 <X> T_16_12.lc_trk_g2_4
 (16 11)  (832 203)  (832 203)  routing T_16_12.sp4_h_l_17 <X> T_16_12.lc_trk_g2_4
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (837 203)  (837 203)  routing T_16_12.tnl_op_7 <X> T_16_12.lc_trk_g2_7
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (840 203)  (840 203)  routing T_16_12.tnl_op_6 <X> T_16_12.lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.tnl_op_6 <X> T_16_12.lc_trk_g2_6
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 204)  (850 204)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 204)  (851 204)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_6
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (40 12)  (856 204)  (856 204)  LC_6 Logic Functioning bit
 (41 12)  (857 204)  (857 204)  LC_6 Logic Functioning bit
 (42 12)  (858 204)  (858 204)  LC_6 Logic Functioning bit
 (43 12)  (859 204)  (859 204)  LC_6 Logic Functioning bit
 (14 13)  (830 205)  (830 205)  routing T_16_12.tnl_op_0 <X> T_16_12.lc_trk_g3_0
 (15 13)  (831 205)  (831 205)  routing T_16_12.tnl_op_0 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (28 13)  (844 205)  (844 205)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 205)  (848 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (849 205)  (849 205)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_6
 (34 13)  (850 205)  (850 205)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_6
 (35 13)  (851 205)  (851 205)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_6
 (36 13)  (852 205)  (852 205)  LC_6 Logic Functioning bit
 (40 13)  (856 205)  (856 205)  LC_6 Logic Functioning bit
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (21 14)  (837 206)  (837 206)  routing T_16_12.sp12_v_b_7 <X> T_16_12.lc_trk_g3_7
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.sp12_v_b_7 <X> T_16_12.lc_trk_g3_7
 (16 15)  (832 207)  (832 207)  routing T_16_12.sp12_v_b_12 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (837 207)  (837 207)  routing T_16_12.sp12_v_b_7 <X> T_16_12.lc_trk_g3_7
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_12

 (6 0)  (880 192)  (880 192)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_v_b_0
 (11 0)  (885 192)  (885 192)  routing T_17_12.sp4_h_r_9 <X> T_17_12.sp4_v_b_2
 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 192)  (904 192)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 192)  (908 192)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 192)  (909 192)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.input_2_0
 (42 0)  (916 192)  (916 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (47 0)  (921 192)  (921 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (879 193)  (879 193)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_v_b_0
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_v_b_18 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_v_b_18 <X> T_17_12.lc_trk_g0_2
 (26 1)  (900 193)  (900 193)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 193)  (907 193)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.input_2_0
 (34 1)  (908 193)  (908 193)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.input_2_0
 (37 1)  (911 193)  (911 193)  LC_0 Logic Functioning bit
 (39 1)  (913 193)  (913 193)  LC_0 Logic Functioning bit
 (42 1)  (916 193)  (916 193)  LC_0 Logic Functioning bit
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 3)  (885 195)  (885 195)  routing T_17_12.sp4_h_r_6 <X> T_17_12.sp4_h_l_39
 (13 3)  (887 195)  (887 195)  routing T_17_12.sp4_h_r_6 <X> T_17_12.sp4_h_l_39
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (887 196)  (887 196)  routing T_17_12.sp4_h_l_40 <X> T_17_12.sp4_v_b_5
 (14 4)  (888 196)  (888 196)  routing T_17_12.sp4_v_b_0 <X> T_17_12.lc_trk_g1_0
 (0 5)  (874 197)  (874 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (12 5)  (886 197)  (886 197)  routing T_17_12.sp4_h_l_40 <X> T_17_12.sp4_v_b_5
 (16 5)  (890 197)  (890 197)  routing T_17_12.sp4_v_b_0 <X> T_17_12.lc_trk_g1_0
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (5 6)  (879 198)  (879 198)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_h_l_38
 (14 6)  (888 198)  (888 198)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g1_4
 (21 6)  (895 198)  (895 198)  routing T_17_12.sp4_v_b_7 <X> T_17_12.lc_trk_g1_7
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (897 198)  (897 198)  routing T_17_12.sp4_v_b_7 <X> T_17_12.lc_trk_g1_7
 (4 7)  (878 199)  (878 199)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_h_l_38
 (6 7)  (880 199)  (880 199)  routing T_17_12.sp4_v_t_44 <X> T_17_12.sp4_h_l_38
 (15 7)  (889 199)  (889 199)  routing T_17_12.lft_op_4 <X> T_17_12.lc_trk_g1_4
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (5 8)  (879 200)  (879 200)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_h_r_6
 (26 8)  (900 200)  (900 200)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 200)  (908 200)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 200)  (909 200)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.input_2_4
 (37 8)  (911 200)  (911 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (47 8)  (921 200)  (921 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (900 201)  (900 201)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 201)  (902 201)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 201)  (906 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (908 201)  (908 201)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.input_2_4
 (35 9)  (909 201)  (909 201)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.input_2_4
 (37 9)  (911 201)  (911 201)  LC_4 Logic Functioning bit
 (40 9)  (914 201)  (914 201)  LC_4 Logic Functioning bit
 (42 9)  (916 201)  (916 201)  LC_4 Logic Functioning bit
 (25 10)  (899 202)  (899 202)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g2_6
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 203)  (897 203)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g2_6
 (25 11)  (899 203)  (899 203)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g2_6
 (21 12)  (895 204)  (895 204)  routing T_17_12.sp4_v_t_22 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp4_v_t_22 <X> T_17_12.lc_trk_g3_3
 (21 13)  (895 205)  (895 205)  routing T_17_12.sp4_v_t_22 <X> T_17_12.lc_trk_g3_3
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 206)  (889 206)  routing T_17_12.rgt_op_5 <X> T_17_12.lc_trk_g3_5
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 206)  (892 206)  routing T_17_12.rgt_op_5 <X> T_17_12.lc_trk_g3_5


LogicTile_18_12

 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 196)  (928 196)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (959 196)  (959 196)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 196)  (961 196)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (37 4)  (965 196)  (965 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (39 4)  (967 196)  (967 196)  LC_2 Logic Functioning bit
 (45 4)  (973 196)  (973 196)  LC_2 Logic Functioning bit
 (46 4)  (974 196)  (974 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (928 197)  (928 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (31 5)  (959 197)  (959 197)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 197)  (964 197)  LC_2 Logic Functioning bit
 (37 5)  (965 197)  (965 197)  LC_2 Logic Functioning bit
 (38 5)  (966 197)  (966 197)  LC_2 Logic Functioning bit
 (39 5)  (967 197)  (967 197)  LC_2 Logic Functioning bit
 (15 6)  (943 198)  (943 198)  routing T_18_12.sp4_h_r_5 <X> T_18_12.lc_trk_g1_5
 (16 6)  (944 198)  (944 198)  routing T_18_12.sp4_h_r_5 <X> T_18_12.lc_trk_g1_5
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 198)  (962 198)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (18 7)  (946 199)  (946 199)  routing T_18_12.sp4_h_r_5 <X> T_18_12.lc_trk_g1_5
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (37 7)  (965 199)  (965 199)  LC_3 Logic Functioning bit
 (38 7)  (966 199)  (966 199)  LC_3 Logic Functioning bit
 (39 7)  (967 199)  (967 199)  LC_3 Logic Functioning bit
 (17 10)  (945 202)  (945 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (949 202)  (949 202)  routing T_18_12.sp12_v_b_7 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.sp12_v_b_7 <X> T_18_12.lc_trk_g2_7
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (41 10)  (969 202)  (969 202)  LC_5 Logic Functioning bit
 (43 10)  (971 202)  (971 202)  LC_5 Logic Functioning bit
 (45 10)  (973 202)  (973 202)  LC_5 Logic Functioning bit
 (18 11)  (946 203)  (946 203)  routing T_18_12.sp4_r_v_b_37 <X> T_18_12.lc_trk_g2_5
 (21 11)  (949 203)  (949 203)  routing T_18_12.sp12_v_b_7 <X> T_18_12.lc_trk_g2_7
 (28 11)  (956 203)  (956 203)  routing T_18_12.lc_trk_g2_5 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (965 203)  (965 203)  LC_5 Logic Functioning bit
 (39 11)  (967 203)  (967 203)  LC_5 Logic Functioning bit
 (40 11)  (968 203)  (968 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (21 12)  (949 204)  (949 204)  routing T_18_12.sp4_h_r_43 <X> T_18_12.lc_trk_g3_3
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 204)  (951 204)  routing T_18_12.sp4_h_r_43 <X> T_18_12.lc_trk_g3_3
 (24 12)  (952 204)  (952 204)  routing T_18_12.sp4_h_r_43 <X> T_18_12.lc_trk_g3_3
 (8 13)  (936 205)  (936 205)  routing T_18_12.sp4_h_l_41 <X> T_18_12.sp4_v_b_10
 (9 13)  (937 205)  (937 205)  routing T_18_12.sp4_h_l_41 <X> T_18_12.sp4_v_b_10
 (10 13)  (938 205)  (938 205)  routing T_18_12.sp4_h_l_41 <X> T_18_12.sp4_v_b_10
 (21 13)  (949 205)  (949 205)  routing T_18_12.sp4_h_r_43 <X> T_18_12.lc_trk_g3_3
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 206)  (936 206)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_l_47
 (9 14)  (937 206)  (937 206)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_l_47
 (10 14)  (938 206)  (938 206)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_l_47


LogicTile_19_12

 (5 10)  (987 202)  (987 202)  routing T_19_12.sp4_v_t_43 <X> T_19_12.sp4_h_l_43
 (6 11)  (988 203)  (988 203)  routing T_19_12.sp4_v_t_43 <X> T_19_12.sp4_h_l_43


LogicTile_22_12

 (12 6)  (1156 198)  (1156 198)  routing T_22_12.sp4_v_t_46 <X> T_22_12.sp4_h_l_40
 (11 7)  (1155 199)  (1155 199)  routing T_22_12.sp4_v_t_46 <X> T_22_12.sp4_h_l_40
 (13 7)  (1157 199)  (1157 199)  routing T_22_12.sp4_v_t_46 <X> T_22_12.sp4_h_l_40


RAM_Tile_25_12

 (3 5)  (1309 197)  (1309 197)  routing T_25_12.sp12_h_l_23 <X> T_25_12.sp12_h_r_0


LogicTile_29_12

 (3 1)  (1513 193)  (1513 193)  routing T_29_12.sp12_h_l_23 <X> T_29_12.sp12_v_b_0


LogicTile_31_12

 (2 4)  (1620 196)  (1620 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_12

 (13 3)  (1739 195)  (1739 195)  routing T_33_12.span4_horz_31 <X> T_33_12.span4_vert_b_1


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_14_11

 (15 4)  (723 180)  (723 180)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (726 181)  (726 181)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (14 7)  (722 183)  (722 183)  routing T_14_11.sp12_h_r_20 <X> T_14_11.lc_trk_g1_4
 (16 7)  (724 183)  (724 183)  routing T_14_11.sp12_h_r_20 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (5 8)  (713 184)  (713 184)  routing T_14_11.sp4_v_t_43 <X> T_14_11.sp4_h_r_6
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 186)  (731 186)  routing T_14_11.sp12_v_t_12 <X> T_14_11.lc_trk_g2_7
 (26 10)  (734 186)  (734 186)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 186)  (736 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 186)  (742 186)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 186)  (743 186)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_5
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (40 10)  (748 186)  (748 186)  LC_5 Logic Functioning bit
 (41 10)  (749 186)  (749 186)  LC_5 Logic Functioning bit
 (42 10)  (750 186)  (750 186)  LC_5 Logic Functioning bit
 (43 10)  (751 186)  (751 186)  LC_5 Logic Functioning bit
 (27 11)  (735 187)  (735 187)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 187)  (740 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (741 187)  (741 187)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_5
 (35 11)  (743 187)  (743 187)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_5
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (40 11)  (748 187)  (748 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (10 12)  (718 188)  (718 188)  routing T_14_11.sp4_v_t_40 <X> T_14_11.sp4_h_r_10
 (15 12)  (723 188)  (723 188)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g3_1
 (16 12)  (724 188)  (724 188)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.sp4_h_r_33 <X> T_14_11.lc_trk_g3_1


LogicTile_15_11

 (21 0)  (783 176)  (783 176)  routing T_15_11.sp4_h_r_19 <X> T_15_11.lc_trk_g0_3
 (22 0)  (784 176)  (784 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (785 176)  (785 176)  routing T_15_11.sp4_h_r_19 <X> T_15_11.lc_trk_g0_3
 (24 0)  (786 176)  (786 176)  routing T_15_11.sp4_h_r_19 <X> T_15_11.lc_trk_g0_3
 (21 1)  (783 177)  (783 177)  routing T_15_11.sp4_h_r_19 <X> T_15_11.lc_trk_g0_3
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 177)  (785 177)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g0_2
 (24 1)  (786 177)  (786 177)  routing T_15_11.sp4_v_b_18 <X> T_15_11.lc_trk_g0_2
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (770 179)  (770 179)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_v_t_36
 (9 3)  (771 179)  (771 179)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_v_t_36
 (10 3)  (772 179)  (772 179)  routing T_15_11.sp4_h_r_7 <X> T_15_11.sp4_v_t_36
 (1 4)  (763 180)  (763 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 180)  (795 180)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (38 4)  (800 180)  (800 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (43 4)  (805 180)  (805 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (52 4)  (814 180)  (814 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (763 181)  (763 181)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (26 5)  (788 181)  (788 181)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 181)  (789 181)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 181)  (790 181)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g0_3 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (37 5)  (799 181)  (799 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (11 6)  (773 182)  (773 182)  routing T_15_11.sp4_h_r_11 <X> T_15_11.sp4_v_t_40
 (13 6)  (775 182)  (775 182)  routing T_15_11.sp4_h_r_11 <X> T_15_11.sp4_v_t_40
 (15 6)  (777 182)  (777 182)  routing T_15_11.lft_op_5 <X> T_15_11.lc_trk_g1_5
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 182)  (780 182)  routing T_15_11.lft_op_5 <X> T_15_11.lc_trk_g1_5
 (12 7)  (774 183)  (774 183)  routing T_15_11.sp4_h_r_11 <X> T_15_11.sp4_v_t_40
 (5 8)  (767 184)  (767 184)  routing T_15_11.sp4_v_t_43 <X> T_15_11.sp4_h_r_6
 (15 8)  (777 184)  (777 184)  routing T_15_11.sp4_v_t_28 <X> T_15_11.lc_trk_g2_1
 (16 8)  (778 184)  (778 184)  routing T_15_11.sp4_v_t_28 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 188)  (786 188)  routing T_15_11.tnl_op_3 <X> T_15_11.lc_trk_g3_3
 (26 12)  (788 188)  (788 188)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (48 12)  (810 188)  (810 188)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (21 13)  (783 189)  (783 189)  routing T_15_11.tnl_op_3 <X> T_15_11.lc_trk_g3_3
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g0_3 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 189)  (799 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_11

 (21 0)  (837 176)  (837 176)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g0_3
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 176)  (839 176)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g0_3
 (26 0)  (842 176)  (842 176)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 176)  (843 176)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 176)  (849 176)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (43 0)  (859 176)  (859 176)  LC_0 Logic Functioning bit
 (45 0)  (861 176)  (861 176)  LC_0 Logic Functioning bit
 (47 0)  (863 176)  (863 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (837 177)  (837 177)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g0_3
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (840 177)  (840 177)  routing T_16_11.bot_op_2 <X> T_16_11.lc_trk_g0_2
 (26 1)  (842 177)  (842 177)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 177)  (844 177)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 177)  (852 177)  LC_0 Logic Functioning bit
 (38 1)  (854 177)  (854 177)  LC_0 Logic Functioning bit
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 178)  (847 178)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 178)  (849 178)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (40 2)  (856 178)  (856 178)  LC_1 Logic Functioning bit
 (43 2)  (859 178)  (859 178)  LC_1 Logic Functioning bit
 (45 2)  (861 178)  (861 178)  LC_1 Logic Functioning bit
 (51 2)  (867 178)  (867 178)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (838 179)  (838 179)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 179)  (840 179)  routing T_16_11.bot_op_6 <X> T_16_11.lc_trk_g0_6
 (26 3)  (842 179)  (842 179)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 179)  (846 179)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 179)  (847 179)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 179)  (848 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (849 179)  (849 179)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.input_2_1
 (35 3)  (851 179)  (851 179)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.input_2_1
 (36 3)  (852 179)  (852 179)  LC_1 Logic Functioning bit
 (38 3)  (854 179)  (854 179)  LC_1 Logic Functioning bit
 (41 3)  (857 179)  (857 179)  LC_1 Logic Functioning bit
 (43 3)  (859 179)  (859 179)  LC_1 Logic Functioning bit
 (0 4)  (816 180)  (816 180)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (2 4)  (818 180)  (818 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (837 180)  (837 180)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g1_3
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 180)  (839 180)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g1_3
 (0 5)  (816 181)  (816 181)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (14 5)  (830 181)  (830 181)  routing T_16_11.top_op_0 <X> T_16_11.lc_trk_g1_0
 (15 5)  (831 181)  (831 181)  routing T_16_11.top_op_0 <X> T_16_11.lc_trk_g1_0
 (17 5)  (833 181)  (833 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (837 181)  (837 181)  routing T_16_11.sp4_h_r_19 <X> T_16_11.lc_trk_g1_3
 (22 7)  (838 183)  (838 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 183)  (840 183)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g1_6
 (25 7)  (841 183)  (841 183)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g1_6
 (22 8)  (838 184)  (838 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (842 184)  (842 184)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 184)  (849 184)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 184)  (850 184)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (42 8)  (858 184)  (858 184)  LC_4 Logic Functioning bit
 (45 8)  (861 184)  (861 184)  LC_4 Logic Functioning bit
 (21 9)  (837 185)  (837 185)  routing T_16_11.sp4_r_v_b_35 <X> T_16_11.lc_trk_g2_3
 (26 9)  (842 185)  (842 185)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 185)  (844 185)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 185)  (846 185)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g3_2 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 185)  (848 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 185)  (850 185)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.input_2_4
 (35 9)  (851 185)  (851 185)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.input_2_4
 (46 9)  (862 185)  (862 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 186)  (846 186)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (40 10)  (856 186)  (856 186)  LC_5 Logic Functioning bit
 (43 10)  (859 186)  (859 186)  LC_5 Logic Functioning bit
 (45 10)  (861 186)  (861 186)  LC_5 Logic Functioning bit
 (52 10)  (868 186)  (868 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 187)  (839 187)  routing T_16_11.sp4_h_r_30 <X> T_16_11.lc_trk_g2_6
 (24 11)  (840 187)  (840 187)  routing T_16_11.sp4_h_r_30 <X> T_16_11.lc_trk_g2_6
 (25 11)  (841 187)  (841 187)  routing T_16_11.sp4_h_r_30 <X> T_16_11.lc_trk_g2_6
 (26 11)  (842 187)  (842 187)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 187)  (846 187)  routing T_16_11.lc_trk_g0_6 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 187)  (847 187)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 187)  (848 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 187)  (849 187)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.input_2_5
 (35 11)  (851 187)  (851 187)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.input_2_5
 (36 11)  (852 187)  (852 187)  LC_5 Logic Functioning bit
 (38 11)  (854 187)  (854 187)  LC_5 Logic Functioning bit
 (41 11)  (857 187)  (857 187)  LC_5 Logic Functioning bit
 (43 11)  (859 187)  (859 187)  LC_5 Logic Functioning bit
 (2 12)  (818 188)  (818 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (841 188)  (841 188)  routing T_16_11.sp4_h_r_34 <X> T_16_11.lc_trk_g3_2
 (21 13)  (837 189)  (837 189)  routing T_16_11.sp4_r_v_b_43 <X> T_16_11.lc_trk_g3_3
 (22 13)  (838 189)  (838 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 189)  (839 189)  routing T_16_11.sp4_h_r_34 <X> T_16_11.lc_trk_g3_2
 (24 13)  (840 189)  (840 189)  routing T_16_11.sp4_h_r_34 <X> T_16_11.lc_trk_g3_2
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 190)  (821 190)  routing T_16_11.sp4_v_t_44 <X> T_16_11.sp4_h_l_44
 (31 14)  (847 190)  (847 190)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 190)  (849 190)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 190)  (851 190)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.input_2_7
 (36 14)  (852 190)  (852 190)  LC_7 Logic Functioning bit
 (37 14)  (853 190)  (853 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (45 14)  (861 190)  (861 190)  LC_7 Logic Functioning bit
 (6 15)  (822 191)  (822 191)  routing T_16_11.sp4_v_t_44 <X> T_16_11.sp4_h_l_44
 (26 15)  (842 191)  (842 191)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 191)  (844 191)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 191)  (847 191)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 191)  (848 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (850 191)  (850 191)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.input_2_7
 (35 15)  (851 191)  (851 191)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.input_2_7
 (36 15)  (852 191)  (852 191)  LC_7 Logic Functioning bit
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (42 15)  (858 191)  (858 191)  LC_7 Logic Functioning bit
 (46 15)  (862 191)  (862 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_11

 (26 0)  (900 176)  (900 176)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 176)  (904 176)  routing T_17_11.lc_trk_g0_5 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 176)  (907 176)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 176)  (909 176)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_0
 (38 0)  (912 176)  (912 176)  LC_0 Logic Functioning bit
 (39 0)  (913 176)  (913 176)  LC_0 Logic Functioning bit
 (40 0)  (914 176)  (914 176)  LC_0 Logic Functioning bit
 (41 0)  (915 176)  (915 176)  LC_0 Logic Functioning bit
 (42 0)  (916 176)  (916 176)  LC_0 Logic Functioning bit
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 177)  (905 177)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 177)  (906 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 177)  (907 177)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_0
 (35 1)  (909 177)  (909 177)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.input_2_0
 (38 1)  (912 177)  (912 177)  LC_0 Logic Functioning bit
 (41 1)  (915 177)  (915 177)  LC_0 Logic Functioning bit
 (42 1)  (916 177)  (916 177)  LC_0 Logic Functioning bit
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (890 178)  (890 178)  routing T_17_11.sp4_v_b_13 <X> T_17_11.lc_trk_g0_5
 (17 2)  (891 178)  (891 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 178)  (892 178)  routing T_17_11.sp4_v_b_13 <X> T_17_11.lc_trk_g0_5
 (26 2)  (900 178)  (900 178)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 178)  (904 178)  routing T_17_11.lc_trk_g1_5 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (38 2)  (912 178)  (912 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (40 2)  (914 178)  (914 178)  LC_1 Logic Functioning bit
 (41 2)  (915 178)  (915 178)  LC_1 Logic Functioning bit
 (50 2)  (924 178)  (924 178)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (888 179)  (888 179)  routing T_17_11.sp4_r_v_b_28 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (892 179)  (892 179)  routing T_17_11.sp4_v_b_13 <X> T_17_11.lc_trk_g0_5
 (26 3)  (900 179)  (900 179)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 179)  (901 179)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (39 3)  (913 179)  (913 179)  LC_1 Logic Functioning bit
 (40 3)  (914 179)  (914 179)  LC_1 Logic Functioning bit
 (0 4)  (874 180)  (874 180)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (905 180)  (905 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (37 4)  (911 180)  (911 180)  LC_2 Logic Functioning bit
 (43 4)  (917 180)  (917 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (50 4)  (924 180)  (924 180)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (926 180)  (926 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (3 5)  (877 181)  (877 181)  routing T_17_11.sp12_h_l_23 <X> T_17_11.sp12_h_r_0
 (26 5)  (900 181)  (900 181)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 181)  (901 181)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 181)  (902 181)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 181)  (910 181)  LC_2 Logic Functioning bit
 (37 5)  (911 181)  (911 181)  LC_2 Logic Functioning bit
 (42 5)  (916 181)  (916 181)  LC_2 Logic Functioning bit
 (16 6)  (890 182)  (890 182)  routing T_17_11.sp4_v_b_13 <X> T_17_11.lc_trk_g1_5
 (17 6)  (891 182)  (891 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 182)  (892 182)  routing T_17_11.sp4_v_b_13 <X> T_17_11.lc_trk_g1_5
 (18 7)  (892 183)  (892 183)  routing T_17_11.sp4_v_b_13 <X> T_17_11.lc_trk_g1_5
 (22 7)  (896 183)  (896 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (22 8)  (896 184)  (896 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 184)  (898 184)  routing T_17_11.tnr_op_3 <X> T_17_11.lc_trk_g2_3
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 185)  (897 185)  routing T_17_11.sp4_v_b_42 <X> T_17_11.lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.sp4_v_b_42 <X> T_17_11.lc_trk_g2_2
 (16 10)  (890 186)  (890 186)  routing T_17_11.sp4_v_t_16 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 186)  (892 186)  routing T_17_11.sp4_v_t_16 <X> T_17_11.lc_trk_g2_5
 (22 11)  (896 187)  (896 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 187)  (897 187)  routing T_17_11.sp4_h_r_30 <X> T_17_11.lc_trk_g2_6
 (24 11)  (898 187)  (898 187)  routing T_17_11.sp4_h_r_30 <X> T_17_11.lc_trk_g2_6
 (25 11)  (899 187)  (899 187)  routing T_17_11.sp4_h_r_30 <X> T_17_11.lc_trk_g2_6
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (895 188)  (895 188)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g3_3
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 188)  (897 188)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g3_3
 (24 12)  (898 188)  (898 188)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g3_3
 (21 13)  (895 189)  (895 189)  routing T_17_11.sp4_h_r_43 <X> T_17_11.lc_trk_g3_3
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_11

 (19 4)  (947 180)  (947 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_19_11

 (4 0)  (986 176)  (986 176)  routing T_19_11.sp4_h_l_43 <X> T_19_11.sp4_v_b_0
 (6 0)  (988 176)  (988 176)  routing T_19_11.sp4_h_l_43 <X> T_19_11.sp4_v_b_0
 (5 1)  (987 177)  (987 177)  routing T_19_11.sp4_h_l_43 <X> T_19_11.sp4_v_b_0
 (4 4)  (986 180)  (986 180)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_b_3
 (5 5)  (987 181)  (987 181)  routing T_19_11.sp4_h_l_38 <X> T_19_11.sp4_v_b_3


LogicTile_20_11

 (22 1)  (1058 177)  (1058 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1036 178)  (1036 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 178)  (1072 178)  LC_1 Logic Functioning bit
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (52 2)  (1088 178)  (1088 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (1067 179)  (1067 179)  routing T_20_11.lc_trk_g0_2 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (37 3)  (1073 179)  (1073 179)  LC_1 Logic Functioning bit
 (38 3)  (1074 179)  (1074 179)  LC_1 Logic Functioning bit
 (39 3)  (1075 179)  (1075 179)  LC_1 Logic Functioning bit
 (44 3)  (1080 179)  (1080 179)  LC_1 Logic Functioning bit
 (12 12)  (1048 188)  (1048 188)  routing T_20_11.sp4_h_l_45 <X> T_20_11.sp4_h_r_11
 (13 13)  (1049 189)  (1049 189)  routing T_20_11.sp4_h_l_45 <X> T_20_11.sp4_h_r_11
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_4 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_11

 (3 2)  (1147 178)  (1147 178)  routing T_22_11.sp12_v_t_23 <X> T_22_11.sp12_h_l_23
 (2 12)  (1146 188)  (1146 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_24_11

 (13 12)  (1265 188)  (1265 188)  routing T_24_11.sp4_h_l_46 <X> T_24_11.sp4_v_b_11
 (12 13)  (1264 189)  (1264 189)  routing T_24_11.sp4_h_l_46 <X> T_24_11.sp4_v_b_11


RAM_Tile_25_11

 (8 8)  (1314 184)  (1314 184)  routing T_25_11.sp4_h_l_46 <X> T_25_11.sp4_h_r_7
 (10 8)  (1316 184)  (1316 184)  routing T_25_11.sp4_h_l_46 <X> T_25_11.sp4_h_r_7


LogicTile_29_11

 (3 1)  (1513 177)  (1513 177)  routing T_29_11.sp12_h_l_23 <X> T_29_11.sp12_v_b_0
 (8 1)  (1518 177)  (1518 177)  routing T_29_11.sp4_h_l_42 <X> T_29_11.sp4_v_b_1
 (9 1)  (1519 177)  (1519 177)  routing T_29_11.sp4_h_l_42 <X> T_29_11.sp4_v_b_1
 (10 1)  (1520 177)  (1520 177)  routing T_29_11.sp4_h_l_42 <X> T_29_11.sp4_v_b_1


LogicTile_12_10

 (3 0)  (603 160)  (603 160)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_v_b_0
 (3 1)  (603 161)  (603 161)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_v_b_0
 (22 4)  (622 164)  (622 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (621 165)  (621 165)  routing T_12_10.sp4_r_v_b_27 <X> T_12_10.lc_trk_g1_3
 (31 8)  (631 168)  (631 168)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 168)  (633 168)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 168)  (634 168)  routing T_12_10.lc_trk_g3_4 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 168)  (640 168)  LC_4 Logic Functioning bit
 (42 8)  (642 168)  (642 168)  LC_4 Logic Functioning bit
 (47 8)  (647 168)  (647 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (626 169)  (626 169)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 169)  (627 169)  routing T_12_10.lc_trk_g1_3 <X> T_12_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 169)  (629 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (641 169)  (641 169)  LC_4 Logic Functioning bit
 (43 9)  (643 169)  (643 169)  LC_4 Logic Functioning bit
 (14 15)  (614 175)  (614 175)  routing T_12_10.sp4_r_v_b_44 <X> T_12_10.lc_trk_g3_4
 (17 15)  (617 175)  (617 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_13_10

 (4 1)  (658 161)  (658 161)  routing T_13_10.sp4_v_t_42 <X> T_13_10.sp4_h_r_0
 (13 13)  (667 173)  (667 173)  routing T_13_10.sp4_v_t_43 <X> T_13_10.sp4_h_r_11


LogicTile_15_10

 (9 0)  (771 160)  (771 160)  routing T_15_10.sp4_v_t_36 <X> T_15_10.sp4_h_r_1
 (5 4)  (767 164)  (767 164)  routing T_15_10.sp4_v_t_38 <X> T_15_10.sp4_h_r_3


LogicTile_16_10

 (17 1)  (833 161)  (833 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (838 161)  (838 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (842 162)  (842 162)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (851 162)  (851 162)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.input_2_1
 (38 2)  (854 162)  (854 162)  LC_1 Logic Functioning bit
 (39 2)  (855 162)  (855 162)  LC_1 Logic Functioning bit
 (40 2)  (856 162)  (856 162)  LC_1 Logic Functioning bit
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (42 2)  (858 162)  (858 162)  LC_1 Logic Functioning bit
 (18 3)  (834 163)  (834 163)  routing T_16_10.sp4_r_v_b_29 <X> T_16_10.lc_trk_g0_5
 (26 3)  (842 163)  (842 163)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 163)  (843 163)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 163)  (844 163)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 163)  (847 163)  routing T_16_10.lc_trk_g0_2 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 163)  (848 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 163)  (850 163)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.input_2_1
 (35 3)  (851 163)  (851 163)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.input_2_1
 (38 3)  (854 163)  (854 163)  LC_1 Logic Functioning bit
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (42 3)  (858 163)  (858 163)  LC_1 Logic Functioning bit
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 164)  (846 164)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 164)  (847 164)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 164)  (849 164)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 164)  (850 164)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (38 4)  (854 164)  (854 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (40 4)  (856 164)  (856 164)  LC_2 Logic Functioning bit
 (41 4)  (857 164)  (857 164)  LC_2 Logic Functioning bit
 (50 4)  (866 164)  (866 164)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 165)  (838 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 5)  (845 165)  (845 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 165)  (853 165)  LC_2 Logic Functioning bit
 (38 5)  (854 165)  (854 165)  LC_2 Logic Functioning bit
 (41 5)  (857 165)  (857 165)  LC_2 Logic Functioning bit
 (25 6)  (841 166)  (841 166)  routing T_16_10.sp4_h_r_14 <X> T_16_10.lc_trk_g1_6
 (22 7)  (838 167)  (838 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 167)  (839 167)  routing T_16_10.sp4_h_r_14 <X> T_16_10.lc_trk_g1_6
 (24 7)  (840 167)  (840 167)  routing T_16_10.sp4_h_r_14 <X> T_16_10.lc_trk_g1_6
 (15 8)  (831 168)  (831 168)  routing T_16_10.sp4_v_t_28 <X> T_16_10.lc_trk_g2_1
 (16 8)  (832 168)  (832 168)  routing T_16_10.sp4_v_t_28 <X> T_16_10.lc_trk_g2_1
 (17 8)  (833 168)  (833 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 10)  (831 170)  (831 170)  routing T_16_10.sp4_h_l_24 <X> T_16_10.lc_trk_g2_5
 (16 10)  (832 170)  (832 170)  routing T_16_10.sp4_h_l_24 <X> T_16_10.lc_trk_g2_5
 (17 10)  (833 170)  (833 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 170)  (834 170)  routing T_16_10.sp4_h_l_24 <X> T_16_10.lc_trk_g2_5
 (29 10)  (845 170)  (845 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 170)  (849 170)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 170)  (850 170)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 170)  (851 170)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.input_2_5
 (38 10)  (854 170)  (854 170)  LC_5 Logic Functioning bit
 (39 10)  (855 170)  (855 170)  LC_5 Logic Functioning bit
 (40 10)  (856 170)  (856 170)  LC_5 Logic Functioning bit
 (41 10)  (857 170)  (857 170)  LC_5 Logic Functioning bit
 (42 10)  (858 170)  (858 170)  LC_5 Logic Functioning bit
 (28 11)  (844 171)  (844 171)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 171)  (845 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 171)  (847 171)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 171)  (848 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (850 171)  (850 171)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.input_2_5
 (35 11)  (851 171)  (851 171)  routing T_16_10.lc_trk_g1_6 <X> T_16_10.input_2_5
 (38 11)  (854 171)  (854 171)  LC_5 Logic Functioning bit
 (41 11)  (857 171)  (857 171)  LC_5 Logic Functioning bit
 (42 11)  (858 171)  (858 171)  LC_5 Logic Functioning bit
 (21 12)  (837 172)  (837 172)  routing T_16_10.sp4_v_t_22 <X> T_16_10.lc_trk_g3_3
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 172)  (839 172)  routing T_16_10.sp4_v_t_22 <X> T_16_10.lc_trk_g3_3
 (27 12)  (843 172)  (843 172)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 172)  (845 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 172)  (847 172)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 172)  (849 172)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 172)  (852 172)  LC_6 Logic Functioning bit
 (38 12)  (854 172)  (854 172)  LC_6 Logic Functioning bit
 (39 12)  (855 172)  (855 172)  LC_6 Logic Functioning bit
 (40 12)  (856 172)  (856 172)  LC_6 Logic Functioning bit
 (41 12)  (857 172)  (857 172)  LC_6 Logic Functioning bit
 (50 12)  (866 172)  (866 172)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (837 173)  (837 173)  routing T_16_10.sp4_v_t_22 <X> T_16_10.lc_trk_g3_3
 (29 13)  (845 173)  (845 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 173)  (846 173)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (37 13)  (853 173)  (853 173)  LC_6 Logic Functioning bit
 (38 13)  (854 173)  (854 173)  LC_6 Logic Functioning bit
 (41 13)  (857 173)  (857 173)  LC_6 Logic Functioning bit
 (25 14)  (841 174)  (841 174)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g3_6
 (14 15)  (830 175)  (830 175)  routing T_16_10.sp4_r_v_b_44 <X> T_16_10.lc_trk_g3_4
 (17 15)  (833 175)  (833 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (838 175)  (838 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 175)  (839 175)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g3_6
 (24 15)  (840 175)  (840 175)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g3_6
 (25 15)  (841 175)  (841 175)  routing T_16_10.sp4_h_r_46 <X> T_16_10.lc_trk_g3_6


LogicTile_17_10

 (17 0)  (891 160)  (891 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (4 1)  (878 161)  (878 161)  routing T_17_10.sp4_v_t_42 <X> T_17_10.sp4_h_r_0
 (18 1)  (892 161)  (892 161)  routing T_17_10.sp4_r_v_b_34 <X> T_17_10.lc_trk_g0_1
 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (875 162)  (875 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 10)  (878 170)  (878 170)  routing T_17_10.sp4_h_r_0 <X> T_17_10.sp4_v_t_43
 (6 10)  (880 170)  (880 170)  routing T_17_10.sp4_h_r_0 <X> T_17_10.sp4_v_t_43
 (5 11)  (879 171)  (879 171)  routing T_17_10.sp4_h_r_0 <X> T_17_10.sp4_v_t_43
 (29 12)  (903 172)  (903 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (38 12)  (912 172)  (912 172)  LC_6 Logic Functioning bit
 (41 12)  (915 172)  (915 172)  LC_6 Logic Functioning bit
 (43 12)  (917 172)  (917 172)  LC_6 Logic Functioning bit
 (45 12)  (919 172)  (919 172)  LC_6 Logic Functioning bit
 (47 12)  (921 172)  (921 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit
 (41 13)  (915 173)  (915 173)  LC_6 Logic Functioning bit
 (43 13)  (917 173)  (917 173)  LC_6 Logic Functioning bit
 (44 13)  (918 173)  (918 173)  LC_6 Logic Functioning bit
 (0 14)  (874 174)  (874 174)  routing T_17_10.glb_netwk_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_10

 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 6)  (947 166)  (947 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (14 10)  (942 170)  (942 170)  routing T_18_10.sp4_h_r_36 <X> T_18_10.lc_trk_g2_4
 (31 10)  (959 170)  (959 170)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 170)  (961 170)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 170)  (964 170)  LC_5 Logic Functioning bit
 (37 10)  (965 170)  (965 170)  LC_5 Logic Functioning bit
 (38 10)  (966 170)  (966 170)  LC_5 Logic Functioning bit
 (39 10)  (967 170)  (967 170)  LC_5 Logic Functioning bit
 (45 10)  (973 170)  (973 170)  LC_5 Logic Functioning bit
 (52 10)  (980 170)  (980 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (943 171)  (943 171)  routing T_18_10.sp4_h_r_36 <X> T_18_10.lc_trk_g2_4
 (16 11)  (944 171)  (944 171)  routing T_18_10.sp4_h_r_36 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (964 171)  (964 171)  LC_5 Logic Functioning bit
 (37 11)  (965 171)  (965 171)  LC_5 Logic Functioning bit
 (38 11)  (966 171)  (966 171)  LC_5 Logic Functioning bit
 (39 11)  (967 171)  (967 171)  LC_5 Logic Functioning bit
 (44 11)  (972 171)  (972 171)  LC_5 Logic Functioning bit
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_27_10

 (3 1)  (1405 161)  (1405 161)  routing T_27_10.sp12_h_l_23 <X> T_27_10.sp12_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_6 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (4 14)  (1730 174)  (1730 174)  routing T_33_10.span4_vert_b_14 <X> T_33_10.lc_trk_g1_6
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit
 (5 15)  (1731 175)  (1731 175)  routing T_33_10.span4_vert_b_14 <X> T_33_10.lc_trk_g1_6
 (7 15)  (1733 175)  (1733 175)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (8 11)  (500 155)  (500 155)  routing T_10_9.sp4_h_r_7 <X> T_10_9.sp4_v_t_42
 (9 11)  (501 155)  (501 155)  routing T_10_9.sp4_h_r_7 <X> T_10_9.sp4_v_t_42


LogicTile_11_9

 (2 4)  (548 148)  (548 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (4 14)  (604 158)  (604 158)  routing T_12_9.sp4_h_r_9 <X> T_12_9.sp4_v_t_44
 (5 15)  (605 159)  (605 159)  routing T_12_9.sp4_h_r_9 <X> T_12_9.sp4_v_t_44
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (2 8)  (656 152)  (656 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (3 0)  (765 144)  (765 144)  routing T_15_9.sp12_v_t_23 <X> T_15_9.sp12_v_b_0
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (4 14)  (766 158)  (766 158)  routing T_15_9.sp4_h_r_3 <X> T_15_9.sp4_v_t_44
 (6 14)  (768 158)  (768 158)  routing T_15_9.sp4_h_r_3 <X> T_15_9.sp4_v_t_44
 (5 15)  (767 159)  (767 159)  routing T_15_9.sp4_h_r_3 <X> T_15_9.sp4_v_t_44
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (835 159)  (835 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_9

 (3 3)  (877 147)  (877 147)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_l_23
 (3 4)  (877 148)  (877 148)  routing T_17_9.sp12_v_t_23 <X> T_17_9.sp12_h_r_0
 (9 11)  (883 155)  (883 155)  routing T_17_9.sp4_v_b_11 <X> T_17_9.sp4_v_t_42
 (10 11)  (884 155)  (884 155)  routing T_17_9.sp4_v_b_11 <X> T_17_9.sp4_v_t_42
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (0 2)  (928 146)  (928 146)  routing T_18_9.glb_netwk_6 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (1 2)  (929 146)  (929 146)  routing T_18_9.glb_netwk_6 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (942 149)  (942 149)  routing T_18_9.sp4_r_v_b_24 <X> T_18_9.lc_trk_g1_0
 (17 5)  (945 149)  (945 149)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (32 8)  (960 152)  (960 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 152)  (962 152)  routing T_18_9.lc_trk_g1_0 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 152)  (964 152)  LC_4 Logic Functioning bit
 (37 8)  (965 152)  (965 152)  LC_4 Logic Functioning bit
 (38 8)  (966 152)  (966 152)  LC_4 Logic Functioning bit
 (39 8)  (967 152)  (967 152)  LC_4 Logic Functioning bit
 (45 8)  (973 152)  (973 152)  LC_4 Logic Functioning bit
 (52 8)  (980 152)  (980 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (964 153)  (964 153)  LC_4 Logic Functioning bit
 (37 9)  (965 153)  (965 153)  LC_4 Logic Functioning bit
 (38 9)  (966 153)  (966 153)  LC_4 Logic Functioning bit
 (39 9)  (967 153)  (967 153)  LC_4 Logic Functioning bit
 (44 9)  (972 153)  (972 153)  LC_4 Logic Functioning bit
 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (928 158)  (928 158)  routing T_18_9.glb_netwk_4 <X> T_18_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 158)  (929 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_20_9

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9

 (3 2)  (1351 146)  (1351 146)  routing T_26_9.sp12_v_t_23 <X> T_26_9.sp12_h_l_23


LogicTile_27_9

 (2 12)  (1404 156)  (1404 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_9



LogicTile_29_9

 (19 2)  (1529 146)  (1529 146)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 6)  (1529 150)  (1529 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_30_9

 (13 12)  (1577 156)  (1577 156)  routing T_30_9.sp4_h_l_46 <X> T_30_9.sp4_v_b_11
 (12 13)  (1576 157)  (1576 157)  routing T_30_9.sp4_h_l_46 <X> T_30_9.sp4_v_b_11


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (9 11)  (883 139)  (883 139)  routing T_17_8.sp4_v_b_11 <X> T_17_8.sp4_v_t_42
 (10 11)  (884 139)  (884 139)  routing T_17_8.sp4_v_b_11 <X> T_17_8.sp4_v_t_42


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8

 (3 12)  (1039 140)  (1039 140)  routing T_20_8.sp12_v_t_22 <X> T_20_8.sp12_h_r_1


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8

 (3 9)  (1675 137)  (1675 137)  routing T_32_8.sp12_h_l_22 <X> T_32_8.sp12_v_b_1


IO_Tile_33_8

 (14 3)  (1740 131)  (1740 131)  routing T_33_8.span4_vert_t_13 <X> T_33_8.span4_vert_b_1


LogicTile_4_7

 (5 1)  (185 113)  (185 113)  routing T_4_7.sp4_h_r_0 <X> T_4_7.sp4_v_b_0


LogicTile_6_7

 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (288 118)  (288 118)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (26 8)  (314 120)  (314 120)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_4/in_0
 (37 8)  (325 120)  (325 120)  LC_4 Logic Functioning bit
 (39 8)  (327 120)  (327 120)  LC_4 Logic Functioning bit
 (40 8)  (328 120)  (328 120)  LC_4 Logic Functioning bit
 (42 8)  (330 120)  (330 120)  LC_4 Logic Functioning bit
 (46 8)  (334 120)  (334 120)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (317 121)  (317 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (324 121)  (324 121)  LC_4 Logic Functioning bit
 (38 9)  (326 121)  (326 121)  LC_4 Logic Functioning bit
 (41 9)  (329 121)  (329 121)  LC_4 Logic Functioning bit
 (43 9)  (331 121)  (331 121)  LC_4 Logic Functioning bit


LogicTile_7_7

 (3 6)  (345 118)  (345 118)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_v_t_23


LogicTile_16_7

 (36 8)  (852 120)  (852 120)  LC_4 Logic Functioning bit
 (37 8)  (853 120)  (853 120)  LC_4 Logic Functioning bit
 (38 8)  (854 120)  (854 120)  LC_4 Logic Functioning bit
 (39 8)  (855 120)  (855 120)  LC_4 Logic Functioning bit
 (40 8)  (856 120)  (856 120)  LC_4 Logic Functioning bit
 (41 8)  (857 120)  (857 120)  LC_4 Logic Functioning bit
 (42 8)  (858 120)  (858 120)  LC_4 Logic Functioning bit
 (43 8)  (859 120)  (859 120)  LC_4 Logic Functioning bit
 (48 8)  (864 120)  (864 120)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (36 9)  (852 121)  (852 121)  LC_4 Logic Functioning bit
 (37 9)  (853 121)  (853 121)  LC_4 Logic Functioning bit
 (38 9)  (854 121)  (854 121)  LC_4 Logic Functioning bit
 (39 9)  (855 121)  (855 121)  LC_4 Logic Functioning bit
 (40 9)  (856 121)  (856 121)  LC_4 Logic Functioning bit
 (41 9)  (857 121)  (857 121)  LC_4 Logic Functioning bit
 (42 9)  (858 121)  (858 121)  LC_4 Logic Functioning bit
 (43 9)  (859 121)  (859 121)  LC_4 Logic Functioning bit


LogicTile_17_7

 (3 0)  (877 112)  (877 112)  routing T_17_7.sp12_v_t_23 <X> T_17_7.sp12_v_b_0


LogicTile_19_7

 (11 12)  (993 124)  (993 124)  routing T_19_7.sp4_v_t_38 <X> T_19_7.sp4_v_b_11
 (13 12)  (995 124)  (995 124)  routing T_19_7.sp4_v_t_38 <X> T_19_7.sp4_v_b_11


LogicTile_20_7

 (3 1)  (1039 113)  (1039 113)  routing T_20_7.sp12_h_l_23 <X> T_20_7.sp12_v_b_0


LogicTile_24_7

 (13 12)  (1265 124)  (1265 124)  routing T_24_7.sp4_v_t_46 <X> T_24_7.sp4_v_b_11


LogicTile_29_7

 (4 9)  (1514 121)  (1514 121)  routing T_29_7.sp4_v_t_36 <X> T_29_7.sp4_h_r_6


IO_Tile_33_7

 (13 13)  (1739 125)  (1739 125)  routing T_33_7.span4_horz_43 <X> T_33_7.span4_vert_b_3


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (11 2)  (885 98)  (885 98)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_39
 (3 12)  (877 108)  (877 108)  routing T_17_6.sp12_v_t_22 <X> T_17_6.sp12_h_r_1


LogicTile_26_6

 (2 10)  (1350 106)  (1350 106)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_6

 (19 4)  (1529 100)  (1529 100)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (5 8)  (1515 104)  (1515 104)  routing T_29_6.sp4_v_t_43 <X> T_29_6.sp4_h_r_6
 (10 8)  (1520 104)  (1520 104)  routing T_29_6.sp4_v_t_39 <X> T_29_6.sp4_h_r_7
 (13 8)  (1523 104)  (1523 104)  routing T_29_6.sp4_h_l_45 <X> T_29_6.sp4_v_b_8
 (12 9)  (1522 105)  (1522 105)  routing T_29_6.sp4_h_l_45 <X> T_29_6.sp4_v_b_8


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 98)  (1730 98)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (5 2)  (1731 98)  (1731 98)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g0_3
 (6 2)  (1732 98)  (1732 98)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g0_3
 (7 2)  (1733 98)  (1733 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (1734 98)  (1734 98)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g0_3
 (4 3)  (1730 99)  (1730 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (5 3)  (1731 99)  (1731 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (6 3)  (1732 99)  (1732 99)  routing T_33_6.span4_horz_42 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (8 3)  (1734 99)  (1734 99)  routing T_33_6.span4_horz_43 <X> T_33_6.lc_trk_g0_3
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_3 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


LogicTile_14_5

 (2 12)  (710 92)  (710 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_5

 (3 12)  (877 92)  (877 92)  routing T_17_5.sp12_v_t_22 <X> T_17_5.sp12_h_r_1
 (12 15)  (886 95)  (886 95)  routing T_17_5.sp4_h_l_46 <X> T_17_5.sp4_v_t_46


LogicTile_18_5

 (3 7)  (931 87)  (931 87)  routing T_18_5.sp12_h_l_23 <X> T_18_5.sp12_v_t_23


LogicTile_23_5

 (3 12)  (1201 92)  (1201 92)  routing T_23_5.sp12_v_t_22 <X> T_23_5.sp12_h_r_1


LogicTile_26_5

 (2 10)  (1350 90)  (1350 90)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_5

 (13 8)  (1523 88)  (1523 88)  routing T_29_5.sp4_h_l_45 <X> T_29_5.sp4_v_b_8
 (12 9)  (1522 89)  (1522 89)  routing T_29_5.sp4_h_l_45 <X> T_29_5.sp4_v_b_8


LogicTile_30_5

 (2 6)  (1566 86)  (1566 86)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (12 12)  (1576 92)  (1576 92)  routing T_30_5.sp4_v_t_46 <X> T_30_5.sp4_h_r_11


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 84)  (1734 84)  routing T_33_5.span4_vert_b_13 <X> T_33_5.lc_trk_g0_5
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_horz_35 <X> T_33_5.lc_trk_g1_3
 (6 10)  (1732 90)  (1732 90)  routing T_33_5.span4_horz_35 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (1734 90)  (1734 90)  routing T_33_5.span4_horz_35 <X> T_33_5.lc_trk_g1_3
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_43 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


LogicTile_14_4

 (2 12)  (710 76)  (710 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_4

 (3 12)  (819 76)  (819 76)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_r_1


LogicTile_17_4

 (12 15)  (886 79)  (886 79)  routing T_17_4.sp4_h_l_46 <X> T_17_4.sp4_v_t_46


LogicTile_18_4

 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_l_23 <X> T_18_4.sp12_v_t_23


LogicTile_28_4

 (3 13)  (1459 77)  (1459 77)  routing T_28_4.sp12_h_l_22 <X> T_28_4.sp12_h_r_1


LogicTile_32_4

 (19 5)  (1691 69)  (1691 69)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_1 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 70)  (1734 70)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g0_7
 (6 8)  (1732 72)  (1732 72)  routing T_33_4.span12_horz_9 <X> T_33_4.lc_trk_g1_1
 (7 8)  (1733 72)  (1733 72)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_4_3

 (6 4)  (186 52)  (186 52)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3
 (5 5)  (185 53)  (185 53)  routing T_4_3.sp4_v_t_37 <X> T_4_3.sp4_v_b_3


RAM_Tile_8_3

 (8 9)  (404 57)  (404 57)  routing T_8_3.sp4_h_r_7 <X> T_8_3.sp4_v_b_7


LogicTile_9_3

 (2 4)  (440 52)  (440 52)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1


LogicTile_15_3

 (3 2)  (765 50)  (765 50)  routing T_15_3.sp12_v_t_23 <X> T_15_3.sp12_h_l_23


LogicTile_18_3

 (3 12)  (931 60)  (931 60)  routing T_18_3.sp12_v_t_22 <X> T_18_3.sp12_h_r_1


LogicTile_19_3

 (9 9)  (991 57)  (991 57)  routing T_19_3.sp4_v_t_46 <X> T_19_3.sp4_v_b_7
 (10 9)  (992 57)  (992 57)  routing T_19_3.sp4_v_t_46 <X> T_19_3.sp4_v_b_7


LogicTile_21_3

 (19 14)  (1109 62)  (1109 62)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_3

 (11 0)  (1263 48)  (1263 48)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_v_b_2
 (12 1)  (1264 49)  (1264 49)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_v_b_2
 (11 8)  (1263 56)  (1263 56)  routing T_24_3.sp4_h_l_39 <X> T_24_3.sp4_v_b_8
 (13 8)  (1265 56)  (1265 56)  routing T_24_3.sp4_h_l_39 <X> T_24_3.sp4_v_b_8
 (12 9)  (1264 57)  (1264 57)  routing T_24_3.sp4_h_l_39 <X> T_24_3.sp4_v_b_8


LogicTile_27_3

 (19 6)  (1421 54)  (1421 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_3

 (4 13)  (1514 61)  (1514 61)  routing T_29_3.sp4_v_t_41 <X> T_29_3.sp4_h_r_9


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_4 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 60)  (1730 60)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (4 13)  (1730 61)  (1730 61)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (5 13)  (1731 61)  (1731 61)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (6 13)  (1732 61)  (1732 61)  routing T_33_3.span4_horz_44 <X> T_33_3.lc_trk_g1_4
 (7 13)  (1733 61)  (1733 61)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_11_2

 (3 0)  (549 32)  (549 32)  routing T_11_2.sp12_v_t_23 <X> T_11_2.sp12_v_b_0


LogicTile_29_2

 (10 0)  (1520 32)  (1520 32)  routing T_29_2.sp4_v_t_45 <X> T_29_2.sp4_h_r_1


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 44)  (1730 44)  routing T_33_2.span4_horz_36 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_horz_36 <X> T_33_2.lc_trk_g1_4
 (6 13)  (1732 45)  (1732 45)  routing T_33_2.span4_horz_36 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_12_1

 (3 0)  (603 16)  (603 16)  routing T_12_1.sp12_v_t_23 <X> T_12_1.sp12_v_b_0


LogicTile_18_1

 (3 4)  (931 20)  (931 20)  routing T_18_1.sp12_v_t_23 <X> T_18_1.sp12_h_r_0


LogicTile_24_1

 (2 4)  (1254 20)  (1254 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_27_1

 (8 9)  (1410 25)  (1410 25)  routing T_27_1.sp4_h_l_42 <X> T_27_1.sp4_v_b_7
 (9 9)  (1411 25)  (1411 25)  routing T_27_1.sp4_h_l_42 <X> T_27_1.sp4_v_b_7


LogicTile_29_1

 (12 8)  (1522 24)  (1522 24)  routing T_29_1.sp4_v_t_45 <X> T_29_1.sp4_h_r_8


LogicTile_32_1

 (12 4)  (1684 20)  (1684 20)  routing T_32_1.sp4_v_t_40 <X> T_32_1.sp4_h_r_5


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (5 4)  (1731 20)  (1731 20)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g0_5
 (6 4)  (1732 20)  (1732 20)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g0_5
 (7 4)  (1733 20)  (1733 20)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (1734 20)  (1734 20)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g0_5
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (8 5)  (1734 21)  (1734 21)  routing T_33_1.span4_horz_45 <X> T_33_1.lc_trk_g0_5
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_5 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1732 28)  (1732 28)  routing T_33_1.span4_horz_5 <X> T_33_1.lc_trk_g1_5
 (7 12)  (1733 28)  (1733 28)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_5 lc_trk_g1_5
 (8 12)  (1734 28)  (1734 28)  routing T_33_1.span4_horz_5 <X> T_33_1.lc_trk_g1_5
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (5 2)  (197 12)  (197 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (6 2)  (198 12)  (198 12)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (7 2)  (199 12)  (199 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (200 13)  (200 13)  routing T_4_0.span4_vert_27 <X> T_4_0.lc_trk_g0_3
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g0_3 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 14)  (413 0)  (413 0)  routing T_8_0.span4_vert_31 <X> T_8_0.lc_trk_g1_7
 (6 14)  (414 0)  (414 0)  routing T_8_0.span4_vert_31 <X> T_8_0.lc_trk_g1_7
 (7 14)  (415 0)  (415 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
 (8 15)  (416 1)  (416 1)  routing T_8_0.span4_vert_31 <X> T_8_0.lc_trk_g1_7


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (563 12)  (563 12)  routing T_11_0.span12_vert_3 <X> T_11_0.lc_trk_g0_3
 (7 2)  (565 12)  (565 12)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (566 12)  (566 12)  routing T_11_0.span12_vert_3 <X> T_11_0.lc_trk_g0_3
 (8 3)  (566 13)  (566 13)  routing T_11_0.span12_vert_3 <X> T_11_0.lc_trk_g0_3
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_3 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (616 7)  (616 7)  routing T_12_0.span12_vert_0 <X> T_12_0.lc_trk_g1_0
 (4 9)  (616 6)  (616 6)  routing T_12_0.span12_vert_0 <X> T_12_0.lc_trk_g1_0
 (5 9)  (617 6)  (617 6)  routing T_12_0.span12_vert_0 <X> T_12_0.lc_trk_g1_0
 (7 9)  (619 6)  (619 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (6 10)  (618 4)  (618 4)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (7 10)  (619 4)  (619 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_0 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (8 11)  (620 5)  (620 5)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (4 9)  (778 6)  (778 6)  routing T_15_0.span12_vert_16 <X> T_15_0.lc_trk_g1_0
 (6 9)  (780 6)  (780 6)  routing T_15_0.span12_vert_16 <X> T_15_0.lc_trk_g1_0
 (7 9)  (781 6)  (781 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_0 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (4 7)  (832 9)  (832 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (6 7)  (834 9)  (834 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (6 5)  (892 10)  (892 10)  routing T_17_0.span12_vert_12 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_12 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_19_0

 (13 3)  (1017 13)  (1017 13)  routing T_19_0.span4_vert_31 <X> T_19_0.span4_horz_r_1


IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (6 13)  (1054 2)  (1054 2)  routing T_20_0.span12_vert_12 <X> T_20_0.lc_trk_g1_4
 (7 13)  (1055 2)  (1055 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (1161 11)  (1161 11)  routing T_22_0.span4_horz_r_13 <X> T_22_0.lc_trk_g0_5
 (7 4)  (1163 11)  (1163 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1164 11)  (1164 11)  routing T_22_0.span4_horz_r_13 <X> T_22_0.lc_trk_g0_5
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_5 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (5 3)  (1269 13)  (1269 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 8)  (1268 7)  (1268 7)  routing T_24_0.span4_vert_32 <X> T_24_0.lc_trk_g1_0
 (5 9)  (1269 6)  (1269 6)  routing T_24_0.span4_vert_32 <X> T_24_0.lc_trk_g1_0
 (6 9)  (1270 6)  (1270 6)  routing T_24_0.span4_vert_32 <X> T_24_0.lc_trk_g1_0
 (7 9)  (1271 6)  (1271 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_0 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span4_horz_r_11 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1326 4)  (1326 4)  routing T_25_0.span4_horz_r_11 <X> T_25_0.lc_trk_g1_3


IO_Tile_27_0

 (13 3)  (1437 13)  (1437 13)  routing T_27_0.span4_vert_7 <X> T_27_0.span4_horz_r_1
 (14 3)  (1438 13)  (1438 13)  routing T_27_0.span4_vert_7 <X> T_27_0.span4_horz_r_1
 (12 12)  (1436 3)  (1436 3)  routing T_27_0.span4_vert_43 <X> T_27_0.span4_horz_l_15


IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_5 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g1_5 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (5 12)  (1473 3)  (1473 3)  routing T_28_0.span4_horz_r_5 <X> T_28_0.lc_trk_g1_5
 (7 12)  (1475 3)  (1475 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1476 2)  (1476 2)  routing T_28_0.span4_horz_r_5 <X> T_28_0.lc_trk_g1_5

