--
-- Generated by VASY
--
ENTITY sff1r_x4 IS
PORT(
  ck	: IN BIT;
  i	: IN BIT;
  nrst	: IN BIT;
  q	: OUT BIT;
  vdd	: IN BIT;
  vss	: IN BIT
);
END sff1r_x4;

ARCHITECTURE VBE OF sff1r_x4 IS

  SIGNAL sff_m	: REG_BIT REGISTER;
BEGIN

  q <= sff_m;
  LABEL0 : BLOCK  ((ck = '1') AND NOT(ck'STABLE) )
  BEGIN
    sff_m <= GUARDED i WHEN nrst ELSE '0';
  END BLOCK LABEL0;
  LABEL1 : BLOCK  (nrst = '0' )
  BEGIN
    sff_m <= GUARDED '0';
  END BLOCK LABEL1;
END VBE;
