INFO: [VRFC 10-163] Analyzing VHDL file "E:/Studia/S5/PUL/prj/uP_FPGA/project/rtl/auto_baud_rate_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity auto_baud_rate_control
INFO: [VRFC 10-307] analyzing entity jtag_loader_6
