+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024
+ speed3d_r2c fftw float 1024 1024 1024

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      1024x1024x1024
MPI ranks: 8192
Grids: (16, 16, 32)  (1, 64, 128)  (64, 1, 128)  (64, 128, 1)  (16, 16, 32)  
Time per run: 0.0660756 (s)
Performance:  2437.53 GFlops/s
Memory usage: 4MB/rank
Tolerance:    0.0005
Max error:    1.31875e-06

Application 28483656 resources: utime ~922708s, stime ~4980s, Rss ~80708, inblocks ~13492724, outblocks ~2472
