/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -I arm/core_debug.bf                                                  \
     -O /home/nipo/projects/mutekh/cpu/arm32m/include/cpu/arm_coredebug.h      \
     -o cdefs cdefs_use_field_shift=1
*/

#ifndef _COREDEBUG_BFGEN_DEFS_
#define _COREDEBUG_BFGEN_DEFS_

/** Debug Fault Status Register @multiple */
#define COREDEBUG_DFSR_ADDR                          0xe000ed30
/** Indicates a active halt request debug event @multiple */
  #define COREDEBUG_DFSR_HALTED                    0x00000001
  #define COREDEBUG_DFSR_HALTED_SHIFT              0
/** Indicates a debug event generated by BKPT instruction execution or a
   breakpoint match in FPB @multiple */
  #define COREDEBUG_DFSR_BKPT                      0x00000002
  #define COREDEBUG_DFSR_BKPT_SHIFT                1
/** Indicates a debug event generated by the DWT @multiple */
  #define COREDEBUG_DFSR_DWTTRAP                   0x00000004
  #define COREDEBUG_DFSR_DWTTRAP_SHIFT             2
/** Indicates triggering of a Vector catch @multiple */
  #define COREDEBUG_DFSR_VCATCH                    0x00000008
  #define COREDEBUG_DFSR_VCATCH_SHIFT              3
/** Indicates a debug event generated because of the assertion of EDBGRQ
   @multiple */
  #define COREDEBUG_DFSR_EXTERNAL                  0x00000010
  #define COREDEBUG_DFSR_EXTERNAL_SHIFT            4

/** Debug Halting Control and Status Register @multiple */
#define COREDEBUG_DHCSR_ADDR                         0xe000edf0

/** Debug Core Register Selector Register @multiple */
#define COREDEBUG_DCRSR_ADDR                         0xe000edf4
/** Specifies the ARM core, special-purpose, or Floating-point register @multiple
   */
  #define COREDEBUG_DCRSR_REGSEL_SHIFT             0
  #define COREDEBUG_DCRSR_REGSEL(v)                ((v) << 0)
  #define COREDEBUG_DCRSR_REGSEL_SET(x, v)         do { (x) = (((x) & ~0x7f) | ((v) << 0)); } while(0)
  #define COREDEBUG_DCRSR_REGSEL_GET(x)            (((x) >> 0) & 0x7f)
/** Specifies the access type for the transfer @multiple */
  #define COREDEBUG_DCRSR_REGWNR                   0x00010000
  #define COREDEBUG_DCRSR_REGWNR_SHIFT             16

/** Debug Core Register Data Register @multiple */
#define COREDEBUG_DCRDR_ADDR                         0xe000edf8

/** Debug Exception and Monitor Control Register @multiple */
#define COREDEBUG_DEMCR_ADDR                         0xe000edfc
/** Trace enable @multiple */
  #define COREDEBUG_DEMCR_TRACEENA                 0x01000000
  #define COREDEBUG_DEMCR_TRACEENA_SHIFT           24

#endif

