armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_general_call.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_general_call.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_50kHz_var_duty.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_50kHz_var_duty.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_250kHz.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_250kHz.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_100kHz_var_duty.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_100kHz_var_duty.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_fna.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna_sdbs.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_fna_sdbs.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_send_start_byte.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_send_start_byte.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_400kHz.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_400kHz.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/interrupt_check.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/interrupt_check.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/pad_check.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/pad_check.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_300kHz.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_300kHz.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_300kHz_var_duty.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_300kHz_var_duty.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_nack_addr.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_nack_addr.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_1MHz_var_duty.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_1MHz_var_duty.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_rx_fna.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_rx_fna.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_200kHz.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_200kHz.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_200kHz_var_duty.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_200kHz_var_duty.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_100kHz.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_100kHz.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_250kHz_var_duty.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_250kHz_var_duty.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_50kHz.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_50kHz.mk
armclang --verbose -mlittle-endian -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -c -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_400kHz_var_duty.c -MM -MF /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_400kHz_var_duty.mk
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_general_call.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_general_call.c
[Info] Collecting object file master_general_call.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_50kHz_var_duty.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_50kHz_var_duty.c
[Info] Collecting object file master_tx_50kHz_var_duty.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_250kHz.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_250kHz.c
[Info] Collecting object file master_tx_250kHz.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_100kHz_var_duty.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_100kHz_var_duty.c
[Info] Collecting object file master_tx_100kHz_var_duty.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna.c
[Info] Collecting object file renesas_slave_rx_fna.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna_sdbs.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/renesas_slave_rx_fna_sdbs.c
[Info] Collecting object file renesas_slave_rx_fna_sdbs.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_send_start_byte.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_send_start_byte.c
[Info] Collecting object file master_send_start_byte.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_400kHz.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_400kHz.c
[Info] Collecting object file master_tx_400kHz.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/interrupt_check.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/interrupt_check.c
[Info] Collecting object file interrupt_check.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx.c
[Info] Collecting object file master_tx.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/pad_check.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/pad_check.c
[Info] Collecting object file pad_check.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_300kHz.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_300kHz.c
[Info] Collecting object file master_tx_300kHz.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_300kHz_var_duty.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_300kHz_var_duty.c
[Info] Collecting object file master_tx_300kHz_var_duty.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_nack_addr.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_nack_addr.c
[Info] Collecting object file slave_nack_addr.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_1MHz_var_duty.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_1MHz_var_duty.c
[Info] Collecting object file master_tx_1MHz_var_duty.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_rx_fna.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/slave_rx_fna.c
[Info] Collecting object file slave_rx_fna.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_200kHz.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_200kHz.c
[Info] Collecting object file master_tx_200kHz.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_200kHz_var_duty.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_200kHz_var_duty.c
[Info] Collecting object file master_tx_200kHz_var_duty.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_100kHz.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_100kHz.c
[Info] Collecting object file master_tx_100kHz.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_250kHz_var_duty.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_250kHz_var_duty.c
[Info] Collecting object file master_tx_250kHz_var_duty.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_50kHz.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_50kHz.c
[Info] Collecting object file master_tx_50kHz.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Compiling /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_400kHz_var_duty.c...
armclang --verbose -mlittle-endian -c -O1 --target=arm-arm-non-eabi -mcpu=cortex-r52 -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include -D __AARCH32 -D __USE_DDR /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/master_tx_400kHz_var_duty.c
[Info] Collecting object file master_tx_400kHz_var_duty.o...
mv -f *.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Linking object files...
armlink --map --remove --info=unused --datacompressor off --entry=0x00000000 --scatter=/design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/scatters/scatter_ddr.scat --errors=error.log /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/retarget.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_general_call.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_tx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_dma.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_50kHz_var_duty.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/srst_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/exception_handlers.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/main.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_250kHz.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_100kHz_var_duty.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_sdbs.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_fna.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_tx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_rx_dma.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_fna_sdbs.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_rx_dma.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_send_start_byte.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_400kHz.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/interrupt_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/pad_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_dma_continuous.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_rx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_delay.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/sim_utils.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_300kHz.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_rx_e2e.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_rpt_master_rx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_arbitration_lost.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_300kHz_var_duty.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_fsb.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_nack_addr.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_1MHz_var_duty.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_tx_dma.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_tx_delay.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/reg_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/i2c.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_rx_dma_continuous.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_general_call.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_rx_fna.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_200kHz.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_200kHz_var_duty.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_100kHz.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/i2c_utils.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/dmac.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/slave_tx_delay.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_250kHz_var_duty.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx_fna_delay.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/mstp_check.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_50kHz.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/renesas_slave_rx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/pfc.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_tx_400kHz_var_duty.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/gic.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/cpg.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/master_rx.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/vectors_ca76.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/startup_cr52.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/mpu_cr52.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/vectors_cr52.o /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/startup_ca76.o --output=image.elf

==============================================================================

Removing Unused input sections from the image.

    Removing retarget.o(.text), (0 bytes).
    Removing retarget.o(.ARM.exidx.text._sys_exit), (8 bytes).
    Removing retarget.o(.text._ttywrch), (4 bytes).
    Removing retarget.o(.ARM.exidx.text._ttywrch), (8 bytes).
    Removing retarget.o(.text._sys_command_string), (8 bytes).
    Removing retarget.o(.ARM.exidx.text._sys_command_string), (8 bytes).
    Removing master_general_call.o(.text), (0 bytes).
    Removing master_general_call.o(.ARM.exidx.text.master_general_call), (8 bytes).
    Removing master_general_call.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_general_call.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing slave_tx.o(.text), (0 bytes).
    Removing slave_tx.o(.ARM.exidx.text.slave_tx), (8 bytes).
    Removing slave_tx.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing slave_tx.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_dma.o(.text), (0 bytes).
    Removing master_tx_dma.o(.ARM.exidx.text.master_tx_dma), (8 bytes).
    Removing master_tx_dma.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_dma.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_dma.o(.ARM.exidx.text.sdmac1ch0InterruptHandler), (8 bytes).
    Removing master_tx_dma.o(.ARM.exidx.text.sdmac1ch1InterruptHandler), (8 bytes).
    Removing master_tx_50kHz_var_duty.o(.text), (0 bytes).
    Removing master_tx_50kHz_var_duty.o(.ARM.exidx.text.master_tx_50kHz_var_duty), (8 bytes).
    Removing master_tx_50kHz_var_duty.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_50kHz_var_duty.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing srst_check.o(.text), (0 bytes).
    Removing srst_check.o(.ARM.exidx.text.srst_check), (8 bytes).
    Removing srst_check.o(.ARM.exidx.text.checkReg), (8 bytes).
    Removing exception_handlers.o(.text), (0 bytes).
    Removing exception_handlers.o(.ARM.exidx.text.UndefinedInstruction_Handler), (8 bytes).
    Removing exception_handlers.o(.ARM.exidx.text.SupervisorCall_Handler), (8 bytes).
    Removing exception_handlers.o(.ARM.exidx.text.PrefetchAbort_Handler), (8 bytes).
    Removing exception_handlers.o(.ARM.exidx.text.DataAbort_Handler), (8 bytes).
    Removing exception_handlers.o(.ARM.exidx.text.IRQ_Handler), (8 bytes).
    Removing main.o(.text), (0 bytes).
    Removing main.o(.ARM.exidx.text.main), (8 bytes).
    Removing main.o(.ARM.use_no_argv), (4 bytes).
    Removing master_tx_250kHz.o(.text), (0 bytes).
    Removing master_tx_250kHz.o(.ARM.exidx.text.master_tx_250kHz), (8 bytes).
    Removing master_tx_250kHz.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_250kHz.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_100kHz_var_duty.o(.text), (0 bytes).
    Removing master_tx_100kHz_var_duty.o(.ARM.exidx.text.master_tx_100kHz_var_duty), (8 bytes).
    Removing master_tx_100kHz_var_duty.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_100kHz_var_duty.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing renesas_slave_rx_sdbs.o(.text), (0 bytes).
    Removing renesas_slave_rx_sdbs.o(.ARM.exidx.text.renesas_slave_rx_sdbs), (8 bytes).
    Removing renesas_slave_rx_sdbs.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing renesas_slave_rx_sdbs.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing renesas_slave_rx_fna.o(.text), (0 bytes).
    Removing renesas_slave_rx_fna.o(.ARM.exidx.text.renesas_slave_rx_fna), (8 bytes).
    Removing renesas_slave_rx_fna.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing renesas_slave_rx_fna.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing renesas_slave_tx.o(.text), (0 bytes).
    Removing renesas_slave_tx.o(.ARM.exidx.text.renesas_slave_tx), (8 bytes).
    Removing renesas_slave_tx.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing renesas_slave_tx.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing slave_rx_dma.o(.text), (0 bytes).
    Removing slave_rx_dma.o(.ARM.exidx.text.slave_rx_dma), (8 bytes).
    Removing slave_rx_dma.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing slave_rx_dma.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing slave_rx_dma.o(.ARM.exidx.text.sdmac1ch0InterruptHandler), (8 bytes).
    Removing slave_rx_dma.o(.ARM.exidx.text.sdmac1ch1InterruptHandler), (8 bytes).
    Removing renesas_slave_rx_fna_sdbs.o(.text), (0 bytes).
    Removing renesas_slave_rx_fna_sdbs.o(.ARM.exidx.text.renesas_slave_rx_fna_sdbs), (8 bytes).
    Removing renesas_slave_rx_fna_sdbs.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing renesas_slave_rx_fna_sdbs.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_rx_dma.o(.text), (0 bytes).
    Removing master_rx_dma.o(.ARM.exidx.text.master_rx_dma), (8 bytes).
    Removing master_rx_dma.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_rx_dma.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_rx_dma.o(.ARM.exidx.text.sdmac1ch0InterruptHandler), (8 bytes).
    Removing master_rx_dma.o(.ARM.exidx.text.sdmac1ch1InterruptHandler), (8 bytes).
    Removing master_send_start_byte.o(.text), (0 bytes).
    Removing master_send_start_byte.o(.ARM.exidx.text.master_send_start_byte), (8 bytes).
    Removing master_send_start_byte.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_send_start_byte.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_400kHz.o(.text), (0 bytes).
    Removing master_tx_400kHz.o(.ARM.exidx.text.master_tx_400kHz), (8 bytes).
    Removing master_tx_400kHz.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_400kHz.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing interrupt_check.o(.text), (0 bytes).
    Removing interrupt_check.o(.ARM.exidx.text.interrupt_check), (8 bytes).
    Removing interrupt_check.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing interrupt_check.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx.o(.text), (0 bytes).
    Removing master_tx.o(.ARM.exidx.text.master_tx), (8 bytes).
    Removing master_tx.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing pad_check.o(.text), (0 bytes).
    Removing pad_check.o(.ARM.exidx.text.pad_check), (8 bytes).
    Removing pad_check.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing pad_check.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_dma_continuous.o(.text), (0 bytes).
    Removing master_tx_dma_continuous.o(.ARM.exidx.text.master_tx_dma_continuous), (8 bytes).
    Removing master_tx_dma_continuous.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_dma_continuous.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_dma_continuous.o(.ARM.exidx.text.sdmac1ch0InterruptHandler), (8 bytes).
    Removing master_tx_dma_continuous.o(.ARM.exidx.text.sdmac1ch1InterruptHandler), (8 bytes).
    Removing slave_rx.o(.text), (0 bytes).
    Removing slave_rx.o(.ARM.exidx.text.slave_rx), (8 bytes).
    Removing slave_rx.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing slave_rx.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing renesas_slave_rx_delay.o(.text), (0 bytes).
    Removing renesas_slave_rx_delay.o(.ARM.exidx.text.renesas_slave_rx_delay), (8 bytes).
    Removing sim_utils.o(.text), (0 bytes).
    Removing sim_utils.o(.ARM.exidx.text.Sim_Dump), (8 bytes).
    Removing sim_utils.o(.text.Sim_DumpCheck), (52 bytes).
    Removing sim_utils.o(.ARM.exidx.text.Sim_DumpCheck), (8 bytes).
    Removing sim_utils.o(.text.Sim_DumpSkip), (24 bytes).
    Removing sim_utils.o(.ARM.exidx.text.Sim_DumpSkip), (8 bytes).
    Removing sim_utils.o(.ARM.exidx.text.Sim_Stop), (8 bytes).
    Removing sim_utils.o(.ARM.exidx.text.Sim_Delay), (8 bytes).
    Removing sim_utils.o(.text.Sim_Judge), (40 bytes).
    Removing sim_utils.o(.ARM.exidx.text.Sim_Judge), (8 bytes).
    Removing sim_utils.o(.text.Sim_CopyToSRAM), (204 bytes).
    Removing sim_utils.o(.ARM.exidx.text.Sim_CopyToSRAM), (8 bytes).
    Removing sim_utils.o(.text.Sim_SetCR52BAR), (36 bytes).
    Removing sim_utils.o(.ARM.exidx.text.Sim_SetCR52BAR), (8 bytes).
    Removing master_tx_300kHz.o(.text), (0 bytes).
    Removing master_tx_300kHz.o(.ARM.exidx.text.master_tx_300kHz), (8 bytes).
    Removing master_tx_300kHz.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_300kHz.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing slave_rx_e2e.o(.text), (0 bytes).
    Removing slave_rx_e2e.o(.text.slave_rx_e2e), (1408 bytes).
    Removing slave_rx_e2e.o(.ARM.exidx.text.slave_rx_e2e), (8 bytes).
    Removing slave_rx_e2e.o(.rodata.masterConfig), (24 bytes).
    Removing slave_rx_e2e.o(.rodata.slaveConfig), (24 bytes).
    Removing slave_rx_e2e.o(.rodata.sendDataID), (4 bytes).
    Removing slave_rx_e2e.o(.rodata.sendData), (56 bytes).
    Removing slave_rx_e2e.o(.data.SendDataPkg), (16 bytes).
    Removing slave_rx_e2e.o(.bss.receiveData), (56 bytes).
    Removing slave_rx_e2e.o(.data.ReceiveDataPkg), (16 bytes).
    Removing master_tx_rpt_master_rx.o(.text), (0 bytes).
    Removing master_tx_rpt_master_rx.o(.ARM.exidx.text.master_tx_rpt_master_rx), (8 bytes).
    Removing master_tx_rpt_master_rx.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_rpt_master_rx.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_arbitration_lost.o(.text), (0 bytes).
    Removing master_arbitration_lost.o(.ARM.exidx.text.master_arbitration_lost), (8 bytes).
    Removing master_arbitration_lost.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_arbitration_lost.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_300kHz_var_duty.o(.text), (0 bytes).
    Removing master_tx_300kHz_var_duty.o(.ARM.exidx.text.master_tx_300kHz_var_duty), (8 bytes).
    Removing master_tx_300kHz_var_duty.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_300kHz_var_duty.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_fsb.o(.text), (0 bytes).
    Removing master_tx_fsb.o(.ARM.exidx.text.master_tx_fsb), (8 bytes).
    Removing master_tx_fsb.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_fsb.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing slave_nack_addr.o(.text), (0 bytes).
    Removing slave_nack_addr.o(.ARM.exidx.text.slave_nack_addr), (8 bytes).
    Removing slave_nack_addr.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing slave_nack_addr.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_1MHz_var_duty.o(.text), (0 bytes).
    Removing master_tx_1MHz_var_duty.o(.ARM.exidx.text.master_tx_1MHz_var_duty), (8 bytes).
    Removing master_tx_1MHz_var_duty.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_1MHz_var_duty.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing slave_tx_dma.o(.text), (0 bytes).
    Removing slave_tx_dma.o(.ARM.exidx.text.slave_tx_dma), (8 bytes).
    Removing slave_tx_dma.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing slave_tx_dma.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing slave_tx_dma.o(.ARM.exidx.text.sdmac1ch0InterruptHandler), (8 bytes).
    Removing slave_tx_dma.o(.ARM.exidx.text.sdmac1ch1InterruptHandler), (8 bytes).
    Removing renesas_slave_tx_delay.o(.text), (0 bytes).
    Removing renesas_slave_tx_delay.o(.ARM.exidx.text.renesas_slave_tx_delay), (8 bytes).
    Removing reg_check.o(.text), (0 bytes).
    Removing reg_check.o(.ARM.exidx.text.reg_check), (8 bytes).
    Removing reg_check.o(.ARM.exidx.text.checkReg), (8 bytes).
    Removing i2c.o(.text), (0 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveInit), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveEnable), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveDisable), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveSetAddress), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveEnableInterrupt), (8 bytes).
    Removing i2c.o(.text.I2C_slaveDisableInterrupt), (16 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveDisableInterrupt), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveGetInterruptStatus), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveClearInterruptStatus), (8 bytes).
    Removing i2c.o(.text.I2C_slaveForceNAK), (16 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveForceNAK), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveReceiveMultipleByteNext), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveReceiveMultipleByteStop), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveReceiveMultipleByteFinish), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveSetData), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveEnableDMAReceive), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveDisableDMAReceive), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveEnableDMATransmit), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveDisableDMATransmit), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterInit), (8 bytes).
    Removing i2c.o(.text.I2C_masterSetSlaveAddress), (16 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterSetSlaveAddress), (8 bytes).
    Removing i2c.o(.text.I2C_masterSetMode), (16 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterSetMode), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterEnable), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterDisable), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterEnableInterrupt), (8 bytes).
    Removing i2c.o(.text.I2C_masterDisableInterrupt), (16 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterDisableInterrupt), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterGetInterruptStatus), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterClearInterruptStatus), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterSendMultipleByteStart), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterSendMultipleByteNext), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterSendMultipleByteStop), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterReceiveStart), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterReceiveMultipleByteNext), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterReceiveMultipleByteStop), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterReceiveMultipleByteFinish), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterSetDMAContinuousTransferCount), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterSetDMAContinuousReceiveBlockCount), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterSetDMAContinuousTransmitBlockCount), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterEnableDMAContinuousReceive), (8 bytes).
    Removing i2c.o(.text.I2C_masterDisableDMAContinuousReceive), (16 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterDisableDMAContinuousReceive), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterEnableDMAContinuousTransmit), (8 bytes).
    Removing i2c.o(.text.I2C_masterDisableDMAContinuousTransmit), (16 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterDisableDMAContinuousTransmit), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterEnableDMAReceive), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterDisableDMAReceive), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterEnableDMATransmit), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterDisableDMATransmit), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterRestart), (8 bytes).
    Removing i2c.o(.text.I2C_slaveIsGeneralCall), (12 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_slaveIsGeneralCall), (8 bytes).
    Removing i2c.o(.text.I2C_masterIsArbitrationLost), (12 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterIsArbitrationLost), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterDisableStartGeneration), (8 bytes).
    Removing i2c.o(.text.I2C_masterEnableStartByteTransmit), (16 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterEnableStartByteTransmit), (8 bytes).
    Removing i2c.o(.ARM.exidx.text.I2C_masterDisableStartByteTransmit), (8 bytes).
    Removing master_rx_dma_continuous.o(.text), (0 bytes).
    Removing master_rx_dma_continuous.o(.ARM.exidx.text.master_rx_dma_continuous), (8 bytes).
    Removing master_rx_dma_continuous.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_rx_dma_continuous.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_rx_dma_continuous.o(.ARM.exidx.text.sdmac1ch0InterruptHandler), (8 bytes).
    Removing master_rx_dma_continuous.o(.ARM.exidx.text.sdmac1ch1InterruptHandler), (8 bytes).
    Removing slave_general_call.o(.text), (0 bytes).
    Removing slave_general_call.o(.ARM.exidx.text.slave_general_call), (8 bytes).
    Removing slave_general_call.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing slave_general_call.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing slave_rx_fna.o(.text), (0 bytes).
    Removing slave_rx_fna.o(.ARM.exidx.text.slave_rx_fna), (8 bytes).
    Removing slave_rx_fna.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing slave_rx_fna.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_200kHz.o(.text), (0 bytes).
    Removing master_tx_200kHz.o(.ARM.exidx.text.master_tx_200kHz), (8 bytes).
    Removing master_tx_200kHz.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_200kHz.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_200kHz_var_duty.o(.text), (0 bytes).
    Removing master_tx_200kHz_var_duty.o(.ARM.exidx.text.master_tx_200kHz_var_duty), (8 bytes).
    Removing master_tx_200kHz_var_duty.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_200kHz_var_duty.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing master_tx_100kHz.o(.text), (0 bytes).
    Removing master_tx_100kHz.o(.ARM.exidx.text.master_tx_100kHz), (8 bytes).
    Removing master_tx_100kHz.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_100kHz.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing i2c_utils.o(.text), (0 bytes).
    Removing i2c_utils.o(.text.I2C_modelEnable), (108 bytes).
    Removing i2c_utils.o(.ARM.exidx.text.I2C_modelEnable), (8 bytes).
    Removing i2c_utils.o(.ARM.exidx.text.I2C_modelDisable), (8 bytes).
    Removing i2c_utils.o(.ARM.exidx.text.I2C_modelConnect), (8 bytes).
    Removing i2c_utils.o(.ARM.exidx.text.I2C_configPins), (8 bytes).
    Removing i2c_utils.o(.ARM.exidx.text.I2C_releasePins), (8 bytes).
    Removing i2c_utils.o(.ARM.exidx.text.I2C_reset), (8 bytes).
    Removing dmac.o(.text), (0 bytes).
    Removing dmac.o(.ARM.exidx.text.DMAC_initDescriptorMemory), (8 bytes).
    Removing dmac.o(.text.DMAC_configAutoTransfer), (156 bytes).
    Removing dmac.o(.ARM.exidx.text.DMAC_configAutoTransfer), (8 bytes).
    Removing dmac.o(.text.DMAC_enableChannel), (16 bytes).
    Removing dmac.o(.ARM.exidx.text.DMAC_enableChannel), (8 bytes).
    Removing dmac.o(.text.DMAC_disableChannel), (16 bytes).
    Removing dmac.o(.ARM.exidx.text.DMAC_disableChannel), (8 bytes).
    Removing dmac.o(.text.DMAC_enable), (12 bytes).
    Removing dmac.o(.ARM.exidx.text.DMAC_enable), (8 bytes).
    Removing dmac.o(.text.DMAC_disable), (12 bytes).
    Removing dmac.o(.ARM.exidx.text.DMAC_disable), (8 bytes).
    Removing slave_tx_delay.o(.text), (0 bytes).
    Removing slave_tx_delay.o(.ARM.exidx.text.slave_tx_delay), (8 bytes).
    Removing master_tx_250kHz_var_duty.o(.text), (0 bytes).
    Removing master_tx_250kHz_var_duty.o(.ARM.exidx.text.master_tx_250kHz_var_duty), (8 bytes).
    Removing master_tx_250kHz_var_duty.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_250kHz_var_duty.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing renesas_slave_rx_fna_delay.o(.text), (0 bytes).
    Removing renesas_slave_rx_fna_delay.o(.ARM.exidx.text.renesas_slave_rx_fna_delay), (8 bytes).
    Removing mstp_check.o(.text), (0 bytes).
    Removing mstp_check.o(.ARM.exidx.text.mstp_check), (8 bytes).
    Removing mstp_check.o(.ARM.exidx.text.checkReg), (8 bytes).
    Removing master_tx_50kHz.o(.text), (0 bytes).
    Removing master_tx_50kHz.o(.ARM.exidx.text.master_tx_50kHz), (8 bytes).
    Removing master_tx_50kHz.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_50kHz.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing renesas_slave_rx.o(.text), (0 bytes).
    Removing renesas_slave_rx.o(.ARM.exidx.text.renesas_slave_rx), (8 bytes).
    Removing renesas_slave_rx.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing renesas_slave_rx.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing pfc.o(.text), (0 bytes).
    Removing pfc.o(.text.PFC_SetBit), (28 bytes).
    Removing pfc.o(.ARM.exidx.text.PFC_SetBit), (8 bytes).
    Removing pfc.o(.text.PFC_ClearBit), (36 bytes).
    Removing pfc.o(.ARM.exidx.text.PFC_ClearBit), (8 bytes).
    Removing pfc.o(.ARM.exidx.text.PFC_SetMultipleBit), (8 bytes).
    Removing pfc.o(.ARM.exidx.text.PFC_ClearMultipleBit), (8 bytes).
    Removing pfc.o(.text.PFC_WriteOr), (24 bytes).
    Removing pfc.o(.ARM.exidx.text.PFC_WriteOr), (8 bytes).
    Removing pfc.o(.text.PFC_WriteAnd), (24 bytes).
    Removing pfc.o(.ARM.exidx.text.PFC_WriteAnd), (8 bytes).
    Removing master_tx_400kHz_var_duty.o(.text), (0 bytes).
    Removing master_tx_400kHz_var_duty.o(.ARM.exidx.text.master_tx_400kHz_var_duty), (8 bytes).
    Removing master_tx_400kHz_var_duty.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_tx_400kHz_var_duty.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).
    Removing gic.o(.text), (0 bytes).
    Removing gic.o(.ARM.exidx.text.GIC_defaultHandler), (8 bytes).
    Removing gic.o(.ARM.exidx.text.GIC_enable), (8 bytes).
    Removing gic.o(.text.GIC_configInterrupt), (4 bytes).
    Removing gic.o(.ARM.exidx.text.GIC_configInterrupt), (8 bytes).
    Removing gic.o(.ARM.exidx.text.GIC_enableInterrupt), (8 bytes).
    Removing gic.o(.text.GIC_disableInterrupt), (40 bytes).
    Removing gic.o(.ARM.exidx.text.GIC_disableInterrupt), (8 bytes).
    Removing gic.o(.ARM.exidx.text.GIC_getACKID), (8 bytes).
    Removing gic.o(.ARM.exidx.text.GIC_endInterrupt), (8 bytes).
    Removing gic.o(.ARM.exidx.text.GIC_setInterruptHandler), (8 bytes).
    Removing gic.o(.ARM.exidx.text.GIC_executeInterruptHandler), (8 bytes).
    Removing cpg.o(.text), (0 bytes).
    Removing cpg.o(.ARM.exidx.text.CPG_SetBit), (8 bytes).
    Removing cpg.o(.ARM.exidx.text.CPG_ClearBit), (8 bytes).
    Removing cpg.o(.ARM.exidx.text.CPG_SetMultipleBit), (8 bytes).
    Removing cpg.o(.text.CPG_ClearMultipleBit), (32 bytes).
    Removing cpg.o(.ARM.exidx.text.CPG_ClearMultipleBit), (8 bytes).
    Removing cpg.o(.text.CPG_WriteAnd), (32 bytes).
    Removing cpg.o(.ARM.exidx.text.CPG_WriteAnd), (8 bytes).
    Removing cpg.o(.text.CPG_WriteOr), (32 bytes).
    Removing cpg.o(.ARM.exidx.text.CPG_WriteOr), (8 bytes).
    Removing master_rx.o(.text), (0 bytes).
    Removing master_rx.o(.ARM.exidx.text.master_rx), (8 bytes).
    Removing master_rx.o(.ARM.exidx.text.i2c0InterruptHandler), (8 bytes).
    Removing master_rx.o(.ARM.exidx.text.i2c1InterruptHandler), (8 bytes).

334 unused section(s) (total 4596 bytes) removed from the image.

==============================================================================

Memory Map of the image

  Image Entry point : 0x00000000

  Load Region LR0 (Base: 0x00000000, Size: 0x000013fc, Max: 0x07ffffff, ABSOLUTE)

    Execution Region ER00 (Base: 0x00000000, Size: 0x000013fc, Max: 0x03ffffff, ABSOLUTE)

    Base Addr    Size         Type   Attr      Idx    E Section Name        Object

    0x00000000   0x00001178   Code   RO          828  * STARTUP             startup_cr52.o
    0x00001178   0x00000008   Code   RO          833  * !!!main             c_8u.l(__main.o)
    0x00001180   0x0000003c   Code   RO          995    !!!scatter          c_8u.l(__scatter.o)
    0x000011bc   0x0000002c   Code   RO          997    !!handler_zi        c_8u.l(__scatter_zi.o)
    0x000011e8   0x000001d4   Code   RO          829  * MPU_INIT            mpu_cr52.o
    0x000013bc   0x00000008   Ven    RO          999    Veneer$$Code        anon$$obj.o
    0x000013c4   0x00000008   Ven    RO         1000    Veneer$$Code        anon$$obj.o
    0x000013cc   0x00000008   Ven    RO         1001    Veneer$$Code        anon$$obj.o
    0x000013d4   0x00000008   Ven    RO         1002    Veneer$$Code        anon$$obj.o
    0x000013dc   0x00000008   Ven    RO         1003    Veneer$$Code        anon$$obj.o
    0x000013e4   0x00000008   Ven    RO         1004    Veneer$$Code        anon$$obj.o
    0x000013ec   0x00000010   Data   RO          993    Region$$Table       anon$$obj.o


    Execution Region ER01 (Base: 0x04000000, Size: 0x00000000, Max: 0x03ffffff, ABSOLUTE)

    **** No section assigned to this execution region ****


    Execution Region ER02 (Base: 0xe6300000, Size: 0x00000000, Max: 0xffffffff, ABSOLUTE)

    **** No section assigned to this execution region ****



  Load Region LR1 (Base: 0x40000000, Size: 0x0000ac4c, Max: 0xbfffffff, ABSOLUTE)

    Execution Region ER10 (Base: 0x40000000, Size: 0x0000bac0, Max: 0xffffffff, ABSOLUTE)

    Base Addr    Size         Type   Attr      Idx    E Section Name        Object

    0x40000000   0x00000070   Code   RO          830  * VECTORS             vectors_cr52.o
    0x40000070   0x00000002   Code   RO          865    .ARM.Collect$$libinit$$00000000  c_8u.l(libinit.o)
    0x40000072   0x00000004   Code   RO          875    .ARM.Collect$$libinit$$00000001  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          878    .ARM.Collect$$libinit$$00000004  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          881    .ARM.Collect$$libinit$$0000000A  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          883    .ARM.Collect$$libinit$$0000000C  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          885    .ARM.Collect$$libinit$$0000000E  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          888    .ARM.Collect$$libinit$$00000011  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          890    .ARM.Collect$$libinit$$00000013  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          892    .ARM.Collect$$libinit$$00000015  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          894    .ARM.Collect$$libinit$$00000017  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          896    .ARM.Collect$$libinit$$00000019  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          898    .ARM.Collect$$libinit$$0000001B  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          900    .ARM.Collect$$libinit$$0000001D  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          902    .ARM.Collect$$libinit$$0000001F  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          904    .ARM.Collect$$libinit$$00000021  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          906    .ARM.Collect$$libinit$$00000023  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          908    .ARM.Collect$$libinit$$00000025  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          912    .ARM.Collect$$libinit$$0000002C  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          914    .ARM.Collect$$libinit$$0000002E  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          916    .ARM.Collect$$libinit$$00000030  c_8u.l(libinit2.o)
    0x40000076   0x00000000   Code   RO          918    .ARM.Collect$$libinit$$00000032  c_8u.l(libinit2.o)
    0x40000076   0x00000002   Code   RO          919    .ARM.Collect$$libinit$$00000033  c_8u.l(libinit2.o)
    0x40000078   0x00000002   Code   RO          942    .ARM.Collect$$libshutdown$$00000000  c_8u.l(libshutdown.o)
    0x4000007a   0x00000000   Code   RO          950    .ARM.Collect$$libshutdown$$00000002  c_8u.l(libshutdown2.o)
    0x4000007a   0x00000000   Code   RO          952    .ARM.Collect$$libshutdown$$00000004  c_8u.l(libshutdown2.o)
    0x4000007a   0x00000000   Code   RO          955    .ARM.Collect$$libshutdown$$00000007  c_8u.l(libshutdown2.o)
    0x4000007a   0x00000000   Code   RO          958    .ARM.Collect$$libshutdown$$0000000A  c_8u.l(libshutdown2.o)
    0x4000007a   0x00000000   Code   RO          960    .ARM.Collect$$libshutdown$$0000000C  c_8u.l(libshutdown2.o)
    0x4000007a   0x00000000   Code   RO          963    .ARM.Collect$$libshutdown$$0000000F  c_8u.l(libshutdown2.o)
    0x4000007a   0x00000002   Code   RO          964    .ARM.Collect$$libshutdown$$00000010  c_8u.l(libshutdown2.o)
    0x4000007c   0x00000000   Code   RO          835    .ARM.Collect$$rtentry$$00000000  c_8u.l(__rtentry.o)
    0x4000007c   0x00000000   Code   RO          837    .ARM.Collect$$rtentry$$00000002  c_8u.l(__rtentry2.o)
    0x4000007c   0x00000004   Code   RO          851    .ARM.Collect$$rtentry$$00000007  c_8u.l(__rtentry7.o)
    0x40000080   0x00000000   Code   RO          839    .ARM.Collect$$rtentry$$00000009  c_8u.l(__rtentry2.o)
    0x40000080   0x00000004   Code   RO          840    .ARM.Collect$$rtentry$$0000000A  c_8u.l(__rtentry2.o)
    0x40000084   0x00000000   Code   RO          842    .ARM.Collect$$rtentry$$0000000C  c_8u.l(__rtentry2.o)
    0x40000084   0x00000008   Code   RO          843    .ARM.Collect$$rtentry$$0000000D  c_8u.l(__rtentry2.o)
    0x4000008c   0x00000004   Code   RO          852    .ARM.Collect$$rtentry$$00002718  c_8u.l(__rtentry7.o)
    0x40000090   0x00000002   Code   RO          873    .ARM.Collect$$rtexit$$00000000  c_8u.l(rtexit.o)
    0x40000092   0x00000000   Code   RO          926    .ARM.Collect$$rtexit$$00000002  c_8u.l(rtexit2.o)
    0x40000092   0x00000004   Code   RO          927    .ARM.Collect$$rtexit$$00000003  c_8u.l(rtexit2.o)
    0x40000096   0x00000006   Code   RO          928    .ARM.Collect$$rtexit$$00000004  c_8u.l(rtexit2.o)
    0x4000009c   0x00000004   Code   RO          831    .text               c_8u.l(use_no_semi.o)
    0x400000a0   0x00000012   Code   RO          858    .text               c_8u.l(exit.o)
    0x400000b2   0x00000002   PAD
    0x400000b4   0x00000024   Code   RO          804    .text.CPG_ClearBit  cpg.o
    0x400000d8   0x00000024   Code   RO          802    .text.CPG_SetBit    cpg.o
    0x400000fc   0x00000020   Code   RO          806    .text.CPG_SetMultipleBit  cpg.o
    0x4000011c   0x00000030   Code   RO          679    .text.DMAC_initDescriptorMemory  dmac.o
    0x4000014c   0x0000000c   Code   RO           82    .text.DataAbort_Handler  exception_handlers.o
    0x40000158   0x00000004   Code   RO          782    .text.GIC_defaultHandler  gic.o
    0x4000015c   0x00000048   Code   RO          784    .text.GIC_enable    gic.o
    0x400001a4   0x000000a0   Code   RO          788    .text.GIC_enableInterrupt  gic.o
    0x40000244   0x0000000c   Code   RO          794    .text.GIC_endInterrupt  gic.o
    0x40000250   0x00000018   Code   RO          798    .text.GIC_executeInterruptHandler  gic.o
    0x40000268   0x0000001c   Code   RO          792    .text.GIC_getACKID  gic.o
    0x40000284   0x00000010   Code   RO          796    .text.GIC_setInterruptHandler  gic.o
    0x40000294   0x00000014   Code   RO          672    .text.I2C_configPins  i2c_utils.o
    0x400002a8   0x00000010   Code   RO          526    .text.I2C_masterClearInterruptStatus  i2c.o
    0x400002b8   0x00000010   Code   RO          518    .text.I2C_masterDisable  i2c.o
    0x400002c8   0x00000010   Code   RO          558    .text.I2C_masterDisableDMAReceive  i2c.o
    0x400002d8   0x00000010   Code   RO          562    .text.I2C_masterDisableDMATransmit  i2c.o
    0x400002e8   0x00000010   Code   RO          574    .text.I2C_masterDisableStartByteTransmit  i2c.o
    0x400002f8   0x00000010   Code   RO          570    .text.I2C_masterDisableStartGeneration  i2c.o
    0x40000308   0x00000010   Code   RO          516    .text.I2C_masterEnable  i2c.o
    0x40000318   0x00000010   Code   RO          548    .text.I2C_masterEnableDMAContinuousReceive  i2c.o
    0x40000328   0x00000010   Code   RO          552    .text.I2C_masterEnableDMAContinuousTransmit  i2c.o
    0x40000338   0x00000010   Code   RO          556    .text.I2C_masterEnableDMAReceive  i2c.o
    0x40000348   0x00000010   Code   RO          560    .text.I2C_masterEnableDMATransmit  i2c.o
    0x40000358   0x00000010   Code   RO          520    .text.I2C_masterEnableInterrupt  i2c.o
    0x40000368   0x0000000c   Code   RO          524    .text.I2C_masterGetInterruptStatus  i2c.o
    0x40000374   0x000001c4   Code   RO          510    .text.I2C_masterInit  i2c.o
    0x40000538   0x0000000c   Code   RO          540    .text.I2C_masterReceiveMultipleByteFinish  i2c.o
    0x40000544   0x0000000c   Code   RO          536    .text.I2C_masterReceiveMultipleByteNext  i2c.o
    0x40000550   0x00000018   Code   RO          538    .text.I2C_masterReceiveMultipleByteStop  i2c.o
    0x40000568   0x00000010   Code   RO          534    .text.I2C_masterReceiveStart  i2c.o
    0x40000578   0x00000018   Code   RO          564    .text.I2C_masterRestart  i2c.o
    0x40000590   0x00000008   Code   RO          530    .text.I2C_masterSendMultipleByteNext  i2c.o
    0x40000598   0x00000014   Code   RO          528    .text.I2C_masterSendMultipleByteStart  i2c.o
    0x400005ac   0x00000010   Code   RO          532    .text.I2C_masterSendMultipleByteStop  i2c.o
    0x400005bc   0x00000014   Code   RO          544    .text.I2C_masterSetDMAContinuousReceiveBlockCount  i2c.o
    0x400005d0   0x00000014   Code   RO          542    .text.I2C_masterSetDMAContinuousTransferCount  i2c.o
    0x400005e4   0x00000014   Code   RO          546    .text.I2C_masterSetDMAContinuousTransmitBlockCount  i2c.o
    0x400005f8   0x0000007c   Code   RO          670    .text.I2C_modelConnect  i2c_utils.o
    0x40000674   0x00000064   Code   RO          668    .text.I2C_modelDisable  i2c_utils.o
    0x400006d8   0x00000014   Code   RO          674    .text.I2C_releasePins  i2c_utils.o
    0x400006ec   0x00000030   Code   RO          676    .text.I2C_reset     i2c_utils.o
    0x4000071c   0x00000010   Code   RO          490    .text.I2C_slaveClearInterruptStatus  i2c.o
    0x4000072c   0x00000010   Code   RO          480    .text.I2C_slaveDisable  i2c.o
    0x4000073c   0x00000010   Code   RO          504    .text.I2C_slaveDisableDMAReceive  i2c.o
    0x4000074c   0x00000010   Code   RO          508    .text.I2C_slaveDisableDMATransmit  i2c.o
    0x4000075c   0x00000010   Code   RO          478    .text.I2C_slaveEnable  i2c.o
    0x4000076c   0x00000010   Code   RO          502    .text.I2C_slaveEnableDMAReceive  i2c.o
    0x4000077c   0x00000010   Code   RO          506    .text.I2C_slaveEnableDMATransmit  i2c.o
    0x4000078c   0x00000010   Code   RO          484    .text.I2C_slaveEnableInterrupt  i2c.o
    0x4000079c   0x0000000c   Code   RO          488    .text.I2C_slaveGetInterruptStatus  i2c.o
    0x400007a8   0x000001d4   Code   RO          476    .text.I2C_slaveInit  i2c.o
    0x4000097c   0x0000000c   Code   RO          498    .text.I2C_slaveReceiveMultipleByteFinish  i2c.o
    0x40000988   0x0000000c   Code   RO          494    .text.I2C_slaveReceiveMultipleByteNext  i2c.o
    0x40000994   0x00000018   Code   RO          496    .text.I2C_slaveReceiveMultipleByteStop  i2c.o
    0x400009ac   0x00000008   Code   RO          482    .text.I2C_slaveSetAddress  i2c.o
    0x400009b4   0x00000008   Code   RO          500    .text.I2C_slaveSetData  i2c.o
    0x400009bc   0x00000010   Code   RO           84    .text.IRQ_Handler   exception_handlers.o
    0x400009cc   0x00000018   Code   RO          761    .text.PFC_ClearMultipleBit  pfc.o
    0x400009e4   0x00000018   Code   RO          759    .text.PFC_SetMultipleBit  pfc.o
    0x400009fc   0x0000000c   Code   RO           80    .text.PrefetchAbort_Handler  exception_handlers.o
    0x40000a08   0x00000014   Code   RO          328    .text.Sim_Delay     sim_utils.o
    0x40000a1c   0x00000028   Code   RO          320    .text.Sim_Dump      sim_utils.o
    0x40000a44   0x00000010   Code   RO          326    .text.Sim_Stop      sim_utils.o
    0x40000a54   0x0000000c   Code   RO           78    .text.SupervisorCall_Handler  exception_handlers.o
    0x40000a60   0x0000000c   Code   RO           76    .text.UndefinedInstruction_Handler  exception_handlers.o
    0x40000a6c   0x00000004   Code   RO            3    .text._sys_exit     retarget.o
    0x40000a70   0x00000030   Code   RO           71    .text.checkReg      srst_check.o
    0x40000aa0   0x0000002c   Code   RO          471    .text.checkReg      reg_check.o
    0x40000acc   0x00000030   Code   RO          722    .text.checkReg      mstp_check.o
    0x40000afc   0x0000008c   Code   RO           12    .text.i2c0InterruptHandler  master_general_call.o
    0x40000b88   0x00000064   Code   RO           26    .text.i2c0InterruptHandler  slave_tx.o
    0x40000bec   0x000000a4   Code   RO           42    .text.i2c0InterruptHandler  master_tx_dma.o
    0x40000c90   0x0000008c   Code   RO           57    .text.i2c0InterruptHandler  master_tx_50kHz_var_duty.o
    0x40000d1c   0x0000008c   Code   RO           94    .text.i2c0InterruptHandler  master_tx_250kHz.o
    0x40000da8   0x0000008c   Code   RO          108    .text.i2c0InterruptHandler  master_tx_100kHz_var_duty.o
    0x40000e34   0x00000058   Code   RO          122    .text.i2c0InterruptHandler  renesas_slave_rx_sdbs.o
    0x40000e8c   0x00000094   Code   RO          136    .text.i2c0InterruptHandler  renesas_slave_rx_fna.o
    0x40000f20   0x00000064   Code   RO          150    .text.i2c0InterruptHandler  renesas_slave_tx.o
    0x40000f84   0x0000004c   Code   RO          164    .text.i2c0InterruptHandler  slave_rx_dma.o
    0x40000fd0   0x00000094   Code   RO          181    .text.i2c0InterruptHandler  renesas_slave_rx_fna_sdbs.o
    0x40001064   0x000000a4   Code   RO          197    .text.i2c0InterruptHandler  master_rx_dma.o
    0x40001108   0x000000bc   Code   RO          212    .text.i2c0InterruptHandler  master_send_start_byte.o
    0x400011c4   0x0000008c   Code   RO          227    .text.i2c0InterruptHandler  master_tx_400kHz.o
    0x40001250   0x0000008c   Code   RO          241    .text.i2c0InterruptHandler  interrupt_check.o
    0x400012dc   0x0000008c   Code   RO          255    .text.i2c0InterruptHandler  master_tx.o
    0x40001368   0x0000008c   Code   RO          269    .text.i2c0InterruptHandler  pad_check.o
    0x400013f4   0x000000a4   Code   RO          283    .text.i2c0InterruptHandler  master_tx_dma_continuous.o
    0x40001498   0x00000058   Code   RO          301    .text.i2c0InterruptHandler  slave_rx.o
    0x400014f0   0x0000008c   Code   RO          340    .text.i2c0InterruptHandler  master_tx_300kHz.o
    0x4000157c   0x000000e0   Code   RO          364    .text.i2c0InterruptHandler  master_tx_rpt_master_rx.o
    0x4000165c   0x000000c0   Code   RO          378    .text.i2c0InterruptHandler  master_arbitration_lost.o
    0x4000171c   0x0000008c   Code   RO          394    .text.i2c0InterruptHandler  master_tx_300kHz_var_duty.o
    0x400017a8   0x000000ac   Code   RO          408    .text.i2c0InterruptHandler  master_tx_fsb.o
    0x40001854   0x00000024   Code   RO          422    .text.i2c0InterruptHandler  slave_nack_addr.o
    0x40001878   0x0000008c   Code   RO          433    .text.i2c0InterruptHandler  master_tx_1MHz_var_duty.o
    0x40001904   0x0000005c   Code   RO          447    .text.i2c0InterruptHandler  slave_tx_dma.o
    0x40001960   0x000000a4   Code   RO          580    .text.i2c0InterruptHandler  master_rx_dma_continuous.o
    0x40001a04   0x00000058   Code   RO          598    .text.i2c0InterruptHandler  slave_general_call.o
    0x40001a5c   0x00000094   Code   RO          612    .text.i2c0InterruptHandler  slave_rx_fna.o
    0x40001af0   0x0000008c   Code   RO          626    .text.i2c0InterruptHandler  master_tx_200kHz.o
    0x40001b7c   0x0000008c   Code   RO          640    .text.i2c0InterruptHandler  master_tx_200kHz_var_duty.o
    0x40001c08   0x0000008c   Code   RO          654    .text.i2c0InterruptHandler  master_tx_100kHz.o
    0x40001c94   0x0000008c   Code   RO          701    .text.i2c0InterruptHandler  master_tx_250kHz_var_duty.o
    0x40001d20   0x0000008c   Code   RO          729    .text.i2c0InterruptHandler  master_tx_50kHz.o
    0x40001dac   0x00000058   Code   RO          743    .text.i2c0InterruptHandler  renesas_slave_rx.o
    0x40001e04   0x0000008c   Code   RO          770    .text.i2c0InterruptHandler  master_tx_400kHz_var_duty.o
    0x40001e90   0x000000c8   Code   RO          817    .text.i2c0InterruptHandler  master_rx.o
    0x40001f58   0x00000094   Code   RO           14    .text.i2c1InterruptHandler  master_general_call.o
    0x40001fec   0x000000c8   Code   RO           28    .text.i2c1InterruptHandler  slave_tx.o
    0x400020b4   0x0000004c   Code   RO           40    .text.i2c1InterruptHandler  master_tx_dma.o
    0x40002100   0x00000094   Code   RO           59    .text.i2c1InterruptHandler  master_tx_50kHz_var_duty.o
    0x40002194   0x00000094   Code   RO           96    .text.i2c1InterruptHandler  master_tx_250kHz.o
    0x40002228   0x00000094   Code   RO          110    .text.i2c1InterruptHandler  master_tx_100kHz_var_duty.o
    0x400022bc   0x000000b4   Code   RO          124    .text.i2c1InterruptHandler  renesas_slave_rx_sdbs.o
    0x40002370   0x0000008c   Code   RO          138    .text.i2c1InterruptHandler  renesas_slave_rx_fna.o
    0x400023fc   0x000000c8   Code   RO          152    .text.i2c1InterruptHandler  renesas_slave_tx.o
    0x400024c4   0x000000a4   Code   RO          166    .text.i2c1InterruptHandler  slave_rx_dma.o
    0x40002568   0x0000008c   Code   RO          183    .text.i2c1InterruptHandler  renesas_slave_rx_fna_sdbs.o
    0x400025f4   0x0000004c   Code   RO          195    .text.i2c1InterruptHandler  master_rx_dma.o
    0x40002640   0x00000094   Code   RO          214    .text.i2c1InterruptHandler  master_send_start_byte.o
    0x400026d4   0x00000094   Code   RO          229    .text.i2c1InterruptHandler  master_tx_400kHz.o
    0x40002768   0x00000094   Code   RO          243    .text.i2c1InterruptHandler  interrupt_check.o
    0x400027fc   0x00000094   Code   RO          257    .text.i2c1InterruptHandler  master_tx.o
    0x40002890   0x00000094   Code   RO          271    .text.i2c1InterruptHandler  pad_check.o
    0x40002924   0x0000004c   Code   RO          285    .text.i2c1InterruptHandler  master_tx_dma_continuous.o
    0x40002970   0x000000b4   Code   RO          303    .text.i2c1InterruptHandler  slave_rx.o
    0x40002a24   0x00000094   Code   RO          342    .text.i2c1InterruptHandler  master_tx_300kHz.o
    0x40002ab8   0x000000b0   Code   RO          366    .text.i2c1InterruptHandler  master_tx_rpt_master_rx.o
    0x40002b68   0x0000008c   Code   RO          380    .text.i2c1InterruptHandler  master_arbitration_lost.o
    0x40002bf4   0x00000094   Code   RO          396    .text.i2c1InterruptHandler  master_tx_300kHz_var_duty.o
    0x40002c88   0x00000058   Code   RO          410    .text.i2c1InterruptHandler  master_tx_fsb.o
    0x40002ce0   0x00000050   Code   RO          424    .text.i2c1InterruptHandler  slave_nack_addr.o
    0x40002d30   0x00000094   Code   RO          435    .text.i2c1InterruptHandler  master_tx_1MHz_var_duty.o
    0x40002dc4   0x00000094   Code   RO          449    .text.i2c1InterruptHandler  slave_tx_dma.o
    0x40002e58   0x000000ac   Code   RO          582    .text.i2c1InterruptHandler  master_rx_dma_continuous.o
    0x40002f04   0x000000b4   Code   RO          600    .text.i2c1InterruptHandler  slave_general_call.o
    0x40002fb8   0x0000008c   Code   RO          614    .text.i2c1InterruptHandler  slave_rx_fna.o
    0x40003044   0x00000094   Code   RO          628    .text.i2c1InterruptHandler  master_tx_200kHz.o
    0x400030d8   0x00000094   Code   RO          642    .text.i2c1InterruptHandler  master_tx_200kHz_var_duty.o
    0x4000316c   0x00000094   Code   RO          656    .text.i2c1InterruptHandler  master_tx_100kHz.o
    0x40003200   0x00000094   Code   RO          703    .text.i2c1InterruptHandler  master_tx_250kHz_var_duty.o
    0x40003294   0x00000094   Code   RO          731    .text.i2c1InterruptHandler  master_tx_50kHz.o
    0x40003328   0x000000b4   Code   RO          745    .text.i2c1InterruptHandler  renesas_slave_rx.o
    0x400033dc   0x00000094   Code   RO          772    .text.i2c1InterruptHandler  master_tx_400kHz_var_duty.o
    0x40003470   0x00000058   Code   RO          819    .text.i2c1InterruptHandler  master_rx.o
    0x400034c8   0x00000118   Code   RO          239    .text.interrupt_check  interrupt_check.o
    0x400035e0   0x00000094   Code   RO           87    .text.main          main.o
    0x40003674   0x0000016c   Code   RO          376    .text.master_arbitration_lost  master_arbitration_lost.o
    0x400037e0   0x00000118   Code   RO           10    .text.master_general_call  master_general_call.o
    0x400038f8   0x00000120   Code   RO          815    .text.master_rx     master_rx.o
    0x40003a18   0x00000280   Code   RO          193    .text.master_rx_dma  master_rx_dma.o
    0x40003c98   0x0000035c   Code   RO          578    .text.master_rx_dma_continuous  master_rx_dma_continuous.o
    0x40003ff4   0x00000124   Code   RO          210    .text.master_send_start_byte  master_send_start_byte.o
    0x40004118   0x00000118   Code   RO          253    .text.master_tx     master_tx.o
    0x40004230   0x00000118   Code   RO          652    .text.master_tx_100kHz  master_tx_100kHz.o
    0x40004348   0x00000118   Code   RO          106    .text.master_tx_100kHz_var_duty  master_tx_100kHz_var_duty.o
    0x40004460   0x00000118   Code   RO          431    .text.master_tx_1MHz_var_duty  master_tx_1MHz_var_duty.o
    0x40004578   0x00000118   Code   RO          624    .text.master_tx_200kHz  master_tx_200kHz.o
    0x40004690   0x00000118   Code   RO          638    .text.master_tx_200kHz_var_duty  master_tx_200kHz_var_duty.o
    0x400047a8   0x00000118   Code   RO           92    .text.master_tx_250kHz  master_tx_250kHz.o
    0x400048c0   0x00000118   Code   RO          699    .text.master_tx_250kHz_var_duty  master_tx_250kHz_var_duty.o
    0x400049d8   0x00000118   Code   RO          338    .text.master_tx_300kHz  master_tx_300kHz.o
    0x40004af0   0x00000118   Code   RO          392    .text.master_tx_300kHz_var_duty  master_tx_300kHz_var_duty.o
    0x40004c08   0x00000118   Code   RO          225    .text.master_tx_400kHz  master_tx_400kHz.o
    0x40004d20   0x00000118   Code   RO          768    .text.master_tx_400kHz_var_duty  master_tx_400kHz_var_duty.o
    0x40004e38   0x00000118   Code   RO          727    .text.master_tx_50kHz  master_tx_50kHz.o
    0x40004f50   0x00000118   Code   RO           55    .text.master_tx_50kHz_var_duty  master_tx_50kHz_var_duty.o
    0x40005068   0x00000278   Code   RO           38    .text.master_tx_dma  master_tx_dma.o
    0x400052e0   0x00000350   Code   RO          281    .text.master_tx_dma_continuous  master_tx_dma_continuous.o
    0x40005630   0x00000118   Code   RO          406    .text.master_tx_fsb  master_tx_fsb.o
    0x40005748   0x00000118   Code   RO          362    .text.master_tx_rpt_master_rx  master_tx_rpt_master_rx.o
    0x40005860   0x00000638   Code   RO          720    .text.mstp_check    mstp_check.o
    0x40005e98   0x00000118   Code   RO          267    .text.pad_check     pad_check.o
    0x40005fb0   0x00000128   Code   RO          469    .text.reg_check     reg_check.o
    0x400060d8   0x00000134   Code   RO          741    .text.renesas_slave_rx  renesas_slave_rx.o
    0x4000620c   0x000001e4   Code   RO          313    .text.renesas_slave_rx_delay  renesas_slave_rx_delay.o
    0x400063f0   0x00000134   Code   RO          134    .text.renesas_slave_rx_fna  renesas_slave_rx_fna.o
    0x40006524   0x000001fc   Code   RO          713    .text.renesas_slave_rx_fna_delay  renesas_slave_rx_fna_delay.o
    0x40006720   0x00000128   Code   RO          179    .text.renesas_slave_rx_fna_sdbs  renesas_slave_rx_fna_sdbs.o
    0x40006848   0x00000128   Code   RO          120    .text.renesas_slave_rx_sdbs  renesas_slave_rx_sdbs.o
    0x40006970   0x00000130   Code   RO          148    .text.renesas_slave_tx  renesas_slave_tx.o
    0x40006aa0   0x000001e8   Code   RO          462    .text.renesas_slave_tx_delay  renesas_slave_tx_delay.o
    0x40006c88   0x00000038   Code   RO           44    .text.sdmac1ch0InterruptHandler  master_tx_dma.o
    0x40006cc0   0x00000038   Code   RO          168    .text.sdmac1ch0InterruptHandler  slave_rx_dma.o
    0x40006cf8   0x00000064   Code   RO          199    .text.sdmac1ch0InterruptHandler  master_rx_dma.o
    0x40006d5c   0x00000038   Code   RO          287    .text.sdmac1ch0InterruptHandler  master_tx_dma_continuous.o
    0x40006d94   0x00000064   Code   RO          451    .text.sdmac1ch0InterruptHandler  slave_tx_dma.o
    0x40006df8   0x00000064   Code   RO          584    .text.sdmac1ch0InterruptHandler  master_rx_dma_continuous.o
    0x40006e5c   0x00000064   Code   RO           46    .text.sdmac1ch1InterruptHandler  master_tx_dma.o
    0x40006ec0   0x00000064   Code   RO          170    .text.sdmac1ch1InterruptHandler  slave_rx_dma.o
    0x40006f24   0x00000038   Code   RO          201    .text.sdmac1ch1InterruptHandler  master_rx_dma.o
    0x40006f5c   0x000000c4   Code   RO          289    .text.sdmac1ch1InterruptHandler  master_tx_dma_continuous.o
    0x40007020   0x00000038   Code   RO          453    .text.sdmac1ch1InterruptHandler  slave_tx_dma.o
    0x40007058   0x0000009c   Code   RO          586    .text.sdmac1ch1InterruptHandler  master_rx_dma_continuous.o
    0x400070f4   0x00000128   Code   RO          596    .text.slave_general_call  slave_general_call.o
    0x4000721c   0x00000128   Code   RO          420    .text.slave_nack_addr  slave_nack_addr.o
    0x40007344   0x00000128   Code   RO          299    .text.slave_rx      slave_rx.o
    0x4000746c   0x0000027c   Code   RO          162    .text.slave_rx_dma  slave_rx_dma.o
    0x400076e8   0x00000128   Code   RO          610    .text.slave_rx_fna  slave_rx_fna.o
    0x40007810   0x00000130   Code   RO           24    .text.slave_tx      slave_tx.o
    0x40007940   0x000001e8   Code   RO          692    .text.slave_tx_delay  slave_tx_delay.o
    0x40007b28   0x0000028c   Code   RO          445    .text.slave_tx_dma  slave_tx_dma.o
    0x40007db4   0x00000518   Code   RO           69    .text.srst_check    srst_check.o
    0x400082cc   0x00000008   Ven    RO         1005    Veneer$$Code        anon$$obj.o
    0x400082d4   0x0000000c   Code   RO          934    x$fpl$fpinit        fz_8v.l(fpinit.o)
    0x400082e0   0x00000460   Data   RO          576    .rodata.I2C_CLOCK_SETTINGS  i2c.o
    0x40008740   0x00000200   Data   RO           74    .rodata.golden      srst_check.o
    0x40008940   0x00000080   Data   RO          474    .rodata.golden      reg_check.o
    0x400089c0   0x00000200   Data   RO          725    .rodata.golden      mstp_check.o
    0x40008bc0   0x00000018   Data   RO           16    .rodata.masterConfig  master_general_call.o
    0x40008bd8   0x00000018   Data   RO           30    .rodata.masterConfig  slave_tx.o
    0x40008bf0   0x00000018   Data   RO           49    .rodata.masterConfig  master_tx_dma.o
    0x40008c08   0x00000018   Data   RO           61    .rodata.masterConfig  master_tx_50kHz_var_duty.o
    0x40008c20   0x00000018   Data   RO           98    .rodata.masterConfig  master_tx_250kHz.o
    0x40008c38   0x00000018   Data   RO          112    .rodata.masterConfig  master_tx_100kHz_var_duty.o
    0x40008c50   0x00000018   Data   RO          126    .rodata.masterConfig  renesas_slave_rx_sdbs.o
    0x40008c68   0x00000018   Data   RO          140    .rodata.masterConfig  renesas_slave_rx_fna.o
    0x40008c80   0x00000018   Data   RO          154    .rodata.masterConfig  renesas_slave_tx.o
    0x40008c98   0x00000018   Data   RO          173    .rodata.masterConfig  slave_rx_dma.o
    0x40008cb0   0x00000018   Data   RO          185    .rodata.masterConfig  renesas_slave_rx_fna_sdbs.o
    0x40008cc8   0x00000018   Data   RO          204    .rodata.masterConfig  master_rx_dma.o
    0x40008ce0   0x00000018   Data   RO          216    .rodata.masterConfig  master_send_start_byte.o
    0x40008cf8   0x00000018   Data   RO          231    .rodata.masterConfig  master_tx_400kHz.o
    0x40008d10   0x00000018   Data   RO          245    .rodata.masterConfig  interrupt_check.o
    0x40008d28   0x00000018   Data   RO          259    .rodata.masterConfig  master_tx.o
    0x40008d40   0x00000018   Data   RO          273    .rodata.masterConfig  pad_check.o
    0x40008d58   0x00000018   Data   RO          292    .rodata.masterConfig  master_tx_dma_continuous.o
    0x40008d70   0x00000018   Data   RO          305    .rodata.masterConfig  slave_rx.o
    0x40008d88   0x00000018   Data   RO          315    .rodata.masterConfig  renesas_slave_rx_delay.o
    0x40008da0   0x00000018   Data   RO          344    .rodata.masterConfig  master_tx_300kHz.o
    0x40008db8   0x00000018   Data   RO          368    .rodata.masterConfig  master_tx_rpt_master_rx.o
    0x40008dd0   0x00000018   Data   RO          398    .rodata.masterConfig  master_tx_300kHz_var_duty.o
    0x40008de8   0x00000018   Data   RO          412    .rodata.masterConfig  master_tx_fsb.o
    0x40008e00   0x00000018   Data   RO          426    .rodata.masterConfig  slave_nack_addr.o
    0x40008e18   0x00000018   Data   RO          437    .rodata.masterConfig  master_tx_1MHz_var_duty.o
    0x40008e30   0x00000018   Data   RO          456    .rodata.masterConfig  slave_tx_dma.o
    0x40008e48   0x00000018   Data   RO          464    .rodata.masterConfig  renesas_slave_tx_delay.o
    0x40008e60   0x00000018   Data   RO          589    .rodata.masterConfig  master_rx_dma_continuous.o
    0x40008e78   0x00000018   Data   RO          602    .rodata.masterConfig  slave_general_call.o
    0x40008e90   0x00000018   Data   RO          616    .rodata.masterConfig  slave_rx_fna.o
    0x40008ea8   0x00000018   Data   RO          630    .rodata.masterConfig  master_tx_200kHz.o
    0x40008ec0   0x00000018   Data   RO          644    .rodata.masterConfig  master_tx_200kHz_var_duty.o
    0x40008ed8   0x00000018   Data   RO          658    .rodata.masterConfig  master_tx_100kHz.o
    0x40008ef0   0x00000018   Data   RO          694    .rodata.masterConfig  slave_tx_delay.o
    0x40008f08   0x00000018   Data   RO          705    .rodata.masterConfig  master_tx_250kHz_var_duty.o
    0x40008f20   0x00000018   Data   RO          715    .rodata.masterConfig  renesas_slave_rx_fna_delay.o
    0x40008f38   0x00000018   Data   RO          733    .rodata.masterConfig  master_tx_50kHz.o
    0x40008f50   0x00000018   Data   RO          747    .rodata.masterConfig  renesas_slave_rx.o
    0x40008f68   0x00000018   Data   RO          774    .rodata.masterConfig  master_tx_400kHz_var_duty.o
    0x40008f80   0x00000018   Data   RO          821    .rodata.masterConfig  master_rx.o
    0x40008f98   0x00000018   Data   RO          382    .rodata.masterConfig0  master_arbitration_lost.o
    0x40008fb0   0x00000018   Data   RO          384    .rodata.masterConfig1  master_arbitration_lost.o
    0x40008fc8   0x00000034   Data   RO           18    .rodata.sendData    master_general_call.o
    0x40008ffc   0x00000034   Data   RO           32    .rodata.sendData    slave_tx.o
    0x40009030   0x00000034   Data   RO           48    .rodata.sendData    master_tx_dma.o
    0x40009064   0x00000034   Data   RO           63    .rodata.sendData    master_tx_50kHz_var_duty.o
    0x40009098   0x00000034   Data   RO          100    .rodata.sendData    master_tx_250kHz.o
    0x400090cc   0x00000034   Data   RO          114    .rodata.sendData    master_tx_100kHz_var_duty.o
    0x40009100   0x00000034   Data   RO          128    .rodata.sendData    renesas_slave_rx_sdbs.o
    0x40009134   0x00000034   Data   RO          142    .rodata.sendData    renesas_slave_rx_fna.o
    0x40009168   0x00000034   Data   RO          156    .rodata.sendData    renesas_slave_tx.o
    0x4000919c   0x00000034   Data   RO          172    .rodata.sendData    slave_rx_dma.o
    0x400091d0   0x00000034   Data   RO          187    .rodata.sendData    renesas_slave_rx_fna_sdbs.o
    0x40009204   0x00000034   Data   RO          205    .rodata.sendData    master_rx_dma.o
    0x40009238   0x00000034   Data   RO          218    .rodata.sendData    master_send_start_byte.o
    0x4000926c   0x00000034   Data   RO          233    .rodata.sendData    master_tx_400kHz.o
    0x400092a0   0x00000034   Data   RO          247    .rodata.sendData    interrupt_check.o
    0x400092d4   0x00000034   Data   RO          261    .rodata.sendData    master_tx.o
    0x40009308   0x00000034   Data   RO          275    .rodata.sendData    pad_check.o
    0x4000933c   0x00000068   Data   RO          291    .rodata.sendData    master_tx_dma_continuous.o
    0x400093a4   0x00000034   Data   RO          307    .rodata.sendData    slave_rx.o
    0x400093d8   0x00000034   Data   RO          317    .rodata.sendData    renesas_slave_rx_delay.o
    0x4000940c   0x00000034   Data   RO          346    .rodata.sendData    master_tx_300kHz.o
    0x40009440   0x00000034   Data   RO          370    .rodata.sendData    master_tx_rpt_master_rx.o
    0x40009474   0x00000034   Data   RO          385    .rodata.sendData    master_arbitration_lost.o
    0x400094a8   0x00000034   Data   RO          400    .rodata.sendData    master_tx_300kHz_var_duty.o
    0x400094dc   0x00000034   Data   RO          414    .rodata.sendData    master_tx_fsb.o
    0x40009510   0x00000034   Data   RO          439    .rodata.sendData    master_tx_1MHz_var_duty.o
    0x40009544   0x00000034   Data   RO          457    .rodata.sendData    slave_tx_dma.o
    0x40009578   0x00000034   Data   RO          466    .rodata.sendData    renesas_slave_tx_delay.o
    0x400095ac   0x00000068   Data   RO          590    .rodata.sendData    master_rx_dma_continuous.o
    0x40009614   0x00000034   Data   RO          604    .rodata.sendData    slave_general_call.o
    0x40009648   0x00000034   Data   RO          618    .rodata.sendData    slave_rx_fna.o
    0x4000967c   0x00000034   Data   RO          632    .rodata.sendData    master_tx_200kHz.o
    0x400096b0   0x00000034   Data   RO          646    .rodata.sendData    master_tx_200kHz_var_duty.o
    0x400096e4   0x00000034   Data   RO          660    .rodata.sendData    master_tx_100kHz.o
    0x40009718   0x00000034   Data   RO          696    .rodata.sendData    slave_tx_delay.o
    0x4000974c   0x00000034   Data   RO          707    .rodata.sendData    master_tx_250kHz_var_duty.o
    0x40009780   0x00000034   Data   RO          717    .rodata.sendData    renesas_slave_rx_fna_delay.o
    0x400097b4   0x00000034   Data   RO          735    .rodata.sendData    master_tx_50kHz.o
    0x400097e8   0x00000034   Data   RO          749    .rodata.sendData    renesas_slave_rx.o
    0x4000981c   0x00000034   Data   RO          776    .rodata.sendData    master_tx_400kHz_var_duty.o
    0x40009850   0x00000034   Data   RO          823    .rodata.sendData    master_rx.o
    0x40009884   0x00000018   Data   RO           17    .rodata.slaveConfig  master_general_call.o
    0x4000989c   0x00000018   Data   RO           31    .rodata.slaveConfig  slave_tx.o
    0x400098b4   0x00000018   Data   RO           51    .rodata.slaveConfig  master_tx_dma.o
    0x400098cc   0x00000018   Data   RO           62    .rodata.slaveConfig  master_tx_50kHz_var_duty.o
    0x400098e4   0x00000018   Data   RO           99    .rodata.slaveConfig  master_tx_250kHz.o
    0x400098fc   0x00000018   Data   RO          113    .rodata.slaveConfig  master_tx_100kHz_var_duty.o
    0x40009914   0x00000018   Data   RO          127    .rodata.slaveConfig  renesas_slave_rx_sdbs.o
    0x4000992c   0x00000018   Data   RO          141    .rodata.slaveConfig  renesas_slave_rx_fna.o
    0x40009944   0x00000018   Data   RO          155    .rodata.slaveConfig  renesas_slave_tx.o
    0x4000995c   0x00000018   Data   RO          175    .rodata.slaveConfig  slave_rx_dma.o
    0x40009974   0x00000018   Data   RO          186    .rodata.slaveConfig  renesas_slave_rx_fna_sdbs.o
    0x4000998c   0x00000018   Data   RO          206    .rodata.slaveConfig  master_rx_dma.o
    0x400099a4   0x00000018   Data   RO          217    .rodata.slaveConfig  master_send_start_byte.o
    0x400099bc   0x00000018   Data   RO          232    .rodata.slaveConfig  master_tx_400kHz.o
    0x400099d4   0x00000018   Data   RO          246    .rodata.slaveConfig  interrupt_check.o
    0x400099ec   0x00000018   Data   RO          260    .rodata.slaveConfig  master_tx.o
    0x40009a04   0x00000018   Data   RO          274    .rodata.slaveConfig  pad_check.o
    0x40009a1c   0x00000018   Data   RO          295    .rodata.slaveConfig  master_tx_dma_continuous.o
    0x40009a34   0x00000018   Data   RO          306    .rodata.slaveConfig  slave_rx.o
    0x40009a4c   0x00000018   Data   RO          316    .rodata.slaveConfig  renesas_slave_rx_delay.o
    0x40009a64   0x00000018   Data   RO          345    .rodata.slaveConfig  master_tx_300kHz.o
    0x40009a7c   0x00000018   Data   RO          369    .rodata.slaveConfig  master_tx_rpt_master_rx.o
    0x40009a94   0x00000018   Data   RO          399    .rodata.slaveConfig  master_tx_300kHz_var_duty.o
    0x40009aac   0x00000018   Data   RO          413    .rodata.slaveConfig  master_tx_fsb.o
    0x40009ac4   0x00000018   Data   RO          427    .rodata.slaveConfig  slave_nack_addr.o
    0x40009adc   0x00000018   Data   RO          438    .rodata.slaveConfig  master_tx_1MHz_var_duty.o
    0x40009af4   0x00000018   Data   RO          458    .rodata.slaveConfig  slave_tx_dma.o
    0x40009b0c   0x00000018   Data   RO          465    .rodata.slaveConfig  renesas_slave_tx_delay.o
    0x40009b24   0x00000018   Data   RO          592    .rodata.slaveConfig  master_rx_dma_continuous.o
    0x40009b3c   0x00000018   Data   RO          603    .rodata.slaveConfig  slave_general_call.o
    0x40009b54   0x00000018   Data   RO          617    .rodata.slaveConfig  slave_rx_fna.o
    0x40009b6c   0x00000018   Data   RO          631    .rodata.slaveConfig  master_tx_200kHz.o
    0x40009b84   0x00000018   Data   RO          645    .rodata.slaveConfig  master_tx_200kHz_var_duty.o
    0x40009b9c   0x00000018   Data   RO          659    .rodata.slaveConfig  master_tx_100kHz.o
    0x40009bb4   0x00000018   Data   RO          695    .rodata.slaveConfig  slave_tx_delay.o
    0x40009bcc   0x00000018   Data   RO          706    .rodata.slaveConfig  master_tx_250kHz_var_duty.o
    0x40009be4   0x00000018   Data   RO          716    .rodata.slaveConfig  renesas_slave_rx_fna_delay.o
    0x40009bfc   0x00000018   Data   RO          734    .rodata.slaveConfig  master_tx_50kHz.o
    0x40009c14   0x00000018   Data   RO          748    .rodata.slaveConfig  renesas_slave_rx.o
    0x40009c2c   0x00000018   Data   RO          775    .rodata.slaveConfig  master_tx_400kHz_var_duty.o
    0x40009c44   0x00000018   Data   RO          822    .rodata.slaveConfig  master_rx.o
    0x40009c5c   0x00000018   Data   RO          383    .rodata.slaveConfig0  master_arbitration_lost.o
    0x40009c74   0x00000f24   Data   RW          800    .data.GIC_intHandler  gic.o
    0x4000ab98   0x000000b4   Data   RW           89    .data.pattern       main.o
    0x4000ac4c   0x00000004   Zero   RW          336    .bss.DumpOffset     sim_utils.o
    0x4000ac50   0x00000004   Zero   RW          294    .bss.currentDataPackageIndex  master_tx_dma_continuous.o
    0x4000ac54   0x00000004   Zero   RW          591    .bss.currentDataPackageIndex  master_rx_dma_continuous.o
    0x4000ac58   0x00000001   Zero   RW           53    .bss.isAutoTransferComplete  master_tx_dma.o
    0x4000ac59   0x00000001   Zero   RW          177    .bss.isAutoTransferComplete  slave_rx_dma.o
    0x4000ac5a   0x00000001   Zero   RW          208    .bss.isAutoTransferComplete  master_rx_dma.o
    0x4000ac5b   0x00000001   Zero   RW          297    .bss.isAutoTransferComplete  master_tx_dma_continuous.o
    0x4000ac5c   0x00000001   Zero   RW          460    .bss.isAutoTransferComplete  slave_tx_dma.o
    0x4000ac5d   0x00000001   Zero   RW          594    .bss.isAutoTransferComplete  master_rx_dma_continuous.o
    0x4000ac5e   0x00000001   Zero   RW          389    .bss.isMasterLostArbitration  master_arbitration_lost.o
    0x4000ac5f   0x00000001   Zero   RW          222    .bss.isStartByteTransmitted  master_send_start_byte.o
    0x4000ac60   0x00000001   Zero   RW           20    .bss.isTransferComplete  master_general_call.o
    0x4000ac61   0x00000001   Zero   RW           34    .bss.isTransferComplete  slave_tx.o
    0x4000ac62   0x00000001   Zero   RW           52    .bss.isTransferComplete  master_tx_dma.o
    0x4000ac63   0x00000001   Zero   RW           65    .bss.isTransferComplete  master_tx_50kHz_var_duty.o
    0x4000ac64   0x00000001   Zero   RW          102    .bss.isTransferComplete  master_tx_250kHz.o
    0x4000ac65   0x00000001   Zero   RW          116    .bss.isTransferComplete  master_tx_100kHz_var_duty.o
    0x4000ac66   0x00000001   Zero   RW          130    .bss.isTransferComplete  renesas_slave_rx_sdbs.o
    0x4000ac67   0x00000001   Zero   RW          144    .bss.isTransferComplete  renesas_slave_rx_fna.o
    0x4000ac68   0x00000001   Zero   RW          158    .bss.isTransferComplete  renesas_slave_tx.o
    0x4000ac69   0x00000001   Zero   RW          176    .bss.isTransferComplete  slave_rx_dma.o
    0x4000ac6a   0x00000001   Zero   RW          189    .bss.isTransferComplete  renesas_slave_rx_fna_sdbs.o
    0x4000ac6b   0x00000001   Zero   RW          207    .bss.isTransferComplete  master_rx_dma.o
    0x4000ac6c   0x00000001   Zero   RW          220    .bss.isTransferComplete  master_send_start_byte.o
    0x4000ac6d   0x00000001   Zero   RW          235    .bss.isTransferComplete  master_tx_400kHz.o
    0x4000ac6e   0x00000001   Zero   RW          249    .bss.isTransferComplete  interrupt_check.o
    0x4000ac6f   0x00000001   Zero   RW          263    .bss.isTransferComplete  master_tx.o
    0x4000ac70   0x00000001   Zero   RW          277    .bss.isTransferComplete  pad_check.o
    0x4000ac71   0x00000001   Zero   RW          296    .bss.isTransferComplete  master_tx_dma_continuous.o
    0x4000ac72   0x00000001   Zero   RW          309    .bss.isTransferComplete  slave_rx.o
    0x4000ac73   0x00000001   Zero   RW          348    .bss.isTransferComplete  master_tx_300kHz.o
    0x4000ac74   0x00000001   Zero   RW          372    .bss.isTransferComplete  master_tx_rpt_master_rx.o
    0x4000ac75   0x00000001   Zero   RW          387    .bss.isTransferComplete  master_arbitration_lost.o
    0x4000ac76   0x00000001   Zero   RW          402    .bss.isTransferComplete  master_tx_300kHz_var_duty.o
    0x4000ac77   0x00000001   Zero   RW          416    .bss.isTransferComplete  master_tx_fsb.o
    0x4000ac78   0x00000001   Zero   RW          429    .bss.isTransferComplete  slave_nack_addr.o
    0x4000ac79   0x00000001   Zero   RW          441    .bss.isTransferComplete  master_tx_1MHz_var_duty.o
    0x4000ac7a   0x00000001   Zero   RW          459    .bss.isTransferComplete  slave_tx_dma.o
    0x4000ac7b   0x00000001   Zero   RW          593    .bss.isTransferComplete  master_rx_dma_continuous.o
    0x4000ac7c   0x00000001   Zero   RW          606    .bss.isTransferComplete  slave_general_call.o
    0x4000ac7d   0x00000001   Zero   RW          620    .bss.isTransferComplete  slave_rx_fna.o
    0x4000ac7e   0x00000001   Zero   RW          634    .bss.isTransferComplete  master_tx_200kHz.o
    0x4000ac7f   0x00000001   Zero   RW          648    .bss.isTransferComplete  master_tx_200kHz_var_duty.o
    0x4000ac80   0x00000001   Zero   RW          662    .bss.isTransferComplete  master_tx_100kHz.o
    0x4000ac81   0x00000001   Zero   RW          709    .bss.isTransferComplete  master_tx_250kHz_var_duty.o
    0x4000ac82   0x00000001   Zero   RW          737    .bss.isTransferComplete  master_tx_50kHz.o
    0x4000ac83   0x00000001   Zero   RW          751    .bss.isTransferComplete  renesas_slave_rx.o
    0x4000ac84   0x00000001   Zero   RW          778    .bss.isTransferComplete  master_tx_400kHz_var_duty.o
    0x4000ac85   0x00000001   Zero   RW          825    .bss.isTransferComplete  master_rx.o
    0x4000ac86   0x00000002   PAD
    0x4000ac88   0x00000034   Zero   RW           21    .bss.receivedData   master_general_call.o
    0x4000acbc   0x00000034   Zero   RW           35    .bss.receivedData   slave_tx.o
    0x4000acf0   0x00000034   Zero   RW           50    .bss.receivedData   master_tx_dma.o
    0x4000ad24   0x00000034   Zero   RW           66    .bss.receivedData   master_tx_50kHz_var_duty.o
    0x4000ad58   0x00000034   Zero   RW          103    .bss.receivedData   master_tx_250kHz.o
    0x4000ad8c   0x00000034   Zero   RW          117    .bss.receivedData   master_tx_100kHz_var_duty.o
    0x4000adc0   0x00000034   Zero   RW          131    .bss.receivedData   renesas_slave_rx_sdbs.o
    0x4000adf4   0x00000034   Zero   RW          145    .bss.receivedData   renesas_slave_rx_fna.o
    0x4000ae28   0x00000034   Zero   RW          159    .bss.receivedData   renesas_slave_tx.o
    0x4000ae5c   0x00000034   Zero   RW          174    .bss.receivedData   slave_rx_dma.o
    0x4000ae90   0x00000034   Zero   RW          190    .bss.receivedData   renesas_slave_rx_fna_sdbs.o
    0x4000aec4   0x00000034   Zero   RW          203    .bss.receivedData   master_rx_dma.o
    0x4000aef8   0x00000034   Zero   RW          221    .bss.receivedData   master_send_start_byte.o
    0x4000af2c   0x00000034   Zero   RW          236    .bss.receivedData   master_tx_400kHz.o
    0x4000af60   0x00000034   Zero   RW          250    .bss.receivedData   interrupt_check.o
    0x4000af94   0x00000034   Zero   RW          264    .bss.receivedData   master_tx.o
    0x4000afc8   0x00000034   Zero   RW          278    .bss.receivedData   pad_check.o
    0x4000affc   0x00000068   Zero   RW          293    .bss.receivedData   master_tx_dma_continuous.o
    0x4000b064   0x00000034   Zero   RW          310    .bss.receivedData   slave_rx.o
    0x4000b098   0x00000034   Zero   RW          318    .bss.receivedData   renesas_slave_rx_delay.o
    0x4000b0cc   0x00000034   Zero   RW          349    .bss.receivedData   master_tx_300kHz.o
    0x4000b100   0x00000034   Zero   RW          373    .bss.receivedData   master_tx_rpt_master_rx.o
    0x4000b134   0x00000034   Zero   RW          388    .bss.receivedData   master_arbitration_lost.o
    0x4000b168   0x00000034   Zero   RW          403    .bss.receivedData   master_tx_300kHz_var_duty.o
    0x4000b19c   0x00000034   Zero   RW          417    .bss.receivedData   master_tx_fsb.o
    0x4000b1d0   0x00000034   Zero   RW          442    .bss.receivedData   master_tx_1MHz_var_duty.o
    0x4000b204   0x00000034   Zero   RW          455    .bss.receivedData   slave_tx_dma.o
    0x4000b238   0x00000034   Zero   RW          467    .bss.receivedData   renesas_slave_tx_delay.o
    0x4000b26c   0x00000068   Zero   RW          588    .bss.receivedData   master_rx_dma_continuous.o
    0x4000b2d4   0x00000034   Zero   RW          607    .bss.receivedData   slave_general_call.o
    0x4000b308   0x00000034   Zero   RW          621    .bss.receivedData   slave_rx_fna.o
    0x4000b33c   0x00000034   Zero   RW          635    .bss.receivedData   master_tx_200kHz.o
    0x4000b370   0x00000034   Zero   RW          649    .bss.receivedData   master_tx_200kHz_var_duty.o
    0x4000b3a4   0x00000034   Zero   RW          663    .bss.receivedData   master_tx_100kHz.o
    0x4000b3d8   0x00000034   Zero   RW          697    .bss.receivedData   slave_tx_delay.o
    0x4000b40c   0x00000034   Zero   RW          710    .bss.receivedData   master_tx_250kHz_var_duty.o
    0x4000b440   0x00000034   Zero   RW          718    .bss.receivedData   renesas_slave_rx_fna_delay.o
    0x4000b474   0x00000034   Zero   RW          738    .bss.receivedData   master_tx_50kHz.o
    0x4000b4a8   0x00000034   Zero   RW          752    .bss.receivedData   renesas_slave_rx.o
    0x4000b4dc   0x00000034   Zero   RW          779    .bss.receivedData   master_tx_400kHz_var_duty.o
    0x4000b510   0x00000034   Zero   RW          826    .bss.receivedData   master_rx.o
    0x4000b544   0x00000004   Zero   RW           22    .bss.receivedDataIndex  master_general_call.o
    0x4000b548   0x00000004   Zero   RW           36    .bss.receivedDataIndex  slave_tx.o
    0x4000b54c   0x00000004   Zero   RW           67    .bss.receivedDataIndex  master_tx_50kHz_var_duty.o
    0x4000b550   0x00000004   Zero   RW          104    .bss.receivedDataIndex  master_tx_250kHz.o
    0x4000b554   0x00000004   Zero   RW          118    .bss.receivedDataIndex  master_tx_100kHz_var_duty.o
    0x4000b558   0x00000004   Zero   RW          132    .bss.receivedDataIndex  renesas_slave_rx_sdbs.o
    0x4000b55c   0x00000004   Zero   RW          146    .bss.receivedDataIndex  renesas_slave_rx_fna.o
    0x4000b560   0x00000004   Zero   RW          160    .bss.receivedDataIndex  renesas_slave_tx.o
    0x4000b564   0x00000004   Zero   RW          191    .bss.receivedDataIndex  renesas_slave_rx_fna_sdbs.o
    0x4000b568   0x00000004   Zero   RW          223    .bss.receivedDataIndex  master_send_start_byte.o
    0x4000b56c   0x00000004   Zero   RW          237    .bss.receivedDataIndex  master_tx_400kHz.o
    0x4000b570   0x00000004   Zero   RW          251    .bss.receivedDataIndex  interrupt_check.o
    0x4000b574   0x00000004   Zero   RW          265    .bss.receivedDataIndex  master_tx.o
    0x4000b578   0x00000004   Zero   RW          279    .bss.receivedDataIndex  pad_check.o
    0x4000b57c   0x00000004   Zero   RW          311    .bss.receivedDataIndex  slave_rx.o
    0x4000b580   0x00000004   Zero   RW          350    .bss.receivedDataIndex  master_tx_300kHz.o
    0x4000b584   0x00000004   Zero   RW          374    .bss.receivedDataIndex  master_tx_rpt_master_rx.o
    0x4000b588   0x00000004   Zero   RW          390    .bss.receivedDataIndex  master_arbitration_lost.o
    0x4000b58c   0x00000004   Zero   RW          404    .bss.receivedDataIndex  master_tx_300kHz_var_duty.o
    0x4000b590   0x00000004   Zero   RW          418    .bss.receivedDataIndex  master_tx_fsb.o
    0x4000b594   0x00000004   Zero   RW          443    .bss.receivedDataIndex  master_tx_1MHz_var_duty.o
    0x4000b598   0x00000004   Zero   RW          608    .bss.receivedDataIndex  slave_general_call.o
    0x4000b59c   0x00000004   Zero   RW          622    .bss.receivedDataIndex  slave_rx_fna.o
    0x4000b5a0   0x00000004   Zero   RW          636    .bss.receivedDataIndex  master_tx_200kHz.o
    0x4000b5a4   0x00000004   Zero   RW          650    .bss.receivedDataIndex  master_tx_200kHz_var_duty.o
    0x4000b5a8   0x00000004   Zero   RW          664    .bss.receivedDataIndex  master_tx_100kHz.o
    0x4000b5ac   0x00000004   Zero   RW          711    .bss.receivedDataIndex  master_tx_250kHz_var_duty.o
    0x4000b5b0   0x00000004   Zero   RW          739    .bss.receivedDataIndex  master_tx_50kHz.o
    0x4000b5b4   0x00000004   Zero   RW          753    .bss.receivedDataIndex  renesas_slave_rx.o
    0x4000b5b8   0x00000004   Zero   RW          780    .bss.receivedDataIndex  master_tx_400kHz_var_duty.o
    0x4000b5bc   0x00000004   Zero   RW          827    .bss.receivedDataIndex  master_rx.o
    0x4000b5c0   0x00000200   Zero   RW           73    .bss.result         srst_check.o
    0x4000b7c0   0x00000080   Zero   RW          473    .bss.result         reg_check.o
    0x4000b840   0x00000200   Zero   RW          724    .bss.result         mstp_check.o
    0x4000ba40   0x00000004   Zero   RW           19    .bss.sendDataIndex  master_general_call.o
    0x4000ba44   0x00000004   Zero   RW           33    .bss.sendDataIndex  slave_tx.o
    0x4000ba48   0x00000004   Zero   RW           64    .bss.sendDataIndex  master_tx_50kHz_var_duty.o
    0x4000ba4c   0x00000004   Zero   RW          101    .bss.sendDataIndex  master_tx_250kHz.o
    0x4000ba50   0x00000004   Zero   RW          115    .bss.sendDataIndex  master_tx_100kHz_var_duty.o
    0x4000ba54   0x00000004   Zero   RW          129    .bss.sendDataIndex  renesas_slave_rx_sdbs.o
    0x4000ba58   0x00000004   Zero   RW          143    .bss.sendDataIndex  renesas_slave_rx_fna.o
    0x4000ba5c   0x00000004   Zero   RW          157    .bss.sendDataIndex  renesas_slave_tx.o
    0x4000ba60   0x00000004   Zero   RW          188    .bss.sendDataIndex  renesas_slave_rx_fna_sdbs.o
    0x4000ba64   0x00000004   Zero   RW          219    .bss.sendDataIndex  master_send_start_byte.o
    0x4000ba68   0x00000004   Zero   RW          234    .bss.sendDataIndex  master_tx_400kHz.o
    0x4000ba6c   0x00000004   Zero   RW          248    .bss.sendDataIndex  interrupt_check.o
    0x4000ba70   0x00000004   Zero   RW          262    .bss.sendDataIndex  master_tx.o
    0x4000ba74   0x00000004   Zero   RW          276    .bss.sendDataIndex  pad_check.o
    0x4000ba78   0x00000004   Zero   RW          308    .bss.sendDataIndex  slave_rx.o
    0x4000ba7c   0x00000004   Zero   RW          347    .bss.sendDataIndex  master_tx_300kHz.o
    0x4000ba80   0x00000004   Zero   RW          371    .bss.sendDataIndex  master_tx_rpt_master_rx.o
    0x4000ba84   0x00000004   Zero   RW          386    .bss.sendDataIndex  master_arbitration_lost.o
    0x4000ba88   0x00000004   Zero   RW          401    .bss.sendDataIndex  master_tx_300kHz_var_duty.o
    0x4000ba8c   0x00000004   Zero   RW          415    .bss.sendDataIndex  master_tx_fsb.o
    0x4000ba90   0x00000004   Zero   RW          428    .bss.sendDataIndex  slave_nack_addr.o
    0x4000ba94   0x00000004   Zero   RW          440    .bss.sendDataIndex  master_tx_1MHz_var_duty.o
    0x4000ba98   0x00000004   Zero   RW          605    .bss.sendDataIndex  slave_general_call.o
    0x4000ba9c   0x00000004   Zero   RW          619    .bss.sendDataIndex  slave_rx_fna.o
    0x4000baa0   0x00000004   Zero   RW          633    .bss.sendDataIndex  master_tx_200kHz.o
    0x4000baa4   0x00000004   Zero   RW          647    .bss.sendDataIndex  master_tx_200kHz_var_duty.o
    0x4000baa8   0x00000004   Zero   RW          661    .bss.sendDataIndex  master_tx_100kHz.o
    0x4000baac   0x00000004   Zero   RW          708    .bss.sendDataIndex  master_tx_250kHz_var_duty.o
    0x4000bab0   0x00000004   Zero   RW          736    .bss.sendDataIndex  master_tx_50kHz.o
    0x4000bab4   0x00000004   Zero   RW          750    .bss.sendDataIndex  renesas_slave_rx.o
    0x4000bab8   0x00000004   Zero   RW          777    .bss.sendDataIndex  master_tx_400kHz_var_duty.o
    0x4000babc   0x00000004   Zero   RW          824    .bss.sendDataIndex  master_rx.o


    Execution Region ARM_LIB_HEAP (Base: 0x4000bac0, Size: 0x00000000, Max: 0xffffffff, ABSOLUTE)

    **** No section assigned to this execution region ****


    Execution Region ARM_LIB_STACK (Base: 0x6ffffc00, Size: 0x00000400, Max: 0x00000400, ABSOLUTE)

    Base Addr    Size         Type   Attr      Idx    E Section Name        Object

    0x6ffffc00   0x00000400   Zero   RW            1    ARM_LIB_STACK.bss   anon$$obj.o

[Info] Object files has been linked successfully.
mv -f image.elf /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Creating binary file...
fromelf --m32 /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/image.elf --output=image.bin
[Info] Binary file has been generated successfully.
[Info] Listing memory map...
fromelf --text -cdvtgsw /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/image.elf --output=image.lst
[Info] Memory map has been listed successfully.
mv -f *.lst /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Disassembling...
fromelf --disassemble --cpu=Cortex-R52 /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug/image.elf --output=image.asm
[Info] Disassembled successfully.
mv -f *.asm /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
[Info] Cleanning temporary files...
mv -f make* /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.csh /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
mv -f *.log /design01/rcarv3ufed_master/common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check/debug
date
Sat Jan  5 16:08:23 ICT 2019
**** Build finished successfully ****
