Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Thu Feb 12 17:09:34 2026


Design: MPFS_DISCOVERY_KIT
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[27]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/wr_controller/axi_wdata[17]:D
  Delay (ns):              0.297
  Slack (ns):              0.044
  Arrival (ns):            5.532
  Required (ns):           5.488
  Operating Conditions: slow_lv_lt

Path 2
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[29]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[29]:D
  Delay (ns):              0.294
  Slack (ns):              0.048
  Arrival (ns):            6.151
  Required (ns):           6.103
  Operating Conditions: slow_lv_lt

Path 3
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[30]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN[7]:D
  Delay (ns):              0.215
  Slack (ns):              0.066
  Arrival (ns):            5.439
  Required (ns):           5.373
  Operating Conditions: slow_lv_lt

Path 4
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[11]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[11]:D
  Delay (ns):              0.144
  Slack (ns):              0.067
  Arrival (ns):            3.788
  Required (ns):           3.721
  Operating Conditions: fast_hv_lt

Path 5
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[23]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[23]:D
  Delay (ns):              0.145
  Slack (ns):              0.068
  Arrival (ns):            3.785
  Required (ns):           3.717
  Operating Conditions: fast_hv_lt

Path 6
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN_ret[3]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[26]:D
  Delay (ns):              0.146
  Slack (ns):              0.069
  Arrival (ns):            3.782
  Required (ns):           3.713
  Operating Conditions: fast_hv_lt

Path 7
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/MASTER_RLAST:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[2]:SLn
  Delay (ns):              0.355
  Slack (ns):              0.070
  Arrival (ns):            5.589
  Required (ns):           5.519
  Operating Conditions: slow_lv_lt

Path 8
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[9]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[9]:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            3.799
  Required (ns):           3.728
  Operating Conditions: fast_hv_lt

Path 9
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/MASTER_RLAST:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[1]:SLn
  Delay (ns):              0.356
  Slack (ns):              0.071
  Arrival (ns):            5.590
  Required (ns):           5.519
  Operating Conditions: slow_lv_lt

Path 10
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/MASTER_RLAST:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[0]:SLn
  Delay (ns):              0.356
  Slack (ns):              0.071
  Arrival (ns):            5.590
  Required (ns):           5.519
  Operating Conditions: slow_lv_lt

Path 11
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[58]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[27]:D
  Delay (ns):              0.149
  Slack (ns):              0.072
  Arrival (ns):            3.789
  Required (ns):           3.717
  Operating Conditions: fast_hv_lt

Path 12
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/MASTER_RLAST:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[3]:SLn
  Delay (ns):              0.357
  Slack (ns):              0.072
  Arrival (ns):            5.591
  Required (ns):           5.519
  Operating Conditions: slow_lv_lt

Path 13
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[13]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/wr_controller/axi_wdata[3]:D
  Delay (ns):              0.222
  Slack (ns):              0.073
  Arrival (ns):            5.478
  Required (ns):           5.405
  Operating Conditions: slow_lv_lt

Path 14
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[18]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveABURST_ret:D
  Delay (ns):              0.222
  Slack (ns):              0.073
  Arrival (ns):            5.441
  Required (ns):           5.368
  Operating Conditions: slow_lv_lt

Path 15
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[18]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[18]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            3.805
  Required (ns):           3.732
  Operating Conditions: fast_hv_lt

Path 16
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_13[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_14[0]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            3.774
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 17
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[0]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.206
  Required (ns):           4.132
  Operating Conditions: fast_hv_lt

Path 18
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[3]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[3]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.200
  Required (ns):           4.126
  Operating Conditions: fast_hv_lt

Path 19
  From: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/clear_parity_en:CLK
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/clear_parity_reg0:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            4.205
  Required (ns):           4.131
  Operating Conditions: fast_hv_lt

Path 20
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[71]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/genblk3[3].openTransVec[3][8]:D
  Delay (ns):              0.318
  Slack (ns):              0.074
  Arrival (ns):            5.548
  Required (ns):           5.474
  Operating Conditions: slow_lv_lt

Path 21
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN_ret[1]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[24]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            3.792
  Required (ns):           3.718
  Operating Conditions: fast_hv_lt

Path 22
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[26]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[26]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            3.788
  Required (ns):           3.714
  Operating Conditions: fast_hv_lt

Path 23
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_9[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_10[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            4.222
  Required (ns):           4.148
  Operating Conditions: fast_hv_lt

Path 24
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_10[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_11[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            3.785
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 25
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[23]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[23]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            4.210
  Required (ns):           4.135
  Operating Conditions: fast_hv_lt

Path 26
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_f1:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:D
  Delay (ns):              0.148
  Slack (ns):              0.075
  Arrival (ns):            3.797
  Required (ns):           3.722
  Operating Conditions: fast_hv_lt

Path 27
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[19]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[19]:D
  Delay (ns):              0.149
  Slack (ns):              0.075
  Arrival (ns):            3.796
  Required (ns):           3.721
  Operating Conditions: fast_hv_lt

Path 28
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[4]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/addr_fifo[4]:D
  Delay (ns):              0.149
  Slack (ns):              0.075
  Arrival (ns):            3.810
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 29
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[27]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[27]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            4.206
  Required (ns):           4.130
  Operating Conditions: fast_hv_lt

Path 30
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[22]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[12]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            3.805
  Required (ns):           3.729
  Operating Conditions: fast_hv_lt

Path 31
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_genblk1[0].ram.mem_ram0_[1]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[69]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            3.809
  Required (ns):           3.733
  Operating Conditions: fast_hv_lt

Path 32
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[56]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[25]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            3.793
  Required (ns):           3.717
  Operating Conditions: fast_hv_lt

Path 33
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[20]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveASIZE_ret[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            3.780
  Required (ns):           3.704
  Operating Conditions: fast_hv_lt

Path 34
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[16]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[16]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            3.811
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 35
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[25]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[25]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            3.783
  Required (ns):           3.707
  Operating Conditions: fast_hv_lt

Path 36
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[17]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[17]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            3.797
  Required (ns):           3.721
  Operating Conditions: fast_hv_lt

Path 37
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[10]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[10]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            3.783
  Required (ns):           3.707
  Operating Conditions: fast_hv_lt

Path 38
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_1[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_2[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            3.787
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 39
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[45]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[35]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            3.807
  Required (ns):           3.730
  Operating Conditions: fast_hv_lt

Path 40
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[54]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[23]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            3.786
  Required (ns):           3.709
  Operating Conditions: fast_hv_lt

Path 41
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_7[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_8[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            4.225
  Required (ns):           4.148
  Operating Conditions: fast_hv_lt

Path 42
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_8[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_9[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            3.788
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 43
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_0[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_1[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            3.788
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 44
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/sDat[23]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[0]:D
  Delay (ns):              0.179
  Slack (ns):              0.078
  Arrival (ns):            3.822
  Required (ns):           3.744
  Operating Conditions: fast_hv_lt

Path 45
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[54]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[23]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            3.795
  Required (ns):           3.717
  Operating Conditions: fast_hv_lt

Path 46
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[16]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[16]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            3.793
  Required (ns):           3.715
  Operating Conditions: fast_hv_lt

Path 47
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_AXI4INITIATORDMACtrl/AWADDRReg[14]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[14]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            3.793
  Required (ns):           3.715
  Operating Conditions: fast_hv_lt

Path 48
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[16]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[16]:D
  Delay (ns):              0.154
  Slack (ns):              0.079
  Arrival (ns):            4.218
  Required (ns):           4.139
  Operating Conditions: fast_hv_lt

Path 49
  From: FIC_3_PERIPHERALS_0/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAI_ff_reg[2]:CLK
  To:   FIC_3_PERIPHERALS_0/CORE_I2C_C0_0_WRAPPER_1/COREI2C_C0_0/COREI2C_C0_0/I2C_NUM_GENERATION[0].ui2c/SDAInt:D
  Delay (ns):              0.156
  Slack (ns):              0.079
  Arrival (ns):            4.240
  Required (ns):           4.161
  Operating Conditions: fast_hv_lt

Path 50
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[41]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR[10]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            3.789
  Required (ns):           3.710
  Operating Conditions: fast_hv_lt

Path 51
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[40]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[9]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            3.789
  Required (ns):           3.710
  Operating Conditions: fast_hv_lt

Path 52
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[5]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/addr_fifo[5]:D
  Delay (ns):              0.156
  Slack (ns):              0.079
  Arrival (ns):            3.796
  Required (ns):           3.717
  Operating Conditions: fast_hv_lt

Path 53
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[26]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[26]:D
  Delay (ns):              0.156
  Slack (ns):              0.079
  Arrival (ns):            3.800
  Required (ns):           3.721
  Operating Conditions: fast_hv_lt

Path 54
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[23]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[54]:D
  Delay (ns):              0.156
  Slack (ns):              0.079
  Arrival (ns):            3.796
  Required (ns):           3.717
  Operating Conditions: fast_hv_lt

Path 55
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_9[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_10[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            3.790
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 56
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_3[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_4[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.079
  Arrival (ns):            3.790
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 57
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/msrxs_strobe:CLK
  To:   FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/SYNC1_msrxp_strobe:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            4.211
  Required (ns):           4.131
  Operating Conditions: fast_hv_lt

Path 58
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_prescale_reg[12]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/prescale_reg_Z[12]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            4.198
  Required (ns):           4.118
  Operating Conditions: fast_hv_lt

Path 59
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[2]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[2]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            4.198
  Required (ns):           4.118
  Operating Conditions: fast_hv_lt

Path 60
  From: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples_1[0]:CLK
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples_0[0]:D
  Delay (ns):              0.157
  Slack (ns):              0.080
  Arrival (ns):            4.214
  Required (ns):           4.134
  Operating Conditions: fast_hv_lt

Path 61
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveALEN_ret[7]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[30]:D
  Delay (ns):              0.157
  Slack (ns):              0.080
  Arrival (ns):            3.793
  Required (ns):           3.713
  Operating Conditions: fast_hv_lt

Path 62
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[17]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[48]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            3.784
  Required (ns):           3.704
  Operating Conditions: fast_hv_lt

Path 63
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[46]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[15]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            3.784
  Required (ns):           3.704
  Operating Conditions: fast_hv_lt

Path 64
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[8]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[8]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            3.815
  Required (ns):           3.735
  Operating Conditions: fast_hv_lt

Path 65
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_10[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_11[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.080
  Arrival (ns):            4.222
  Required (ns):           4.142
  Operating Conditions: fast_hv_lt

Path 66
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_6[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_7[0]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            3.791
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 67
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_4[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_5[0]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            3.791
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 68
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UTXF/fifo_mem_q[0][0]:CLK
  To:   FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/mtx_datahold[0]:D
  Delay (ns):              0.155
  Slack (ns):              0.081
  Arrival (ns):            4.207
  Required (ns):           4.126
  Operating Conditions: fast_hv_lt

Path 69
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/SYNC2_stxp_strobetx:CLK
  To:   FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/SYNC3_stxp_strobetx:D
  Delay (ns):              0.155
  Slack (ns):              0.081
  Arrival (ns):            4.206
  Required (ns):           4.125
  Operating Conditions: fast_hv_lt

Path 70
  From: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[1]:CLK
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_byte_Z[1]:D
  Delay (ns):              0.155
  Slack (ns):              0.081
  Arrival (ns):            4.214
  Required (ns):           4.133
  Operating Conditions: fast_hv_lt

Path 71
  From: FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[6]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt_ret_0[6]:D
  Delay (ns):              0.154
  Slack (ns):              0.081
  Arrival (ns):            3.814
  Required (ns):           3.733
  Operating Conditions: fast_hv_lt

Path 72
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/sizeDiff_pre[1]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff_reg[1]:D
  Delay (ns):              0.155
  Slack (ns):              0.081
  Arrival (ns):            3.804
  Required (ns):           3.723
  Operating Conditions: fast_hv_lt

Path 73
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[17]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[48]:D
  Delay (ns):              0.158
  Slack (ns):              0.081
  Arrival (ns):            3.803
  Required (ns):           3.722
  Operating Conditions: fast_hv_lt

Path 74
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[13]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[44]:D
  Delay (ns):              0.155
  Slack (ns):              0.081
  Arrival (ns):            3.785
  Required (ns):           3.704
  Operating Conditions: fast_hv_lt

Path 75
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_12[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_13[0]:D
  Delay (ns):              0.157
  Slack (ns):              0.081
  Arrival (ns):            3.782
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 76
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[3]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/wr_controller/axi_wstrb[1]:D
  Delay (ns):              0.150
  Slack (ns):              0.082
  Arrival (ns):            3.825
  Required (ns):           3.743
  Operating Conditions: fast_hv_lt

Path 77
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[29]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[19]:D
  Delay (ns):              0.159
  Slack (ns):              0.082
  Arrival (ns):            3.809
  Required (ns):           3.727
  Operating Conditions: fast_hv_lt

Path 78
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[13]:D
  Delay (ns):              0.159
  Slack (ns):              0.082
  Arrival (ns):            3.802
  Required (ns):           3.720
  Operating Conditions: fast_hv_lt

Path 79
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/URF/CLK_DIV[3]:CLK
  To:   FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/clk_div_val_reg[3]:D
  Delay (ns):              0.151
  Slack (ns):              0.083
  Arrival (ns):            4.213
  Required (ns):           4.130
  Operating Conditions: fast_hv_lt

Path 80
  From: FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/URF/CLK_DIV[2]:CLK
  To:   FIC_3_PERIPHERALS_0/SPI_FOR_7_SEG_0/SPI_FOR_7_SEG_0/USPI/UCC/clk_div_val_reg[2]:D
  Delay (ns):              0.151
  Slack (ns):              0.083
  Arrival (ns):            4.213
  Required (ns):           4.130
  Operating Conditions: fast_hv_lt

Path 81
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/rrArb.rrArb/grant[0]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAVALID_ret:D
  Delay (ns):              0.160
  Slack (ns):              0.083
  Arrival (ns):            3.800
  Required (ns):           3.717
  Operating Conditions: fast_hv_lt

Path 82
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/arst_aclk_sync/sysReset_f1:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/arst_aclk_sync/sysReset:D
  Delay (ns):              0.151
  Slack (ns):              0.083
  Arrival (ns):            3.802
  Required (ns):           3.719
  Operating Conditions: fast_hv_lt

Path 83
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[45]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[14]:D
  Delay (ns):              0.151
  Slack (ns):              0.083
  Arrival (ns):            3.786
  Required (ns):           3.703
  Operating Conditions: fast_hv_lt

Path 84
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR_ret[13]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            3.787
  Required (ns):           3.704
  Operating Conditions: fast_hv_lt

Path 85
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[46]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/axicb/cb.awcon/trgmx/slaveAADDR_ret[15]:D
  Delay (ns):              0.161
  Slack (ns):              0.083
  Arrival (ns):            3.798
  Required (ns):           3.715
  Operating Conditions: fast_hv_lt

Path 86
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_2[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_3[0]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            3.794
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 87
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[1]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[1]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            4.215
  Required (ns):           4.131
  Operating Conditions: fast_hv_lt

Path 88
  From: FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/psh_period_reg[16]:CLK
  To:   FIC_3_PERIPHERALS_0/PWM/corepwm_C0_0/genblk3.corepwm_reg_if/period_reg_Z[16]:D
  Delay (ns):              0.157
  Slack (ns):              0.084
  Arrival (ns):            4.222
  Required (ns):           4.138
  Operating Conditions: fast_hv_lt

Path 89
  From: FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[3]:CLK
  To:   FIC_3_PERIPHERALS_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/rx_shift[2]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            4.217
  Required (ns):           4.133
  Operating Conditions: fast_hv_lt

Path 90
  From: FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/cur_state[4]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/tinyml_accel_inst/tinyml_accel_inst/finish:D
  Delay (ns):              0.159
  Slack (ns):              0.084
  Arrival (ns):            3.816
  Required (ns):           3.732
  Operating Conditions: fast_hv_lt

Path 91
  From: FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[1]:CLK
  To:   FIC_0_PERIPHERALS_0/MSS_LSRAM_inst_0/COREAXI4SRAM_0/genblk1.genblk1.U_MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk2.rdbeat_cnt_ret_0[1]:D
  Delay (ns):              0.152
  Slack (ns):              0.084
  Arrival (ns):            3.809
  Required (ns):           3.725
  Operating Conditions: fast_hv_lt

Path 92
  From: FIC_0_PERIPHERALS_0/HLS_AXI4Interconnect_0/HLS_AXI4Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/sDat[9]:CLK
  To:   FIC_0_PERIPHERALS_0/tinyml_accel_top_0/axi4slv_inst/wr_controller/axi_wstrb[7]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.810
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 93
  From: FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[38]:CLK
  To:   FIC_0_PERIPHERALS_0/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.arcon/trgmx/slaveAADDR[7]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.813
  Required (ns):           3.729
  Operating Conditions: fast_hv_lt

Path 94
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[8]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[8]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.812
  Required (ns):           3.728
  Operating Conditions: fast_hv_lt

Path 95
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[24]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[55]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.789
  Required (ns):           3.705
  Operating Conditions: fast_hv_lt

Path 96
  From: FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[17]:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_INITIATOR_inst_0/DMA_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[48]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.793
  Required (ns):           3.709
  Operating Conditions: fast_hv_lt

Path 97
  From: FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/reqForStaReg:CLK
  To:   FIC_0_PERIPHERALS_0/DMA_CONTROLLER_inst_0/DMA_CONTROLLER_0/U_intController/genblk1.U_INT_0_QUEUE/reqForStaReg_2:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            3.812
  Required (ns):           3.728
  Operating Conditions: fast_hv_lt

Path 98
  From: CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_4[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_3_CLK/CORERESET_0/dff_5[0]:D
  Delay (ns):              0.158
  Slack (ns):              0.084
  Arrival (ns):            4.232
  Required (ns):           4.148
  Operating Conditions: fast_hv_lt

Path 99
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_7[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_8[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            3.796
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

Path 100
  From: CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_5[0]:CLK
  To:   CLOCKS_AND_RESETS_0/RESET_FIC_0_CLK/CORERESET_0/dff_6[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            3.796
  Required (ns):           3.711
  Operating Conditions: fast_hv_lt

