0.6
2018.2
Jun 14 2018
20:07:38
/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/project_vhdl.sim/sim_1/synth/timing/xsim/test_aul_time_synth.v,1683649911,verilog,,,,AUL;glbl,,,,,,,,
/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/project_vhdl.srcs/sim_1/new/test_aul.vhd,1683649737,vhdl,,,,test_aul,,,,,,,,
