<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `src/rcc/clocking.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>clocking.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
</pre><pre class="rust ">
<span class="doccomment">//! The `clocking` module contains representations of the various objects in the STM32L4x6</span>
<span class="doccomment">//! clock tree (see Reference Manual Figs 15 and 16) useful for wiring them up.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! There are two main concepts: sources (enum variants) and clocks (structs). For example, the</span>
<span class="doccomment">//! SYSCLK clock can be driven by any one of four sources: HSI, MSI, HSI, and PLLCLK. This</span>
<span class="doccomment">//! knowledge is encoded in the SysClkSources enum.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Each enum variant contains information about the clock it represents. Some clocks are</span>
<span class="doccomment">//! configurable, and thus have fields, and some are not. For example, the LSI</span>
<span class="doccomment">//! (LowSpeedInternalRC) clock is always 32 kHz, but the MSI (MediumSpeedInternalRC) clock can</span>
<span class="doccomment">//! be configured and thus has a frequency component.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! To use them, compose them and feed them to, e.g., sysclk.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ```rust</span>
<span class="doccomment">//! let mut rcc = RCC.constrain();</span>
<span class="doccomment">//! let msi_clk = clocking::MediumSpeedInternalRC::new(8_000_000, false);</span>
<span class="doccomment">//! let sys_clk_src = clocking::SysClkSource::MSI(msi_clk);</span>
<span class="doccomment">//! let cfgr = rcc.cfgr.sysclk(sys_clk_src);</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The PLL is a bit more complex because it _is_ a source (`PLLClkOutput`) and also _requires_</span>
<span class="doccomment">//! a source (`PLLClkSource`), but you compose the types similarly.</span>

<span class="kw">use</span> <span class="kw">super</span>::<span class="ident">rcc</span>;

<span class="doccomment">/// Clocks (OSCs or RCs) that can be used as inputs to peripherals</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This trait isn&#39;t actually specified anywhere, and is used only by convention.</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">InputClock</span> {
    <span class="doccomment">/// Return the frequency of the clock (either calculated, configured, or intrinsic)</span>
    <span class="kw">fn</span> <span class="ident">freq</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="ident">u32</span>;
}

<span class="doccomment">/// High-speed internal 16 MHz RC</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">HighSpeedInternal16RC</span> {
    <span class="doccomment">/// Force HSI16 ON even in Stop modes</span>
    <span class="kw">pub</span> <span class="ident">always_on</span>: <span class="ident">bool</span>,
    <span class="doccomment">/// When the system wakeup clock is MSI, wake up the HSI16 in parallel to system wakeup.</span>
    <span class="kw">pub</span> <span class="ident">auto_start</span>: <span class="ident">bool</span>,
}

<span class="kw">impl</span> <span class="ident">HighSpeedInternal16RC</span> {
    <span class="doccomment">/// Applies the selection options to the configuration registers and turns the clock on</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">configure</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">rcc</span>: <span class="kw-2">&amp;</span><span class="ident">rcc</span>::<span class="ident">RegisterBlock</span>) <span class="op">-&gt;</span> (<span class="ident">u32</span>, <span class="ident">u8</span>) {
        <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">hsion</span>().<span class="ident">set_bit</span>().<span class="ident">hsikeron</span>().<span class="ident">bit</span>(<span class="self">self</span>.<span class="ident">always_on</span>).<span class="ident">hsiasfs</span>().<span class="ident">bit</span>(<span class="self">self</span>.<span class="ident">auto_start</span>));
        <span class="kw">while</span> <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">read</span>().<span class="ident">hsirdy</span>().<span class="ident">bit_is_clear</span>() {}
        (<span class="number">16_000_000</span>, <span class="number">0b01</span>)
    }
}

<span class="doccomment">/// Medium-speed internal 100 kHz - 48 MHz RC</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">MediumSpeedInternalRC</span> {
    <span class="ident">freq</span>: <span class="ident">u32</span>,
    <span class="ident">auto_cal</span>: <span class="ident">bool</span>,
}

<span class="kw">impl</span> <span class="ident">MediumSpeedInternalRC</span> {
    <span class="doccomment">/// Create a new MSI RC</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `freq` must be a valid MSI RC frequency range (see 6.2.3)</span>
    <span class="doccomment">/// TODO make freq a repr(C) enum</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">freq</span>: <span class="ident">u32</span>, <span class="ident">auto_cal</span>: <span class="ident">bool</span>) <span class="op">-&gt;</span> <span class="self">Self</span> {
        <span class="ident">MediumSpeedInternalRC</span> { <span class="ident">freq</span>, <span class="ident">auto_cal</span> }
    }

    <span class="doccomment">/// Convert the freq range to MSIRANGE bits (6.4.1). Panics if `freq` is invalid.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">freq</span> {
            <span class="number">100_000</span> <span class="op">=&gt;</span> <span class="number">0b0000</span>,
            <span class="number">200_000</span> <span class="op">=&gt;</span> <span class="number">0b0001</span>,
            <span class="number">400_000</span> <span class="op">=&gt;</span> <span class="number">0b0010</span>,
            <span class="number">800_000</span> <span class="op">=&gt;</span> <span class="number">0b0011</span>,
            <span class="number">1_000_000</span> <span class="op">=&gt;</span> <span class="number">0b0100</span>,
            <span class="number">2_000_000</span> <span class="op">=&gt;</span> <span class="number">0b0101</span>,
            <span class="number">4_000_000</span> <span class="op">=&gt;</span> <span class="number">0b0110</span>,
            <span class="number">8_000_000</span> <span class="op">=&gt;</span> <span class="number">0b0111</span>,
            <span class="number">16_000_000</span> <span class="op">=&gt;</span> <span class="number">0b1000</span>,
            <span class="number">24_000_000</span> <span class="op">=&gt;</span> <span class="number">0b1001</span>,
            <span class="number">32_000_000</span> <span class="op">=&gt;</span> <span class="number">0b1010</span>,
            <span class="number">48_000_000</span> <span class="op">=&gt;</span> <span class="number">0b1011</span>,
            <span class="kw">_</span> <span class="op">=&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;bad MSI speed value!&quot;</span>),
        }
    }

    <span class="doccomment">/// Configures the MSI to the specified frequency, and enables hardware</span>
    <span class="doccomment">/// auto-calibration if requested by enabling (and waiting for) the LSE.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">configure</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">rcc</span>: <span class="kw-2">&amp;</span><span class="ident">rcc</span>::<span class="ident">RegisterBlock</span>) <span class="op">-&gt;</span> (<span class="ident">u32</span>, <span class="ident">u8</span>) {
        <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="kw">unsafe</span> { <span class="ident">w</span>.<span class="ident">msirange</span>().<span class="ident">bits</span>(<span class="self">self</span>.<span class="ident">bits</span>()).<span class="ident">msirgsel</span>().<span class="ident">set_bit</span>() });
        <span class="kw">while</span> <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">read</span>().<span class="ident">msirdy</span>().<span class="ident">bit_is_clear</span>() {}

        <span class="kw">if</span> <span class="self">self</span>.<span class="ident">auto_cal</span> {
            <span class="comment">// FIXME This... may not work? I&#39;m not sure if I&#39;ve got a board problem or using</span>
            <span class="comment">// the LSE requires some precondition I&#39;m missing. In either case, LSERDY is never</span>
            <span class="comment">// set by the hardware, so auto_cal doesn&#39;t succeed.</span>
            <span class="ident">rcc</span>.<span class="ident">apb1enr1</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">pwren</span>().<span class="ident">set_bit</span>());

            <span class="ident">rcc</span>.<span class="ident">bdcr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">lseon</span>().<span class="ident">clear_bit</span>());
            <span class="kw">while</span> <span class="ident">rcc</span>.<span class="ident">bdcr</span>.<span class="ident">read</span>().<span class="ident">lserdy</span>().<span class="ident">bit_is_set</span>() {}
            <span class="ident">rcc</span>.<span class="ident">bdcr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="kw">unsafe</span> { <span class="ident">w</span>.<span class="ident">lsedrv</span>().<span class="ident">bits</span>(<span class="number">0b11</span>).<span class="ident">lseon</span>().<span class="ident">set_bit</span>() });
            <span class="kw">while</span> <span class="ident">rcc</span>.<span class="ident">bdcr</span>.<span class="ident">read</span>().<span class="ident">lserdy</span>().<span class="ident">bit_is_clear</span>() {}
            <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">msipllen</span>().<span class="ident">set_bit</span>());
        }
        (<span class="self">self</span>.<span class="ident">freq</span>(), <span class="number">0b00</span>)
    }
}

<span class="kw">impl</span> <span class="ident">InputClock</span> <span class="kw">for</span> <span class="ident">MediumSpeedInternalRC</span> {
    <span class="kw">fn</span> <span class="ident">freq</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">freq</span>
    }
}

<span class="doccomment">/// High-speed external 4-48 MHz oscillator</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">HighSpeedExternalOSC</span>(<span class="kw">pub</span> <span class="ident">u32</span>);

<span class="kw">impl</span> <span class="ident">InputClock</span> <span class="kw">for</span> <span class="ident">HighSpeedExternalOSC</span> {
    <span class="kw">fn</span> <span class="ident">freq</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="number">0</span>
    }
}

<span class="kw">impl</span> <span class="ident">HighSpeedExternalOSC</span> {
    <span class="doccomment">/// Turns on the HSE oscillator.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// (Should this also configure the pin?)</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">configure</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">rcc</span>: <span class="kw-2">&amp;</span><span class="ident">rcc</span>::<span class="ident">RegisterBlock</span>) <span class="op">-&gt;</span> (<span class="ident">u32</span>, <span class="ident">u8</span>) {
        <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">hseon</span>().<span class="ident">set_bit</span>());
        <span class="kw">while</span> <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">read</span>().<span class="ident">hserdy</span>().<span class="ident">bit_is_clear</span>() {}
        (<span class="self">self</span>.<span class="ident">freq</span>(), <span class="number">0b10</span>)
    }
}

<span class="doccomment">/// Selectable input clocks to the RTC</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Copy</span>, <span class="ident">Clone</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">RtcClkSource</span> {
    <span class="doccomment">/// RTC off</span>
    <span class="prelude-val">None</span>,
    <span class="doccomment">/// Internal 32 kHz RC</span>
    <span class="ident">LSI</span>,
    <span class="doccomment">/// External 32.768 kHz oscillator</span>
    <span class="ident">LSE</span>,
    <span class="doccomment">/// High-speed external oscillator, prescaled by (a fixed value of) 32</span>
    <span class="ident">HSEDiv32</span>,
}

<span class="kw">impl</span> <span class="ident">RtcClkSource</span> {
    <span class="doccomment">/// Returns the output frequency of the RtcClkSource based on its input.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">freq</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">hse</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">HighSpeedExternalOSC</span><span class="op">&gt;</span>) <span class="op">-&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span> {
        <span class="kw">match</span> <span class="kw-2">*</span><span class="self">self</span> {
            <span class="ident">RtcClkSource</span>::<span class="prelude-val">None</span> <span class="op">=&gt;</span> <span class="prelude-val">None</span>,
            <span class="ident">RtcClkSource</span>::<span class="ident">LSI</span> <span class="op">=&gt;</span> <span class="prelude-val">Some</span>(<span class="number">32_000</span>),
            <span class="ident">RtcClkSource</span>::<span class="ident">LSE</span> <span class="op">=&gt;</span> <span class="prelude-val">Some</span>(<span class="number">32_768</span>),
            <span class="ident">RtcClkSource</span>::<span class="ident">HSEDiv32</span> <span class="op">=&gt;</span> {
                <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">clk</span>) <span class="op">=</span> <span class="ident">hse</span> {
                    <span class="prelude-val">Some</span>(<span class="ident">clk</span>.<span class="ident">freq</span>() <span class="op">/</span> <span class="number">32</span>)
                } <span class="kw">else</span> {
                    <span class="prelude-val">None</span>
                }
            },
        }
    }

    <span class="doccomment">/// Return bits for setting RTCSEL (see 6.2.14)</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="ident">u8</span> {
        <span class="kw-2">*</span><span class="self">self</span> <span class="kw">as</span> <span class="ident">u8</span>
    }
}

<span class="doccomment">/// Selectable clocks for the SYSCLK signal (HCLK bus)</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">SysClkSource</span> {
    <span class="doccomment">/// High speed internal 16 MHz RC</span>
    <span class="ident">HSI16</span>(<span class="ident">HighSpeedInternal16RC</span>),
    <span class="doccomment">/// Medium speed internal 100kHz-48MHz RC</span>
    <span class="ident">MSI</span>(<span class="ident">MediumSpeedInternalRC</span>),
    <span class="doccomment">/// High-speed external oscillator</span>
    <span class="ident">HSE</span>(<span class="ident">HighSpeedExternalOSC</span>),
    <span class="doccomment">/// PLLCLK signal (output of PLL)</span>
    <span class="ident">PLL</span>(<span class="ident">PLLClkOutput</span>),
}

<span class="kw">impl</span> <span class="ident">InputClock</span> <span class="kw">for</span> <span class="ident">SysClkSource</span> {
    <span class="kw">fn</span> <span class="ident">freq</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="ident">u32</span> {
        <span class="kw">match</span> <span class="kw-2">*</span><span class="self">self</span> {
            <span class="ident">SysClkSource</span>::<span class="ident">HSI16</span>(<span class="kw">_</span>) <span class="op">=&gt;</span> <span class="number">16_000_000</span>,
            <span class="ident">SysClkSource</span>::<span class="ident">MSI</span>(<span class="ident">s</span>) <span class="op">=&gt;</span> <span class="ident">s</span>.<span class="ident">freq</span>(),
            <span class="ident">SysClkSource</span>::<span class="ident">HSE</span>(<span class="ident">s</span>) <span class="op">=&gt;</span> <span class="ident">s</span>.<span class="ident">freq</span>(),
            <span class="ident">SysClkSource</span>::<span class="ident">PLL</span>(<span class="ident">s</span>) <span class="op">=&gt;</span> <span class="ident">s</span>.<span class="ident">freq</span>(),
        }
    }
}

<span class="doccomment">/// PLLCLK output of PLL module</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">PLLClkOutput</span> {
    <span class="doccomment">/// The input source of the PLL module</span>
    <span class="kw">pub</span> <span class="ident">src</span>: <span class="ident">PLLClkSource</span>,
    <span class="doccomment">/// The initial prescaler value into all PLLs</span>
    <span class="kw">pub</span> <span class="ident">m</span>: <span class="ident">u8</span>,
    <span class="ident">n</span>: <span class="ident">u8</span>,
    <span class="ident">r</span>: <span class="ident">u8</span>,
    <span class="ident">f</span>: <span class="ident">u32</span>,
}

<span class="kw">impl</span> <span class="ident">PLLClkOutput</span> {
    <span class="doccomment">/// Create a new PLL clock source to use as an input.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The arguments refer to the scale factors described in Figs. 15 and 16 of the reference</span>
    <span class="doccomment">/// manual, and end up in the PLLM, PLLN, and PLLR fields of the PLLCFGR register.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Panics if the configuration is invalid, especially if the output frequency is &gt;80 MHz</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">src</span>: <span class="ident">PLLClkSource</span>, <span class="ident">m</span>: <span class="ident">u8</span>, <span class="ident">n</span>: <span class="ident">u8</span>, <span class="ident">r</span>: <span class="ident">u8</span>) <span class="op">-&gt;</span> <span class="self">Self</span> {
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">m</span> <span class="op">&gt;</span> <span class="number">0</span> <span class="op">&amp;&amp;</span> <span class="ident">m</span> <span class="op">&lt;</span> <span class="number">9</span>);
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">n</span> <span class="op">&gt;</span> <span class="number">7</span> <span class="op">&amp;&amp;</span> <span class="ident">n</span> <span class="op">&lt;</span> <span class="number">87</span>);
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">r</span> <span class="op">==</span> <span class="number">2</span> <span class="op">||</span> <span class="ident">r</span> <span class="op">==</span> <span class="number">4</span> <span class="op">||</span> <span class="ident">r</span> <span class="op">==</span> <span class="number">6</span> <span class="op">||</span> <span class="ident">r</span> <span class="op">==</span> <span class="number">8</span>);
        <span class="kw">let</span> <span class="ident">f</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">freq</span>() <span class="op">/</span> <span class="ident">m</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">*</span> <span class="ident">n</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="op">/</span> <span class="ident">r</span> <span class="kw">as</span> <span class="ident">u32</span>;
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">f</span> <span class="op">&lt;</span> <span class="kw">super</span>::<span class="ident">SYS_CLOCK_MAX</span>);

        <span class="ident">PLLClkOutput</span> { <span class="ident">src</span>, <span class="ident">m</span>, <span class="ident">n</span>, <span class="ident">r</span>, <span class="ident">f</span> }
    }

    <span class="doccomment">/// Configure the PLL to enable the PLLCLK output. This explicitly does not (yet?)</span>
    <span class="doccomment">/// support any PLL other than `PLL`, and no other outputs than `PLLCLK`, so this is</span>
    <span class="doccomment">/// not suitable for driving e.g. USB.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">configure</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">rcc</span>: <span class="kw-2">&amp;</span><span class="ident">rcc</span>::<span class="ident">RegisterBlock</span>) <span class="op">-&gt;</span> (<span class="ident">u32</span>, <span class="ident">u8</span>) {
        <span class="kw">let</span> <span class="ident">pllsrc_bits</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">src</span>.<span class="ident">configure</span>(<span class="ident">rcc</span>);
        <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">pllon</span>().<span class="ident">clear_bit</span>());
        <span class="kw">while</span> <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">read</span>().<span class="ident">pllrdy</span>().<span class="ident">bit_is_set</span>() {}
        <span class="ident">rcc</span>.<span class="ident">pllcfgr</span>
            .<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="kw">unsafe</span> { <span class="ident">w</span>.<span class="ident">pllsrc</span>().<span class="ident">bits</span>(<span class="ident">pllsrc_bits</span>).<span class="ident">pllm</span>().<span class="ident">bits</span>(<span class="self">self</span>.<span class="ident">m</span> <span class="op">-</span> <span class="number">1</span>).<span class="ident">plln</span>().<span class="ident">bits</span>(<span class="self">self</span>.<span class="ident">n</span>).<span class="ident">pllr</span>().<span class="ident">bits</span>(<span class="self">self</span>.<span class="ident">r</span>) });
        <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">pllon</span>().<span class="ident">set_bit</span>());
        <span class="kw">while</span> <span class="ident">rcc</span>.<span class="ident">cr</span>.<span class="ident">read</span>().<span class="ident">pllrdy</span>().<span class="ident">bit_is_clear</span>() {}
        <span class="ident">rcc</span>.<span class="ident">pllcfgr</span>.<span class="ident">modify</span>(<span class="op">|</span><span class="kw">_</span>, <span class="ident">w</span><span class="op">|</span> <span class="ident">w</span>.<span class="ident">pllren</span>().<span class="ident">set_bit</span>());
        (<span class="self">self</span>.<span class="ident">freq</span>(), <span class="number">0b11</span>)
    }
}

<span class="kw">impl</span> <span class="ident">InputClock</span> <span class="kw">for</span> <span class="ident">PLLClkOutput</span> {
    <span class="kw">fn</span> <span class="ident">freq</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="ident">u32</span> {
        <span class="self">self</span>.<span class="ident">f</span>
    }
}

<span class="comment">//</span>
<span class="doccomment">/// PLLADC2CLK output of PLLSAI2</span>
<span class="comment">// #[derive(Clone, Copy)]</span>
<span class="comment">// pub struct PLLADC2Clk {</span>
<span class="comment">// src: PLLClkSource,</span>
<span class="comment">// ...,</span>
<span class="comment">// }</span>
<span class="comment">//</span>

<span class="doccomment">/// Selectable PLL module input sources</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">PLLClkSource</span> {
    <span class="doccomment">/// PLL off</span>
    <span class="prelude-val">None</span>,
    <span class="doccomment">/// MSI16</span>
    <span class="ident">MSI</span>(<span class="ident">MediumSpeedInternalRC</span>),
    <span class="doccomment">/// HSI16</span>
    <span class="ident">HSI16</span>(<span class="ident">HighSpeedInternal16RC</span>),
    <span class="doccomment">/// HSE</span>
    <span class="ident">HSE</span>(<span class="ident">HighSpeedExternalOSC</span>),
}

<span class="kw">impl</span> <span class="ident">PLLClkSource</span> {
    <span class="doccomment">/// This configures the input to the PLL. It&#39;s usually only called by</span>
    <span class="doccomment">/// PLLClkOutput::configure.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">configure</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">rcc</span>: <span class="kw-2">&amp;</span><span class="ident">rcc</span>::<span class="ident">RegisterBlock</span>) <span class="op">-&gt;</span> <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident">PLLClkSource</span>::<span class="prelude-val">None</span> <span class="op">=&gt;</span> <span class="number">0b00</span>,
            <span class="ident">PLLClkSource</span>::<span class="ident">MSI</span>(<span class="ident">s</span>) <span class="op">=&gt;</span> {
                <span class="kw">let</span> <span class="ident">_c</span> <span class="op">=</span> <span class="ident">s</span>.<span class="ident">configure</span>(<span class="ident">rcc</span>);
                <span class="number">0b01</span>
            },
            <span class="ident">PLLClkSource</span>::<span class="ident">HSI16</span>(<span class="ident">s</span>) <span class="op">=&gt;</span> {
                <span class="kw">let</span> <span class="ident">_c</span> <span class="op">=</span> <span class="ident">s</span>.<span class="ident">configure</span>(<span class="ident">rcc</span>);
                <span class="number">0b10</span>
            },
            <span class="ident">PLLClkSource</span>::<span class="ident">HSE</span>(<span class="ident">s</span>) <span class="op">=&gt;</span> {
                <span class="kw">let</span> <span class="ident">_c</span> <span class="op">=</span> <span class="ident">s</span>.<span class="ident">configure</span>(<span class="ident">rcc</span>);
                <span class="number">0b11</span>
            },
        }
    }
}

<span class="kw">impl</span> <span class="ident">InputClock</span> <span class="kw">for</span> <span class="ident">PLLClkSource</span> {
    <span class="kw">fn</span> <span class="ident">freq</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-&gt;</span> <span class="ident">u32</span> {
        <span class="kw">match</span> <span class="kw-2">*</span><span class="self">self</span> {
            <span class="ident">PLLClkSource</span>::<span class="prelude-val">None</span> <span class="op">=&gt;</span> <span class="number">0</span>,
            <span class="ident">PLLClkSource</span>::<span class="ident">MSI</span>(<span class="ident">s</span>) <span class="op">=&gt;</span> <span class="ident">s</span>.<span class="ident">freq</span>(),
            <span class="ident">PLLClkSource</span>::<span class="ident">HSI16</span>(<span class="kw">_</span>) <span class="op">=&gt;</span> <span class="number">16_000_000</span>,
            <span class="ident">PLLClkSource</span>::<span class="ident">HSE</span>(<span class="ident">s</span>) <span class="op">=&gt;</span> <span class="ident">s</span>.<span class="ident">freq</span>(),
        }
    }
}
</pre>
</section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g. <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g. <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g. <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../../";window.currentCrate = "stm32l4x6_hal";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>