/*
 * Copyright (c) 2022, INGChips All rights reserved.Redistribution and use in source and binary forms, 
 * with or withoutmodification, are permitted provided that the following conditions are met:1. Redistr
 * ibutions of source code must retain the above copyright notice, this list of conditions and the foll
 * owing disclaimer.2. Redistributions in binary form must reproduce the above copyright notice, this l
 * ist of conditions and the following disclaimer in the documentation and/or other materials provided 
 * with the distribution.3. Neither the name of Nordic Semiconductor ASA nor the names of its contribut
 * ors may be used to endorse or promote products derived from this software without specific prior wri
 * tten permission.THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"AND ANY E
 * XPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THEIMPLIED WARRANTIES OF MERCHANTABILIT
 * Y, AND FITNESS FOR A PARTICULAR PURPOSEARE DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR
 * CONTRIBUTORS BELIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, ORCONSEQUENTIAL DAM
 * AGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OFSUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
 * OR PROFITS; OR BUSINESSINTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER INCONTRA
 * CT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)ARISING IN ANY WAY OUT OF THE USE O
 * F THIS SOFTWARE, EVEN IF ADVISED OF THEPOSSIBILITY OF SUCH DAMAGE.
 *
 * @file     D:/ming/source/ING920_SDK/SVD/Output/ing920.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     Tue Apr 30 10:49:49 2024
 * @note     Generated by SVDConv V3.3.44
 *           from File 'D:/ming/source/ING920_SDK/SVD/ing920.svd',
 *           last modified on Tue Apr 30 10:45:43 2024
 */



// ----------------------------  Register Item Address: WDT_IdRev  --------------------------------
// SVD Line: 66

unsigned int WDT_IdRev __AT (0x40001000);



// -----------------------------  Field Item: WDT_IdRev_RevMinor  ---------------------------------
// SVD Line: 75

//  <item> SFDITEM_FIELD__WDT_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_IdRev >> 0) & 0xF), ((WDT_IdRev = (WDT_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: WDT_IdRev_RevMajor  ---------------------------------
// SVD Line: 81

//  <item> SFDITEM_FIELD__WDT_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x40001000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_IdRev >> 4) & 0xFF), ((WDT_IdRev = (WDT_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: WDT_IdRev_ID  ------------------------------------
// SVD Line: 87

//  <item> SFDITEM_FIELD__WDT_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40001000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_IdRev >> 12) & 0xFFFFF), ((WDT_IdRev = (WDT_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_IdRev  -----------------------------------
// SVD Line: 66

//  <rtree> SFDITEM_REG__WDT_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001000) reg description: </i>
//    <loc> ( (unsigned int)((WDT_IdRev >> 0) & 0xFFFFFFFF), ((WDT_IdRev = (WDT_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__WDT_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__WDT_IdRev_ID </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_Ctrl  --------------------------------
// SVD Line: 95

unsigned int WDT_Ctrl __AT (0x40001010);



// ---------------------------------  Field Item: WDT_Ctrl_En  ------------------------------------
// SVD Line: 104

//  <item> SFDITEM_FIELD__WDT_Ctrl_En
//    <name> En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_Ctrl ) </loc>
//      <o.0..0> En
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WDT_Ctrl_ClkSel  ----------------------------------
// SVD Line: 110

//  <item> SFDITEM_FIELD__WDT_Ctrl_ClkSel
//    <name> ClkSel </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_Ctrl ) </loc>
//      <o.1..1> ClkSel
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WDT_Ctrl_IntEn  -----------------------------------
// SVD Line: 116

//  <item> SFDITEM_FIELD__WDT_Ctrl_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_Ctrl ) </loc>
//      <o.2..2> IntEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: WDT_Ctrl_RstEn  -----------------------------------
// SVD Line: 122

//  <item> SFDITEM_FIELD__WDT_Ctrl_RstEn
//    <name> RstEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_Ctrl ) </loc>
//      <o.3..3> RstEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: WDT_Ctrl_IntTime  ----------------------------------
// SVD Line: 128

//  <item> SFDITEM_FIELD__WDT_Ctrl_IntTime
//    <name> IntTime </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_Ctrl >> 4) & 0xF), ((WDT_Ctrl = (WDT_Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: WDT_Ctrl_RstTime  ----------------------------------
// SVD Line: 134

//  <item> SFDITEM_FIELD__WDT_Ctrl_RstTime
//    <name> RstTime </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40001010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_Ctrl >> 8) & 0x7), ((WDT_Ctrl = (WDT_Ctrl & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_Ctrl  ------------------------------------
// SVD Line: 95

//  <rtree> SFDITEM_REG__WDT_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) reg description: </i>
//    <loc> ( (unsigned int)((WDT_Ctrl >> 0) & 0xFFFFFFFF), ((WDT_Ctrl = (WDT_Ctrl & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_Ctrl_En </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_ClkSel </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_IntEn </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_RstEn </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_IntTime </item>
//    <item> SFDITEM_FIELD__WDT_Ctrl_RstTime </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: WDT_Restart  -------------------------------
// SVD Line: 142

unsigned int WDT_Restart __AT (0x40001014);



// -----------------------------  Field Item: WDT_Restart_Restart  --------------------------------
// SVD Line: 151

//  <item> SFDITEM_FIELD__WDT_Restart_Restart
//    <name> Restart </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((WDT_Restart >> 0) & 0xFFFF), ((WDT_Restart = (WDT_Restart & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: WDT_Restart  ----------------------------------
// SVD Line: 142

//  <rtree> SFDITEM_REG__WDT_Restart
//    <name> Restart </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001014) reg description: </i>
//    <loc> ( (unsigned int)((WDT_Restart >> 0) & 0xFFFFFFFF), ((WDT_Restart = (WDT_Restart & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_Restart_Restart </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_WrEn  --------------------------------
// SVD Line: 159

unsigned int WDT_WrEn __AT (0x40001018);



// --------------------------------  Field Item: WDT_WrEn_WEn  ------------------------------------
// SVD Line: 168

//  <item> SFDITEM_FIELD__WDT_WrEn_WEn
//    <name> WEn </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40001018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((WDT_WrEn >> 0) & 0xFFFF), ((WDT_WrEn = (WDT_WrEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_WrEn  ------------------------------------
// SVD Line: 159

//  <rtree> SFDITEM_REG__WDT_WrEn
//    <name> WrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001018) reg description: </i>
//    <loc> ( (unsigned int)((WDT_WrEn >> 0) & 0xFFFFFFFF), ((WDT_WrEn = (WDT_WrEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_WrEn_WEn </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: WDT_St  ---------------------------------
// SVD Line: 176

unsigned int WDT_St __AT (0x4000101C);



// ------------------------------  Field Item: WDT_St_IntExpired  ---------------------------------
// SVD Line: 185

//  <item> SFDITEM_FIELD__WDT_St_IntExpired
//    <name> IntExpired </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000101C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) WDT_St ) </loc>
//      <o.0..0> IntExpired
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_St  -------------------------------------
// SVD Line: 176

//  <rtree> SFDITEM_REG__WDT_St
//    <name> St </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000101C) reg description: </i>
//    <loc> ( (unsigned int)((WDT_St >> 0) & 0xFFFFFFFF), ((WDT_St = (WDT_St & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_St_IntExpired </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WDT  --------------------------------------
// SVD Line: 55

//  <view> WDT
//    <name> WDT </name>
//    <item> SFDITEM_REG__WDT_IdRev </item>
//    <item> SFDITEM_REG__WDT_Ctrl </item>
//    <item> SFDITEM_REG__WDT_Restart </item>
//    <item> SFDITEM_REG__WDT_WrEn </item>
//    <item> SFDITEM_REG__WDT_St </item>
//  </view>
//  


// ---------------------------  Register Item Address: TIMER0_IdRev  ------------------------------
// SVD Line: 206

unsigned int TIMER0_IdRev __AT (0x40002000);



// ----------------------------  Field Item: TIMER0_IdRev_RevMinor  -------------------------------
// SVD Line: 215

//  <item> SFDITEM_FIELD__TIMER0_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40002000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_IdRev >> 0) & 0xF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IdRev_RevMajor  -------------------------------
// SVD Line: 221

//  <item> SFDITEM_FIELD__TIMER0_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x40002000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_IdRev >> 4) & 0xFF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIMER0_IdRev_ID  ----------------------------------
// SVD Line: 227

//  <item> SFDITEM_FIELD__TIMER0_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40002000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_IdRev >> 12) & 0xFFFFF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER0_IdRev  ----------------------------------
// SVD Line: 206

//  <rtree> SFDITEM_REG__TIMER0_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002000) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_IdRev >> 0) & 0xFFFFFFFF), ((TIMER0_IdRev = (TIMER0_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__TIMER0_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__TIMER0_IdRev_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER0_Cfg  -------------------------------
// SVD Line: 235

unsigned int TIMER0_Cfg __AT (0x40002010);



// ------------------------------  Field Item: TIMER0_Cfg_NumCh  ----------------------------------
// SVD Line: 244

//  <item> SFDITEM_FIELD__TIMER0_Cfg_NumCh
//    <name> NumCh </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Cfg >> 0) & 0x7), ((TIMER0_Cfg = (TIMER0_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER0_Cfg  -----------------------------------
// SVD Line: 235

//  <rtree> SFDITEM_REG__TIMER0_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002010) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Cfg >> 0) & 0xFFFFFFFF), ((TIMER0_Cfg = (TIMER0_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Cfg_NumCh </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_IntEn  ------------------------------
// SVD Line: 252

unsigned int TIMER0_IntEn __AT (0x40002014);



// ---------------------------  Field Item: TIMER0_IntEn_Ch0Int0En  -------------------------------
// SVD Line: 261

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int0En
//    <name> Ch0Int0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.0..0> Ch0Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch0Int1En  -------------------------------
// SVD Line: 267

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int1En
//    <name> Ch0Int1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.1..1> Ch0Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch0Int2En  -------------------------------
// SVD Line: 273

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int2En
//    <name> Ch0Int2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.2..2> Ch0Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch0Int3En  -------------------------------
// SVD Line: 279

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int3En
//    <name> Ch0Int3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.3..3> Ch0Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch1Int0En  -------------------------------
// SVD Line: 285

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int0En
//    <name> Ch1Int0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.4..4> Ch1Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch1Int1En  -------------------------------
// SVD Line: 291

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int1En
//    <name> Ch1Int1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.5..5> Ch1Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch1Int2En  -------------------------------
// SVD Line: 297

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int2En
//    <name> Ch1Int2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.6..6> Ch1Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch1Int3En  -------------------------------
// SVD Line: 303

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int3En
//    <name> Ch1Int3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.7..7> Ch1Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch2Int0En  -------------------------------
// SVD Line: 309

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int0En
//    <name> Ch2Int0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.8..8> Ch2Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch2Int1En  -------------------------------
// SVD Line: 315

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int1En
//    <name> Ch2Int1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.9..9> Ch2Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch2Int2En  -------------------------------
// SVD Line: 321

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int2En
//    <name> Ch2Int2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.10..10> Ch2Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch2Int3En  -------------------------------
// SVD Line: 327

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int3En
//    <name> Ch2Int3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.11..11> Ch2Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch3Int0En  -------------------------------
// SVD Line: 333

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int0En
//    <name> Ch3Int0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.12..12> Ch3Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch3Int1En  -------------------------------
// SVD Line: 339

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int1En
//    <name> Ch3Int1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.13..13> Ch3Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch3Int2En  -------------------------------
// SVD Line: 345

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int2En
//    <name> Ch3Int2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.14..14> Ch3Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER0_IntEn_Ch3Int3En  -------------------------------
// SVD Line: 351

//  <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int3En
//    <name> Ch3Int3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntEn ) </loc>
//      <o.15..15> Ch3Int3En
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER0_IntEn  ----------------------------------
// SVD Line: 252

//  <rtree> SFDITEM_REG__TIMER0_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002014) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_IntEn >> 0) & 0xFFFFFFFF), ((TIMER0_IntEn = (TIMER0_IntEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int0En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int1En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int2En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch0Int3En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int0En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int1En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int2En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch1Int3En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int0En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int1En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int2En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch2Int3En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int0En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int1En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int2En </item>
//    <item> SFDITEM_FIELD__TIMER0_IntEn_Ch3Int3En </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_IntSt  ------------------------------
// SVD Line: 359

unsigned int TIMER0_IntSt __AT (0x40002018);



// ----------------------------  Field Item: TIMER0_IntSt_Ch0Int0  --------------------------------
// SVD Line: 368

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int0
//    <name> Ch0Int0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.0..0> Ch0Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch0Int1  --------------------------------
// SVD Line: 374

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int1
//    <name> Ch0Int1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.1..1> Ch0Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch0Int2  --------------------------------
// SVD Line: 380

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int2
//    <name> Ch0Int2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.2..2> Ch0Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch0Int3  --------------------------------
// SVD Line: 386

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int3
//    <name> Ch0Int3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.3..3> Ch0Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch1Int0  --------------------------------
// SVD Line: 392

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int0
//    <name> Ch1Int0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.4..4> Ch1Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch1Int1  --------------------------------
// SVD Line: 398

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int1
//    <name> Ch1Int1 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.5..5> Ch1Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch1Int2  --------------------------------
// SVD Line: 404

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int2
//    <name> Ch1Int2 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.6..6> Ch1Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch1Int3  --------------------------------
// SVD Line: 410

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int3
//    <name> Ch1Int3 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.7..7> Ch1Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch2Int0  --------------------------------
// SVD Line: 416

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int0
//    <name> Ch2Int0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.8..8> Ch2Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch2Int1  --------------------------------
// SVD Line: 422

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int1
//    <name> Ch2Int1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.9..9> Ch2Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch2Int2  --------------------------------
// SVD Line: 428

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int2
//    <name> Ch2Int2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.10..10> Ch2Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch2Int3  --------------------------------
// SVD Line: 434

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int3
//    <name> Ch2Int3 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.11..11> Ch2Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch3Int0  --------------------------------
// SVD Line: 440

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int0
//    <name> Ch3Int0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.12..12> Ch3Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch3Int1  --------------------------------
// SVD Line: 446

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int1
//    <name> Ch3Int1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.13..13> Ch3Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch3Int2  --------------------------------
// SVD Line: 452

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int2
//    <name> Ch3Int2 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.14..14> Ch3Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_IntSt_Ch3Int3  --------------------------------
// SVD Line: 458

//  <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int3
//    <name> Ch3Int3 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_IntSt ) </loc>
//      <o.15..15> Ch3Int3
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER0_IntSt  ----------------------------------
// SVD Line: 359

//  <rtree> SFDITEM_REG__TIMER0_IntSt
//    <name> IntSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002018) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_IntSt >> 0) & 0xFFFFFFFF), ((TIMER0_IntSt = (TIMER0_IntSt & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int0 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int1 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int2 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch0Int3 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int0 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int1 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int2 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch1Int3 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int0 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int1 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int2 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch2Int3 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int0 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int1 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int2 </item>
//    <item> SFDITEM_FIELD__TIMER0_IntSt_Ch3Int3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER0_ChEn  -------------------------------
// SVD Line: 466

unsigned int TIMER0_ChEn __AT (0x4000201C);



// ----------------------------  Field Item: TIMER0_ChEn_Ch0TMR0En  -------------------------------
// SVD Line: 475

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR0En
//    <name> Ch0TMR0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.0..0> Ch0TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch0TMR1En  -------------------------------
// SVD Line: 481

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR1En
//    <name> Ch0TMR1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.1..1> Ch0TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch0TMR2En  -------------------------------
// SVD Line: 487

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR2En
//    <name> Ch0TMR2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.2..2> Ch0TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch0TMR3En  -------------------------------
// SVD Line: 493

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR3En
//    <name> Ch0TMR3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.3..3> Ch0TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch1TMR0En  -------------------------------
// SVD Line: 499

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR0En
//    <name> Ch1TMR0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.4..4> Ch1TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch1TMR1En  -------------------------------
// SVD Line: 505

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR1En
//    <name> Ch1TMR1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.5..5> Ch1TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch1TMR2En  -------------------------------
// SVD Line: 511

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR2En
//    <name> Ch1TMR2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.6..6> Ch1TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch1TMR3En  -------------------------------
// SVD Line: 517

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR3En
//    <name> Ch1TMR3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.7..7> Ch1TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch2TMR0En  -------------------------------
// SVD Line: 523

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR0En
//    <name> Ch2TMR0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.8..8> Ch2TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch2TMR1En  -------------------------------
// SVD Line: 529

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR1En
//    <name> Ch2TMR1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.9..9> Ch2TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch2TMR2En  -------------------------------
// SVD Line: 535

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR2En
//    <name> Ch2TMR2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.10..10> Ch2TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch2TMR3En  -------------------------------
// SVD Line: 541

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR3En
//    <name> Ch2TMR3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.11..11> Ch2TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch3TMR0En  -------------------------------
// SVD Line: 547

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR0En
//    <name> Ch3TMR0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.12..12> Ch3TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch3TMR1En  -------------------------------
// SVD Line: 553

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR1En
//    <name> Ch3TMR1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.13..13> Ch3TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch3TMR2En  -------------------------------
// SVD Line: 559

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR2En
//    <name> Ch3TMR2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.14..14> Ch3TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_ChEn_Ch3TMR3En  -------------------------------
// SVD Line: 565

//  <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR3En
//    <name> Ch3TMR3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_ChEn ) </loc>
//      <o.15..15> Ch3TMR3En
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER0_ChEn  ----------------------------------
// SVD Line: 466

//  <rtree> SFDITEM_REG__TIMER0_ChEn
//    <name> ChEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000201C) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_ChEn >> 0) & 0xFFFFFFFF), ((TIMER0_ChEn = (TIMER0_ChEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch0TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch1TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch2TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER0_ChEn_Ch3TMR3En </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch0Ctrl  -----------------------------
// SVD Line: 573

unsigned int TIMER0_Ch0Ctrl __AT (0x40002020);



// ---------------------------  Field Item: TIMER0_Ch0Ctrl_Ch0Mode  -------------------------------
// SVD Line: 582

//  <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_Ch0Mode
//    <name> Ch0Mode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Ch0Ctrl >> 0) & 0x7), ((TIMER0_Ch0Ctrl = (TIMER0_Ch0Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_Ch0Ctrl_Ch0Clk  -------------------------------
// SVD Line: 588

//  <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_Ch0Clk
//    <name> Ch0Clk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch0Ctrl ) </loc>
//      <o.3..3> Ch0Clk
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER0_Ch0Ctrl_Ch0PWMPark  -----------------------------
// SVD Line: 594

//  <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_Ch0PWMPark
//    <name> Ch0PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch0Ctrl ) </loc>
//      <o.4..4> Ch0PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch0Ctrl  ---------------------------------
// SVD Line: 573

//  <rtree> SFDITEM_REG__TIMER0_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002020) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Ctrl = (TIMER0_Ch0Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_Ch0Mode </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_Ch0Clk </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Ctrl_Ch0PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch0Reload  ----------------------------
// SVD Line: 602

unsigned int TIMER0_Ch0Reload __AT (0x40002024);



// -------------------------  Field Item: TIMER0_Ch0Reload_Ch0Reload  -----------------------------
// SVD Line: 611

//  <item> SFDITEM_FIELD__TIMER0_Ch0Reload_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Reload = (TIMER0_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch0Reload  --------------------------------
// SVD Line: 602

//  <rtree> SFDITEM_REG__TIMER0_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002024) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Reload = (TIMER0_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Reload_Ch0Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch0Cntr  -----------------------------
// SVD Line: 619

unsigned int TIMER0_Ch0Cntr __AT (0x40002028);



// --------------------------  Field Item: TIMER0_Ch0Cntr_Ch0Counter  -----------------------------
// SVD Line: 628

//  <item> SFDITEM_FIELD__TIMER0_Ch0Cntr_Ch0Counter
//    <name> Ch0Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Cntr = (TIMER0_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch0Cntr  ---------------------------------
// SVD Line: 619

//  <rtree> SFDITEM_REG__TIMER0_Ch0Cntr
//    <name> Ch0Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002028) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch0Cntr = (TIMER0_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch0Cntr_Ch0Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch1Ctrl  -----------------------------
// SVD Line: 636

unsigned int TIMER0_Ch1Ctrl __AT (0x40002030);



// ---------------------------  Field Item: TIMER0_Ch1Ctrl_Ch1Mode  -------------------------------
// SVD Line: 645

//  <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_Ch1Mode
//    <name> Ch1Mode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Ch1Ctrl >> 0) & 0x7), ((TIMER0_Ch1Ctrl = (TIMER0_Ch1Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_Ch1Ctrl_Ch1Clk  -------------------------------
// SVD Line: 651

//  <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_Ch1Clk
//    <name> Ch1Clk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch1Ctrl ) </loc>
//      <o.3..3> Ch1Clk
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER0_Ch1Ctrl_Ch1PWMPark  -----------------------------
// SVD Line: 657

//  <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_Ch1PWMPark
//    <name> Ch1PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch1Ctrl ) </loc>
//      <o.4..4> Ch1PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch1Ctrl  ---------------------------------
// SVD Line: 636

//  <rtree> SFDITEM_REG__TIMER0_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002030) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Ctrl = (TIMER0_Ch1Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_Ch1Mode </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_Ch1Clk </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Ctrl_Ch1PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch1Reload  ----------------------------
// SVD Line: 665

unsigned int TIMER0_Ch1Reload __AT (0x40002034);



// -------------------------  Field Item: TIMER0_Ch1Reload_Ch1Reload  -----------------------------
// SVD Line: 674

//  <item> SFDITEM_FIELD__TIMER0_Ch1Reload_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Reload = (TIMER0_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch1Reload  --------------------------------
// SVD Line: 665

//  <rtree> SFDITEM_REG__TIMER0_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002034) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Reload = (TIMER0_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Reload_Ch1Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch1Cntr  -----------------------------
// SVD Line: 682

unsigned int TIMER0_Ch1Cntr __AT (0x40002038);



// --------------------------  Field Item: TIMER0_Ch1Cntr_Ch1Counter  -----------------------------
// SVD Line: 691

//  <item> SFDITEM_FIELD__TIMER0_Ch1Cntr_Ch1Counter
//    <name> Ch1Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Cntr = (TIMER0_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch1Cntr  ---------------------------------
// SVD Line: 682

//  <rtree> SFDITEM_REG__TIMER0_Ch1Cntr
//    <name> Ch1Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002038) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch1Cntr = (TIMER0_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch1Cntr_Ch1Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch2Ctrl  -----------------------------
// SVD Line: 699

unsigned int TIMER0_Ch2Ctrl __AT (0x40002040);



// ---------------------------  Field Item: TIMER0_Ch2Ctrl_Ch2Mode  -------------------------------
// SVD Line: 708

//  <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_Ch2Mode
//    <name> Ch2Mode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Ch2Ctrl >> 0) & 0x7), ((TIMER0_Ch2Ctrl = (TIMER0_Ch2Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_Ch2Ctrl_Ch2Clk  -------------------------------
// SVD Line: 714

//  <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_Ch2Clk
//    <name> Ch2Clk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch2Ctrl ) </loc>
//      <o.3..3> Ch2Clk
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER0_Ch2Ctrl_Ch2PWMPark  -----------------------------
// SVD Line: 720

//  <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_Ch2PWMPark
//    <name> Ch2PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch2Ctrl ) </loc>
//      <o.4..4> Ch2PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch2Ctrl  ---------------------------------
// SVD Line: 699

//  <rtree> SFDITEM_REG__TIMER0_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002040) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Ctrl = (TIMER0_Ch2Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_Ch2Mode </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_Ch2Clk </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Ctrl_Ch2PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch2Reload  ----------------------------
// SVD Line: 728

unsigned int TIMER0_Ch2Reload __AT (0x40002044);



// -------------------------  Field Item: TIMER0_Ch2Reload_Ch2Reload  -----------------------------
// SVD Line: 737

//  <item> SFDITEM_FIELD__TIMER0_Ch2Reload_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Reload = (TIMER0_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch2Reload  --------------------------------
// SVD Line: 728

//  <rtree> SFDITEM_REG__TIMER0_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002044) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Reload = (TIMER0_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Reload_Ch2Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch2Cntr  -----------------------------
// SVD Line: 745

unsigned int TIMER0_Ch2Cntr __AT (0x40002048);



// --------------------------  Field Item: TIMER0_Ch2Cntr_Ch2Counter  -----------------------------
// SVD Line: 754

//  <item> SFDITEM_FIELD__TIMER0_Ch2Cntr_Ch2Counter
//    <name> Ch2Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Cntr = (TIMER0_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch2Cntr  ---------------------------------
// SVD Line: 745

//  <rtree> SFDITEM_REG__TIMER0_Ch2Cntr
//    <name> Ch2Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002048) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch2Cntr = (TIMER0_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch2Cntr_Ch2Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch3Ctrl  -----------------------------
// SVD Line: 762

unsigned int TIMER0_Ch3Ctrl __AT (0x40002050);



// ---------------------------  Field Item: TIMER0_Ch3Ctrl_Ch3Mode  -------------------------------
// SVD Line: 771

//  <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_Ch3Mode
//    <name> Ch3Mode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40002050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER0_Ch3Ctrl >> 0) & 0x7), ((TIMER0_Ch3Ctrl = (TIMER0_Ch3Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER0_Ch3Ctrl_Ch3Clk  -------------------------------
// SVD Line: 777

//  <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_Ch3Clk
//    <name> Ch3Clk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch3Ctrl ) </loc>
//      <o.3..3> Ch3Clk
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER0_Ch3Ctrl_Ch3PWMPark  -----------------------------
// SVD Line: 783

//  <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_Ch3PWMPark
//    <name> Ch3PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER0_Ch3Ctrl ) </loc>
//      <o.4..4> Ch3PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch3Ctrl  ---------------------------------
// SVD Line: 762

//  <rtree> SFDITEM_REG__TIMER0_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002050) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Ctrl = (TIMER0_Ch3Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_Ch3Mode </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_Ch3Clk </item>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Ctrl_Ch3PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER0_Ch3Reload  ----------------------------
// SVD Line: 791

unsigned int TIMER0_Ch3Reload __AT (0x40002054);



// -------------------------  Field Item: TIMER0_Ch3Reload_Ch3Reload  -----------------------------
// SVD Line: 800

//  <item> SFDITEM_FIELD__TIMER0_Ch3Reload_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Reload = (TIMER0_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER0_Ch3Reload  --------------------------------
// SVD Line: 791

//  <rtree> SFDITEM_REG__TIMER0_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002054) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Reload = (TIMER0_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Reload_Ch3Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER0_Ch3Cntr  -----------------------------
// SVD Line: 808

unsigned int TIMER0_Ch3Cntr __AT (0x40002058);



// --------------------------  Field Item: TIMER0_Ch3Cntr_Ch3Counter  -----------------------------
// SVD Line: 817

//  <item> SFDITEM_FIELD__TIMER0_Ch3Cntr_Ch3Counter
//    <name> Ch3Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER0_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Cntr = (TIMER0_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER0_Ch3Cntr  ---------------------------------
// SVD Line: 808

//  <rtree> SFDITEM_REG__TIMER0_Ch3Cntr
//    <name> Ch3Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002058) reg description: </i>
//    <loc> ( (unsigned int)((TIMER0_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER0_Ch3Cntr = (TIMER0_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER0_Ch3Cntr_Ch3Counter </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIMER0  ------------------------------------
// SVD Line: 195

//  <view> TIMER0
//    <name> TIMER0 </name>
//    <item> SFDITEM_REG__TIMER0_IdRev </item>
//    <item> SFDITEM_REG__TIMER0_Cfg </item>
//    <item> SFDITEM_REG__TIMER0_IntEn </item>
//    <item> SFDITEM_REG__TIMER0_IntSt </item>
//    <item> SFDITEM_REG__TIMER0_ChEn </item>
//    <item> SFDITEM_REG__TIMER0_Ch0Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch0Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch0Cntr </item>
//    <item> SFDITEM_REG__TIMER0_Ch1Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch1Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch1Cntr </item>
//    <item> SFDITEM_REG__TIMER0_Ch2Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch2Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch2Cntr </item>
//    <item> SFDITEM_REG__TIMER0_Ch3Ctrl </item>
//    <item> SFDITEM_REG__TIMER0_Ch3Reload </item>
//    <item> SFDITEM_REG__TIMER0_Ch3Cntr </item>
//  </view>
//  


// ---------------------------  Register Item Address: TIMER1_IdRev  ------------------------------
// SVD Line: 838

unsigned int TIMER1_IdRev __AT (0x40003000);



// ----------------------------  Field Item: TIMER1_IdRev_RevMinor  -------------------------------
// SVD Line: 847

//  <item> SFDITEM_FIELD__TIMER1_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40003000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_IdRev >> 0) & 0xF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IdRev_RevMajor  -------------------------------
// SVD Line: 853

//  <item> SFDITEM_FIELD__TIMER1_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x40003000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_IdRev >> 4) & 0xFF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: TIMER1_IdRev_ID  ----------------------------------
// SVD Line: 859

//  <item> SFDITEM_FIELD__TIMER1_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40003000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_IdRev >> 12) & 0xFFFFF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1_IdRev  ----------------------------------
// SVD Line: 838

//  <rtree> SFDITEM_REG__TIMER1_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003000) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_IdRev >> 0) & 0xFFFFFFFF), ((TIMER1_IdRev = (TIMER1_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__TIMER1_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__TIMER1_IdRev_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: TIMER1_Cfg  -------------------------------
// SVD Line: 867

unsigned int TIMER1_Cfg __AT (0x40003010);



// ------------------------------  Field Item: TIMER1_Cfg_NumCh  ----------------------------------
// SVD Line: 876

//  <item> SFDITEM_FIELD__TIMER1_Cfg_NumCh
//    <name> NumCh </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Cfg >> 0) & 0x7), ((TIMER1_Cfg = (TIMER1_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1_Cfg  -----------------------------------
// SVD Line: 867

//  <rtree> SFDITEM_REG__TIMER1_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003010) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Cfg >> 0) & 0xFFFFFFFF), ((TIMER1_Cfg = (TIMER1_Cfg & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Cfg_NumCh </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_IntEn  ------------------------------
// SVD Line: 884

unsigned int TIMER1_IntEn __AT (0x40003014);



// ---------------------------  Field Item: TIMER1_IntEn_Ch0Int0En  -------------------------------
// SVD Line: 893

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int0En
//    <name> Ch0Int0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.0..0> Ch0Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch0Int1En  -------------------------------
// SVD Line: 899

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int1En
//    <name> Ch0Int1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.1..1> Ch0Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch0Int2En  -------------------------------
// SVD Line: 905

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int2En
//    <name> Ch0Int2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.2..2> Ch0Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch0Int3En  -------------------------------
// SVD Line: 911

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int3En
//    <name> Ch0Int3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.3..3> Ch0Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch1Int0En  -------------------------------
// SVD Line: 917

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int0En
//    <name> Ch1Int0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.4..4> Ch1Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch1Int1En  -------------------------------
// SVD Line: 923

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int1En
//    <name> Ch1Int1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.5..5> Ch1Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch1Int2En  -------------------------------
// SVD Line: 929

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int2En
//    <name> Ch1Int2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.6..6> Ch1Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch1Int3En  -------------------------------
// SVD Line: 935

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int3En
//    <name> Ch1Int3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.7..7> Ch1Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch2Int0En  -------------------------------
// SVD Line: 941

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int0En
//    <name> Ch2Int0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.8..8> Ch2Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch2Int1En  -------------------------------
// SVD Line: 947

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int1En
//    <name> Ch2Int1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.9..9> Ch2Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch2Int2En  -------------------------------
// SVD Line: 953

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int2En
//    <name> Ch2Int2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.10..10> Ch2Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch2Int3En  -------------------------------
// SVD Line: 959

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int3En
//    <name> Ch2Int3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.11..11> Ch2Int3En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch3Int0En  -------------------------------
// SVD Line: 965

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int0En
//    <name> Ch3Int0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.12..12> Ch3Int0En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch3Int1En  -------------------------------
// SVD Line: 971

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int1En
//    <name> Ch3Int1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.13..13> Ch3Int1En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch3Int2En  -------------------------------
// SVD Line: 977

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int2En
//    <name> Ch3Int2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.14..14> Ch3Int2En
//    </check>
//  </item>
//  


// ---------------------------  Field Item: TIMER1_IntEn_Ch3Int3En  -------------------------------
// SVD Line: 983

//  <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int3En
//    <name> Ch3Int3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntEn ) </loc>
//      <o.15..15> Ch3Int3En
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1_IntEn  ----------------------------------
// SVD Line: 884

//  <rtree> SFDITEM_REG__TIMER1_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003014) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_IntEn >> 0) & 0xFFFFFFFF), ((TIMER1_IntEn = (TIMER1_IntEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int0En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int1En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int2En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch0Int3En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int0En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int1En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int2En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch1Int3En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int0En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int1En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int2En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch2Int3En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int0En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int1En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int2En </item>
//    <item> SFDITEM_FIELD__TIMER1_IntEn_Ch3Int3En </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_IntSt  ------------------------------
// SVD Line: 991

unsigned int TIMER1_IntSt __AT (0x40003018);



// ----------------------------  Field Item: TIMER1_IntSt_Ch0Int0  --------------------------------
// SVD Line: 1000

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int0
//    <name> Ch0Int0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.0..0> Ch0Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch0Int1  --------------------------------
// SVD Line: 1006

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int1
//    <name> Ch0Int1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.1..1> Ch0Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch0Int2  --------------------------------
// SVD Line: 1012

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int2
//    <name> Ch0Int2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.2..2> Ch0Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch0Int3  --------------------------------
// SVD Line: 1018

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int3
//    <name> Ch0Int3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.3..3> Ch0Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch1Int0  --------------------------------
// SVD Line: 1024

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int0
//    <name> Ch1Int0 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.4..4> Ch1Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch1Int1  --------------------------------
// SVD Line: 1030

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int1
//    <name> Ch1Int1 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.5..5> Ch1Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch1Int2  --------------------------------
// SVD Line: 1036

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int2
//    <name> Ch1Int2 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.6..6> Ch1Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch1Int3  --------------------------------
// SVD Line: 1042

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int3
//    <name> Ch1Int3 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.7..7> Ch1Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch2Int0  --------------------------------
// SVD Line: 1048

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int0
//    <name> Ch2Int0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.8..8> Ch2Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch2Int1  --------------------------------
// SVD Line: 1054

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int1
//    <name> Ch2Int1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.9..9> Ch2Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch2Int2  --------------------------------
// SVD Line: 1060

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int2
//    <name> Ch2Int2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.10..10> Ch2Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch2Int3  --------------------------------
// SVD Line: 1066

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int3
//    <name> Ch2Int3 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.11..11> Ch2Int3
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch3Int0  --------------------------------
// SVD Line: 1072

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int0
//    <name> Ch3Int0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.12..12> Ch3Int0
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch3Int1  --------------------------------
// SVD Line: 1078

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int1
//    <name> Ch3Int1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.13..13> Ch3Int1
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch3Int2  --------------------------------
// SVD Line: 1084

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int2
//    <name> Ch3Int2 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.14..14> Ch3Int2
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_IntSt_Ch3Int3  --------------------------------
// SVD Line: 1090

//  <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int3
//    <name> Ch3Int3 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_IntSt ) </loc>
//      <o.15..15> Ch3Int3
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: TIMER1_IntSt  ----------------------------------
// SVD Line: 991

//  <rtree> SFDITEM_REG__TIMER1_IntSt
//    <name> IntSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003018) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_IntSt >> 0) & 0xFFFFFFFF), ((TIMER1_IntSt = (TIMER1_IntSt & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int0 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int1 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int2 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch0Int3 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int0 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int1 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int2 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch1Int3 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int0 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int1 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int2 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch2Int3 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int0 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int1 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int2 </item>
//    <item> SFDITEM_FIELD__TIMER1_IntSt_Ch3Int3 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER1_ChEn  -------------------------------
// SVD Line: 1098

unsigned int TIMER1_ChEn __AT (0x4000301C);



// ----------------------------  Field Item: TIMER1_ChEn_Ch0TMR0En  -------------------------------
// SVD Line: 1107

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR0En
//    <name> Ch0TMR0En </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.0..0> Ch0TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch0TMR1En  -------------------------------
// SVD Line: 1113

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR1En
//    <name> Ch0TMR1En </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.1..1> Ch0TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch0TMR2En  -------------------------------
// SVD Line: 1119

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR2En
//    <name> Ch0TMR2En </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.2..2> Ch0TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch0TMR3En  -------------------------------
// SVD Line: 1125

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR3En
//    <name> Ch0TMR3En </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.3..3> Ch0TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch1TMR0En  -------------------------------
// SVD Line: 1131

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR0En
//    <name> Ch1TMR0En </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.4..4> Ch1TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch1TMR1En  -------------------------------
// SVD Line: 1137

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR1En
//    <name> Ch1TMR1En </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.5..5> Ch1TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch1TMR2En  -------------------------------
// SVD Line: 1143

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR2En
//    <name> Ch1TMR2En </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.6..6> Ch1TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch1TMR3En  -------------------------------
// SVD Line: 1149

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR3En
//    <name> Ch1TMR3En </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.7..7> Ch1TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch2TMR0En  -------------------------------
// SVD Line: 1155

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR0En
//    <name> Ch2TMR0En </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.8..8> Ch2TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch2TMR1En  -------------------------------
// SVD Line: 1161

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR1En
//    <name> Ch2TMR1En </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.9..9> Ch2TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch2TMR2En  -------------------------------
// SVD Line: 1167

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR2En
//    <name> Ch2TMR2En </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.10..10> Ch2TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch2TMR3En  -------------------------------
// SVD Line: 1173

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR3En
//    <name> Ch2TMR3En </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.11..11> Ch2TMR3En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch3TMR0En  -------------------------------
// SVD Line: 1179

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR0En
//    <name> Ch3TMR0En </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.12..12> Ch3TMR0En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch3TMR1En  -------------------------------
// SVD Line: 1185

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR1En
//    <name> Ch3TMR1En </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.13..13> Ch3TMR1En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch3TMR2En  -------------------------------
// SVD Line: 1191

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR2En
//    <name> Ch3TMR2En </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.14..14> Ch3TMR2En
//    </check>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_ChEn_Ch3TMR3En  -------------------------------
// SVD Line: 1197

//  <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR3En
//    <name> Ch3TMR3En </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000301C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_ChEn ) </loc>
//      <o.15..15> Ch3TMR3En
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: TIMER1_ChEn  ----------------------------------
// SVD Line: 1098

//  <rtree> SFDITEM_REG__TIMER1_ChEn
//    <name> ChEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000301C) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_ChEn >> 0) & 0xFFFFFFFF), ((TIMER1_ChEn = (TIMER1_ChEn & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch0TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch1TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch2TMR3En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR0En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR1En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR2En </item>
//    <item> SFDITEM_FIELD__TIMER1_ChEn_Ch3TMR3En </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch0Ctrl  -----------------------------
// SVD Line: 1205

unsigned int TIMER1_Ch0Ctrl __AT (0x40003020);



// ---------------------------  Field Item: TIMER1_Ch0Ctrl_Ch0Mode  -------------------------------
// SVD Line: 1214

//  <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_Ch0Mode
//    <name> Ch0Mode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Ch0Ctrl >> 0) & 0x7), ((TIMER1_Ch0Ctrl = (TIMER1_Ch0Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_Ch0Ctrl_Ch0Clk  -------------------------------
// SVD Line: 1220

//  <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_Ch0Clk
//    <name> Ch0Clk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch0Ctrl ) </loc>
//      <o.3..3> Ch0Clk
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER1_Ch0Ctrl_Ch0PWMPark  -----------------------------
// SVD Line: 1226

//  <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_Ch0PWMPark
//    <name> Ch0PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch0Ctrl ) </loc>
//      <o.4..4> Ch0PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch0Ctrl  ---------------------------------
// SVD Line: 1205

//  <rtree> SFDITEM_REG__TIMER1_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003020) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Ctrl = (TIMER1_Ch0Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_Ch0Mode </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_Ch0Clk </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Ctrl_Ch0PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch0Reload  ----------------------------
// SVD Line: 1234

unsigned int TIMER1_Ch0Reload __AT (0x40003024);



// -------------------------  Field Item: TIMER1_Ch0Reload_Ch0Reload  -----------------------------
// SVD Line: 1243

//  <item> SFDITEM_FIELD__TIMER1_Ch0Reload_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Reload = (TIMER1_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch0Reload  --------------------------------
// SVD Line: 1234

//  <rtree> SFDITEM_REG__TIMER1_Ch0Reload
//    <name> Ch0Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003024) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch0Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Reload = (TIMER1_Ch0Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Reload_Ch0Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch0Cntr  -----------------------------
// SVD Line: 1251

unsigned int TIMER1_Ch0Cntr __AT (0x40003028);



// --------------------------  Field Item: TIMER1_Ch0Cntr_Ch0Counter  -----------------------------
// SVD Line: 1260

//  <item> SFDITEM_FIELD__TIMER1_Ch0Cntr_Ch0Counter
//    <name> Ch0Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Cntr = (TIMER1_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch0Cntr  ---------------------------------
// SVD Line: 1251

//  <rtree> SFDITEM_REG__TIMER1_Ch0Cntr
//    <name> Ch0Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003028) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch0Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch0Cntr = (TIMER1_Ch0Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch0Cntr_Ch0Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch1Ctrl  -----------------------------
// SVD Line: 1268

unsigned int TIMER1_Ch1Ctrl __AT (0x40003030);



// ---------------------------  Field Item: TIMER1_Ch1Ctrl_Ch1Mode  -------------------------------
// SVD Line: 1277

//  <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_Ch1Mode
//    <name> Ch1Mode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Ch1Ctrl >> 0) & 0x7), ((TIMER1_Ch1Ctrl = (TIMER1_Ch1Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_Ch1Ctrl_Ch1Clk  -------------------------------
// SVD Line: 1283

//  <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_Ch1Clk
//    <name> Ch1Clk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch1Ctrl ) </loc>
//      <o.3..3> Ch1Clk
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER1_Ch1Ctrl_Ch1PWMPark  -----------------------------
// SVD Line: 1289

//  <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_Ch1PWMPark
//    <name> Ch1PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch1Ctrl ) </loc>
//      <o.4..4> Ch1PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch1Ctrl  ---------------------------------
// SVD Line: 1268

//  <rtree> SFDITEM_REG__TIMER1_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003030) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Ctrl = (TIMER1_Ch1Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_Ch1Mode </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_Ch1Clk </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Ctrl_Ch1PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch1Reload  ----------------------------
// SVD Line: 1297

unsigned int TIMER1_Ch1Reload __AT (0x40003034);



// -------------------------  Field Item: TIMER1_Ch1Reload_Ch1Reload  -----------------------------
// SVD Line: 1306

//  <item> SFDITEM_FIELD__TIMER1_Ch1Reload_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Reload = (TIMER1_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch1Reload  --------------------------------
// SVD Line: 1297

//  <rtree> SFDITEM_REG__TIMER1_Ch1Reload
//    <name> Ch1Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003034) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch1Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Reload = (TIMER1_Ch1Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Reload_Ch1Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch1Cntr  -----------------------------
// SVD Line: 1314

unsigned int TIMER1_Ch1Cntr __AT (0x40003038);



// --------------------------  Field Item: TIMER1_Ch1Cntr_Ch1Counter  -----------------------------
// SVD Line: 1323

//  <item> SFDITEM_FIELD__TIMER1_Ch1Cntr_Ch1Counter
//    <name> Ch1Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Cntr = (TIMER1_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch1Cntr  ---------------------------------
// SVD Line: 1314

//  <rtree> SFDITEM_REG__TIMER1_Ch1Cntr
//    <name> Ch1Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003038) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch1Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch1Cntr = (TIMER1_Ch1Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch1Cntr_Ch1Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch2Ctrl  -----------------------------
// SVD Line: 1331

unsigned int TIMER1_Ch2Ctrl __AT (0x40003040);



// ---------------------------  Field Item: TIMER1_Ch2Ctrl_Ch2Mode  -------------------------------
// SVD Line: 1340

//  <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_Ch2Mode
//    <name> Ch2Mode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Ch2Ctrl >> 0) & 0x7), ((TIMER1_Ch2Ctrl = (TIMER1_Ch2Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_Ch2Ctrl_Ch2Clk  -------------------------------
// SVD Line: 1346

//  <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_Ch2Clk
//    <name> Ch2Clk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch2Ctrl ) </loc>
//      <o.3..3> Ch2Clk
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER1_Ch2Ctrl_Ch2PWMPark  -----------------------------
// SVD Line: 1352

//  <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_Ch2PWMPark
//    <name> Ch2PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch2Ctrl ) </loc>
//      <o.4..4> Ch2PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch2Ctrl  ---------------------------------
// SVD Line: 1331

//  <rtree> SFDITEM_REG__TIMER1_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003040) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Ctrl = (TIMER1_Ch2Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_Ch2Mode </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_Ch2Clk </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Ctrl_Ch2PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch2Reload  ----------------------------
// SVD Line: 1360

unsigned int TIMER1_Ch2Reload __AT (0x40003044);



// -------------------------  Field Item: TIMER1_Ch2Reload_Ch2Reload  -----------------------------
// SVD Line: 1369

//  <item> SFDITEM_FIELD__TIMER1_Ch2Reload_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Reload = (TIMER1_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch2Reload  --------------------------------
// SVD Line: 1360

//  <rtree> SFDITEM_REG__TIMER1_Ch2Reload
//    <name> Ch2Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003044) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch2Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Reload = (TIMER1_Ch2Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Reload_Ch2Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch2Cntr  -----------------------------
// SVD Line: 1377

unsigned int TIMER1_Ch2Cntr __AT (0x40003048);



// --------------------------  Field Item: TIMER1_Ch2Cntr_Ch2Counter  -----------------------------
// SVD Line: 1386

//  <item> SFDITEM_FIELD__TIMER1_Ch2Cntr_Ch2Counter
//    <name> Ch2Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Cntr = (TIMER1_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch2Cntr  ---------------------------------
// SVD Line: 1377

//  <rtree> SFDITEM_REG__TIMER1_Ch2Cntr
//    <name> Ch2Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003048) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch2Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch2Cntr = (TIMER1_Ch2Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch2Cntr_Ch2Counter </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch3Ctrl  -----------------------------
// SVD Line: 1394

unsigned int TIMER1_Ch3Ctrl __AT (0x40003050);



// ---------------------------  Field Item: TIMER1_Ch3Ctrl_Ch3Mode  -------------------------------
// SVD Line: 1403

//  <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_Ch3Mode
//    <name> Ch3Mode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40003050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER1_Ch3Ctrl >> 0) & 0x7), ((TIMER1_Ch3Ctrl = (TIMER1_Ch3Ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: TIMER1_Ch3Ctrl_Ch3Clk  -------------------------------
// SVD Line: 1409

//  <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_Ch3Clk
//    <name> Ch3Clk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch3Ctrl ) </loc>
//      <o.3..3> Ch3Clk
//    </check>
//  </item>
//  


// --------------------------  Field Item: TIMER1_Ch3Ctrl_Ch3PWMPark  -----------------------------
// SVD Line: 1415

//  <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_Ch3PWMPark
//    <name> Ch3PWMPark </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TIMER1_Ch3Ctrl ) </loc>
//      <o.4..4> Ch3PWMPark
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch3Ctrl  ---------------------------------
// SVD Line: 1394

//  <rtree> SFDITEM_REG__TIMER1_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003050) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Ctrl = (TIMER1_Ch3Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_Ch3Mode </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_Ch3Clk </item>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Ctrl_Ch3PWMPark </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER1_Ch3Reload  ----------------------------
// SVD Line: 1423

unsigned int TIMER1_Ch3Reload __AT (0x40003054);



// -------------------------  Field Item: TIMER1_Ch3Reload_Ch3Reload  -----------------------------
// SVD Line: 1432

//  <item> SFDITEM_FIELD__TIMER1_Ch3Reload_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Reload = (TIMER1_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TIMER1_Ch3Reload  --------------------------------
// SVD Line: 1423

//  <rtree> SFDITEM_REG__TIMER1_Ch3Reload
//    <name> Ch3Reload </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003054) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch3Reload >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Reload = (TIMER1_Ch3Reload & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Reload_Ch3Reload </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER1_Ch3Cntr  -----------------------------
// SVD Line: 1440

unsigned int TIMER1_Ch3Cntr __AT (0x40003058);



// --------------------------  Field Item: TIMER1_Ch3Cntr_Ch3Counter  -----------------------------
// SVD Line: 1449

//  <item> SFDITEM_FIELD__TIMER1_Ch3Cntr_Ch3Counter
//    <name> Ch3Counter </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TIMER1_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Cntr = (TIMER1_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TIMER1_Ch3Cntr  ---------------------------------
// SVD Line: 1440

//  <rtree> SFDITEM_REG__TIMER1_Ch3Cntr
//    <name> Ch3Cntr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003058) reg description: </i>
//    <loc> ( (unsigned int)((TIMER1_Ch3Cntr >> 0) & 0xFFFFFFFF), ((TIMER1_Ch3Cntr = (TIMER1_Ch3Cntr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER1_Ch3Cntr_Ch3Counter </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: TIMER1  ------------------------------------
// SVD Line: 827

//  <view> TIMER1
//    <name> TIMER1 </name>
//    <item> SFDITEM_REG__TIMER1_IdRev </item>
//    <item> SFDITEM_REG__TIMER1_Cfg </item>
//    <item> SFDITEM_REG__TIMER1_IntEn </item>
//    <item> SFDITEM_REG__TIMER1_IntSt </item>
//    <item> SFDITEM_REG__TIMER1_ChEn </item>
//    <item> SFDITEM_REG__TIMER1_Ch0Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch0Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch0Cntr </item>
//    <item> SFDITEM_REG__TIMER1_Ch1Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch1Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch1Cntr </item>
//    <item> SFDITEM_REG__TIMER1_Ch2Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch2Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch2Cntr </item>
//    <item> SFDITEM_REG__TIMER1_Ch3Ctrl </item>
//    <item> SFDITEM_REG__TIMER1_Ch3Reload </item>
//    <item> SFDITEM_REG__TIMER1_Ch3Cntr </item>
//  </view>
//  


// -------------------------  Register Item Address: TRNG_TRNG_CONFIG  ----------------------------
// SVD Line: 1470

unsigned int TRNG_TRNG_CONFIG __AT (0x40007000);



// --------------------------  Field Item: TRNG_TRNG_CONFIG_ena_gen  ------------------------------
// SVD Line: 1479

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_ena_gen
//    <name> ena_gen </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.0..0> ena_gen
//    </check>
//  </item>
//  


// --------------------------  Field Item: TRNG_TRNG_CONFIG_ena_post  -----------------------------
// SVD Line: 1485

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_ena_post
//    <name> ena_post </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.1..1> ena_post
//    </check>
//  </item>
//  


// --------------------------  Field Item: TRNG_TRNG_CONFIG_int_clr  ------------------------------
// SVD Line: 1491

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_clr
//    <name> int_clr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.2..2> int_clr
//    </check>
//  </item>
//  


// --------------------------  Field Item: TRNG_TRNG_CONFIG_int_mask  -----------------------------
// SVD Line: 1497

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_mask
//    <name> int_mask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.3..3> int_mask
//    </check>
//  </item>
//  


// --------------------------  Field Item: TRNG_TRNG_CONFIG_int_mode  -----------------------------
// SVD Line: 1503

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_mode
//    <name> int_mode </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.4..4> int_mode
//    </check>
//  </item>
//  


// ------------------------  Field Item: TRNG_TRNG_CONFIG_clk_force_on  ---------------------------
// SVD Line: 1509

//  <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_clk_force_on
//    <name> clk_force_on </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40007000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_CONFIG ) </loc>
//      <o.5..5> clk_force_on
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: TRNG_TRNG_CONFIG  --------------------------------
// SVD Line: 1470

//  <rtree> SFDITEM_REG__TRNG_TRNG_CONFIG
//    <name> TRNG_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007000) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_CONFIG >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_CONFIG = (TRNG_TRNG_CONFIG & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_ena_gen </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_ena_post </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_clr </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_mask </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_int_mode </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_CONFIG_clk_force_on </item>
//  </rtree>
//  


// ------------------------  Register Item Address: TRNG_TRNG_BIT_SEL  ----------------------------
// SVD Line: 1517

unsigned int TRNG_TRNG_BIT_SEL __AT (0x40007004);



// --------------------------  Field Item: TRNG_TRNG_BIT_SEL_bit_sel  -----------------------------
// SVD Line: 1526

//  <item> SFDITEM_FIELD__TRNG_TRNG_BIT_SEL_bit_sel
//    <name> bit_sel </name>
//    <rw> 
//    <i> [Bits 18..0] RW (@ 0x40007004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TRNG_TRNG_BIT_SEL >> 0) & 0x7FFFF), ((TRNG_TRNG_BIT_SEL = (TRNG_TRNG_BIT_SEL & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: TRNG_TRNG_BIT_SEL  -------------------------------
// SVD Line: 1517

//  <rtree> SFDITEM_REG__TRNG_TRNG_BIT_SEL
//    <name> TRNG_BIT_SEL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007004) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_BIT_SEL >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_BIT_SEL = (TRNG_TRNG_BIT_SEL & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_BIT_SEL_bit_sel </item>
//  </rtree>
//  


// -----------------------  Register Item Address: TRNG_TRNG_DATA_CTRL  ---------------------------
// SVD Line: 1534

unsigned int TRNG_TRNG_DATA_CTRL __AT (0x40007008);



// ------------------------  Field Item: TRNG_TRNG_DATA_CTRL_data_mode  ---------------------------
// SVD Line: 1543

//  <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_data_mode
//    <name> data_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40007008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((TRNG_TRNG_DATA_CTRL >> 0) & 0x3), ((TRNG_TRNG_DATA_CTRL = (TRNG_TRNG_DATA_CTRL & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: TRNG_TRNG_DATA_CTRL_data_val  ----------------------------
// SVD Line: 1549

//  <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_data_val
//    <name> data_val </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40007008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_DATA_CTRL ) </loc>
//      <o.2..2> data_val
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: TRNG_TRNG_DATA_CTRL  ------------------------------
// SVD Line: 1534

//  <rtree> SFDITEM_REG__TRNG_TRNG_DATA_CTRL
//    <name> TRNG_DATA_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007008) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_DATA_CTRL >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA_CTRL = (TRNG_TRNG_DATA_CTRL & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_data_mode </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_DATA_CTRL_data_val </item>
//  </rtree>
//  


// -----------------------  Register Item Address: TRNG_TRNG_INT_STATUS  --------------------------
// SVD Line: 1557

unsigned int TRNG_TRNG_INT_STATUS __AT (0x4000700C);



// -----------------------  Field Item: TRNG_TRNG_INT_STATUS_int_mask_r  --------------------------
// SVD Line: 1566

//  <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_int_mask_r
//    <name> int_mask_r </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000700C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_INT_STATUS ) </loc>
//      <o.0..0> int_mask_r
//    </check>
//  </item>
//  


// ------------------------  Field Item: TRNG_TRNG_INT_STATUS_int_saw  ----------------------------
// SVD Line: 1572

//  <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_int_saw
//    <name> int_saw </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000700C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) TRNG_TRNG_INT_STATUS ) </loc>
//      <o.1..1> int_saw
//    </check>
//  </item>
//  


// --------------------------  Register RTree: TRNG_TRNG_INT_STATUS  ------------------------------
// SVD Line: 1557

//  <rtree> SFDITEM_REG__TRNG_TRNG_INT_STATUS
//    <name> TRNG_INT_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000700C) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_INT_STATUS >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_INT_STATUS = (TRNG_TRNG_INT_STATUS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_int_mask_r </item>
//    <item> SFDITEM_FIELD__TRNG_TRNG_INT_STATUS_int_saw </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TRNG_TRNG_DATA  -----------------------------
// SVD Line: 1580

unsigned int TRNG_TRNG_DATA __AT (0x40007010);



// -----------------------------  Field Item: TRNG_TRNG_DATA_data  --------------------------------
// SVD Line: 1589

//  <item> SFDITEM_FIELD__TRNG_TRNG_DATA_data
//    <name> data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((TRNG_TRNG_DATA >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA = (TRNG_TRNG_DATA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: TRNG_TRNG_DATA  ---------------------------------
// SVD Line: 1580

//  <rtree> SFDITEM_REG__TRNG_TRNG_DATA
//    <name> TRNG_DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40007010) reg description: </i>
//    <loc> ( (unsigned int)((TRNG_TRNG_DATA >> 0) & 0xFFFFFFFF), ((TRNG_TRNG_DATA = (TRNG_TRNG_DATA & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TRNG_TRNG_DATA_data </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: TRNG  -------------------------------------
// SVD Line: 1459

//  <view> TRNG
//    <name> TRNG </name>
//    <item> SFDITEM_REG__TRNG_TRNG_CONFIG </item>
//    <item> SFDITEM_REG__TRNG_TRNG_BIT_SEL </item>
//    <item> SFDITEM_REG__TRNG_TRNG_DATA_CTRL </item>
//    <item> SFDITEM_REG__TRNG_TRNG_INT_STATUS </item>
//    <item> SFDITEM_REG__TRNG_TRNG_DATA </item>
//  </view>
//  


// ----------------------------  Register Item Address: DMA_IdRev  --------------------------------
// SVD Line: 1610

unsigned int DMA_IdRev __AT (0x4000C000);



// -----------------------------  Field Item: DMA_IdRev_REV_MINOR  --------------------------------
// SVD Line: 1619

//  <item> SFDITEM_FIELD__DMA_IdRev_REV_MINOR
//    <name> REV_MINOR </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000C000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IdRev >> 0) & 0xF), ((DMA_IdRev = (DMA_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_IdRev_REV_MAJOR  --------------------------------
// SVD Line: 1625

//  <item> SFDITEM_FIELD__DMA_IdRev_REV_MAJOR
//    <name> REV_MAJOR </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IdRev >> 4) & 0xF), ((DMA_IdRev = (DMA_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_IdRev_PRODUCT_ID  --------------------------------
// SVD Line: 1631

//  <item> SFDITEM_FIELD__DMA_IdRev_PRODUCT_ID
//    <name> PRODUCT_ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x4000C000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_IdRev >> 8) & 0xFFFFFF), ((DMA_IdRev = (DMA_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMA_IdRev  -----------------------------------
// SVD Line: 1610

//  <rtree> SFDITEM_REG__DMA_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C000) reg description: </i>
//    <loc> ( (unsigned int)((DMA_IdRev >> 0) & 0xFFFFFFFF), ((DMA_IdRev = (DMA_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_IdRev_REV_MINOR </item>
//    <item> SFDITEM_FIELD__DMA_IdRev_REV_MAJOR </item>
//    <item> SFDITEM_FIELD__DMA_IdRev_PRODUCT_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMA_IdMisc  -------------------------------
// SVD Line: 1639

unsigned int DMA_IdMisc __AT (0x4000C004);



// --------------------------------  Register Item: DMA_IdMisc  -----------------------------------
// SVD Line: 1639

//  <item> SFDITEM_REG__DMA_IdMisc
//    <name> IdMisc </name>
//    <i> [Bits 31..0] RW (@ 0x4000C004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_IdMisc >> 0) & 0xFFFFFFFF), ((DMA_IdMisc = (DMA_IdMisc & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register Item Address: DMA_DMACfg  -------------------------------
// SVD Line: 1649

unsigned int DMA_DMACfg __AT (0x4000C010);



// ----------------------------  Field Item: DMA_DMACfg_ChannelNum  -------------------------------
// SVD Line: 1658

//  <item> SFDITEM_FIELD__DMA_DMACfg_ChannelNum
//    <name> ChannelNum </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 0) & 0xF), ((DMA_DMACfg = (DMA_DMACfg & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_DMACfg_FIFODepth  --------------------------------
// SVD Line: 1664

//  <item> SFDITEM_FIELD__DMA_DMACfg_FIFODepth
//    <name> FIFODepth </name>
//    <rw> 
//    <i> [Bits 9..4] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 4) & 0x3F), ((DMA_DMACfg = (DMA_DMACfg & ~(0x3FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA_DMACfg_ReqNum  ---------------------------------
// SVD Line: 1670

//  <item> SFDITEM_FIELD__DMA_DMACfg_ReqNum
//    <name> ReqNum </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 10) & 0x1F), ((DMA_DMACfg = (DMA_DMACfg & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA_DMACfg_BusNum  ---------------------------------
// SVD Line: 1676

//  <item> SFDITEM_FIELD__DMA_DMACfg_BusNum
//    <name> BusNum </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000C010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_DMACfg ) </loc>
//      <o.15..15> BusNum
//    </check>
//  </item>
//  


// -----------------------------  Field Item: DMA_DMACfg_CoreNum  ---------------------------------
// SVD Line: 1682

//  <item> SFDITEM_FIELD__DMA_DMACfg_CoreNum
//    <name> CoreNum </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_DMACfg ) </loc>
//      <o.16..16> CoreNum
//    </check>
//  </item>
//  


// ----------------------------  Field Item: DMA_DMACfg_AddrWidth  --------------------------------
// SVD Line: 1688

//  <item> SFDITEM_FIELD__DMA_DMACfg_AddrWidth
//    <name> AddrWidth </name>
//    <rw> 
//    <i> [Bits 23..17] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 17) & 0x7F), ((DMA_DMACfg = (DMA_DMACfg & ~(0x7FUL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: DMA_DMACfg_DataWidth  --------------------------------
// SVD Line: 1694

//  <item> SFDITEM_FIELD__DMA_DMACfg_DataWidth
//    <name> DataWidth </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4000C010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_DMACfg >> 24) & 0x3), ((DMA_DMACfg = (DMA_DMACfg & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_DMACfg  -----------------------------------
// SVD Line: 1649

//  <rtree> SFDITEM_REG__DMA_DMACfg
//    <name> DMACfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C010) reg description: </i>
//    <loc> ( (unsigned int)((DMA_DMACfg >> 0) & 0xFFFFFFFF), ((DMA_DMACfg = (DMA_DMACfg & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_DMACfg_ChannelNum </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_FIFODepth </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_ReqNum </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_BusNum </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_CoreNum </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_AddrWidth </item>
//    <item> SFDITEM_FIELD__DMA_DMACfg_DataWidth </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_DMACtrl  -------------------------------
// SVD Line: 1702

unsigned int DMA_DMACtrl __AT (0x4000C020);



// ------------------------------  Field Item: DMA_DMACtrl_Reset  ---------------------------------
// SVD Line: 1711

//  <item> SFDITEM_FIELD__DMA_DMACtrl_Reset
//    <name> Reset </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_DMACtrl ) </loc>
//      <o.0..0> Reset
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_DMACtrl  ----------------------------------
// SVD Line: 1702

//  <rtree> SFDITEM_REG__DMA_DMACtrl
//    <name> DMACtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C020) reg description: </i>
//    <loc> ( (unsigned int)((DMA_DMACtrl >> 0) & 0xFFFFFFFF), ((DMA_DMACtrl = (DMA_DMACtrl & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_DMACtrl_Reset </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_ChAbort  -------------------------------
// SVD Line: 1719

unsigned int DMA_ChAbort __AT (0x4000C024);



// -----------------------------  Field Item: DMA_ChAbort_ChAbort  --------------------------------
// SVD Line: 1728

//  <item> SFDITEM_FIELD__DMA_ChAbort_ChAbort
//    <name> ChAbort </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000C024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_ChAbort >> 0) & 0xFF), ((DMA_ChAbort = (DMA_ChAbort & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: DMA_ChAbort  ----------------------------------
// SVD Line: 1719

//  <rtree> SFDITEM_REG__DMA_ChAbort
//    <name> ChAbort </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C024) reg description: </i>
//    <loc> ( (unsigned int)((DMA_ChAbort >> 0) & 0xFFFFFFFF), ((DMA_ChAbort = (DMA_ChAbort & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_ChAbort_ChAbort </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_IntStatus  ------------------------------
// SVD Line: 1736

unsigned int DMA_IntStatus __AT (0x4000C030);



// -----------------------------  Field Item: DMA_IntStatus_Error  --------------------------------
// SVD Line: 1745

//  <item> SFDITEM_FIELD__DMA_IntStatus_Error
//    <name> Error </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000C030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IntStatus >> 0) & 0xFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: DMA_IntStatus_Abort  --------------------------------
// SVD Line: 1751

//  <item> SFDITEM_FIELD__DMA_IntStatus_Abort
//    <name> Abort </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000C030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IntStatus >> 8) & 0xFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMA_IntStatus_TC  ----------------------------------
// SVD Line: 1757

//  <item> SFDITEM_FIELD__DMA_IntStatus_TC
//    <name> TC </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x4000C030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_IntStatus >> 16) & 0xFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: DMA_IntStatus  ---------------------------------
// SVD Line: 1736

//  <rtree> SFDITEM_REG__DMA_IntStatus
//    <name> IntStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C030) reg description: </i>
//    <loc> ( (unsigned int)((DMA_IntStatus >> 0) & 0xFFFFFFFF), ((DMA_IntStatus = (DMA_IntStatus & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_IntStatus_Error </item>
//    <item> SFDITEM_FIELD__DMA_IntStatus_Abort </item>
//    <item> SFDITEM_FIELD__DMA_IntStatus_TC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: DMA_ChEN  --------------------------------
// SVD Line: 1765

unsigned int DMA_ChEN __AT (0x4000C034);



// --------------------------------  Field Item: DMA_ChEN_ChEN  -----------------------------------
// SVD Line: 1774

//  <item> SFDITEM_FIELD__DMA_ChEN_ChEN
//    <name> ChEN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000C034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_ChEN >> 0) & 0xFF), ((DMA_ChEN = (DMA_ChEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMA_ChEN  ------------------------------------
// SVD Line: 1765

//  <rtree> SFDITEM_REG__DMA_ChEN
//    <name> ChEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C034) reg description: </i>
//    <loc> ( (unsigned int)((DMA_ChEN >> 0) & 0xFFFFFFFF), ((DMA_ChEN = (DMA_ChEN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_ChEN_ChEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: DMA_Ch0Ctrl  -------------------------------
// SVD Line: 1782

unsigned int DMA_Ch0Ctrl __AT (0x4000C040);



// ----------------------------  Field Item: DMA_Ch0Ctrl_Ch0Enable  -------------------------------
// SVD Line: 1791

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0Enable
//    <name> Ch0Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.0..0> Ch0Enable
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch0Ctrl_Ch0IntTCMask  ------------------------------
// SVD Line: 1797

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0IntTCMask
//    <name> Ch0IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.1..1> Ch0IntTCMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch0Ctrl_Ch0IntErrMask  -----------------------------
// SVD Line: 1803

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0IntErrMask
//    <name> Ch0IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.2..2> Ch0IntErrMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch0Ctrl_Ch0IntAbtMask  -----------------------------
// SVD Line: 1809

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0IntAbtMask
//    <name> Ch0IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.3..3> Ch0IntAbtMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch0Ctrl_Ch0DstReqSel  ------------------------------
// SVD Line: 1815

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0DstReqSel
//    <name> Ch0DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 4) & 0xF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch0Ctrl_Ch0SrcReqSel  ------------------------------
// SVD Line: 1821

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcReqSel
//    <name> Ch0SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 8) & 0xF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch0Ctrl_Ch0DstAddrCtrl  -----------------------------
// SVD Line: 1827

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0DstAddrCtrl
//    <name> Ch0DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 12) & 0x3), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch0Ctrl_Ch0SrcAddrCtrl  -----------------------------
// SVD Line: 1833

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcAddrCtrl
//    <name> Ch0SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 14) & 0x3), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch0Ctrl_Ch0DstMode  -------------------------------
// SVD Line: 1839

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0DstMode
//    <name> Ch0DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.16..16> Ch0DstMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch0Ctrl_Ch0SrcMode  -------------------------------
// SVD Line: 1845

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcMode
//    <name> Ch0SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.17..17> Ch0SrcMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch0Ctrl_Ch0DstWidth  ------------------------------
// SVD Line: 1851

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0DstWidth
//    <name> Ch0DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 18) & 0x7), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch0Ctrl_Ch0SrcWidth  ------------------------------
// SVD Line: 1857

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcWidth
//    <name> Ch0SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 21) & 0x7), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch0Ctrl_Ch0SrcBurstSize  ----------------------------
// SVD Line: 1863

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcBurstSize
//    <name> Ch0SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch0Ctrl >> 24) & 0xF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch0Ctrl_Ch0EnIntChainSingle  --------------------------
// SVD Line: 1869

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0EnIntChainSingle
//    <name> Ch0EnIntChainSingle </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.28..28> Ch0EnIntChainSingle
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch0Ctrl_Ch0Priority  ------------------------------
// SVD Line: 1875

//  <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0Priority
//    <name> Ch0Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch0Ctrl ) </loc>
//      <o.29..29> Ch0Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch0Ctrl  ----------------------------------
// SVD Line: 1782

//  <rtree> SFDITEM_REG__DMA_Ch0Ctrl
//    <name> Ch0Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C040) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch0Ctrl = (DMA_Ch0Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0EnIntChainSingle </item>
//    <item> SFDITEM_FIELD__DMA_Ch0Ctrl_Ch0Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch0TranSize  -----------------------------
// SVD Line: 1883

unsigned int DMA_Ch0TranSize __AT (0x4000C044);



// -------------------------  Field Item: DMA_Ch0TranSize_Ch0TranSize  ----------------------------
// SVD Line: 1892

//  <item> SFDITEM_FIELD__DMA_Ch0TranSize_Ch0TranSize
//    <name> Ch0TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch0TranSize = (DMA_Ch0TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch0TranSize  --------------------------------
// SVD Line: 1883

//  <rtree> SFDITEM_REG__DMA_Ch0TranSize
//    <name> Ch0TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C044) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch0TranSize = (DMA_Ch0TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0TranSize_Ch0TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch0SrcAddr  -----------------------------
// SVD Line: 1900

unsigned int DMA_Ch0SrcAddr __AT (0x4000C048);



// --------------------------  Field Item: DMA_Ch0SrcAddr_Ch0SrcAddr  -----------------------------
// SVD Line: 1909

//  <item> SFDITEM_FIELD__DMA_Ch0SrcAddr_Ch0SrcAddr
//    <name> Ch0SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0SrcAddr = (DMA_Ch0SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch0SrcAddr  ---------------------------------
// SVD Line: 1900

//  <rtree> SFDITEM_REG__DMA_Ch0SrcAddr
//    <name> Ch0SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C048) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0SrcAddr = (DMA_Ch0SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0SrcAddr_Ch0SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch0DstAddr  -----------------------------
// SVD Line: 1917

unsigned int DMA_Ch0DstAddr __AT (0x4000C050);



// --------------------------  Field Item: DMA_Ch0DstAddr_Ch0DstAddr  -----------------------------
// SVD Line: 1926

//  <item> SFDITEM_FIELD__DMA_Ch0DstAddr_Ch0DstAddr
//    <name> Ch0DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0DstAddr = (DMA_Ch0DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch0DstAddr  ---------------------------------
// SVD Line: 1917

//  <rtree> SFDITEM_REG__DMA_Ch0DstAddr
//    <name> Ch0DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C050) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch0DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch0DstAddr = (DMA_Ch0DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch0DstAddr_Ch0DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch0LLPointer  ----------------------------
// SVD Line: 1934

unsigned int DMA_Ch0LLPointer __AT (0x4000C058);



// -----------------------------  Register Item: DMA_Ch0LLPointer  --------------------------------
// SVD Line: 1934

//  <item> SFDITEM_REG__DMA_Ch0LLPointer
//    <name> Ch0LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch0LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch0LLPointer = (DMA_Ch0LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch1Ctrl  -------------------------------
// SVD Line: 1944

unsigned int DMA_Ch1Ctrl __AT (0x4000C060);



// ----------------------------  Field Item: DMA_Ch1Ctrl_Ch1Enable  -------------------------------
// SVD Line: 1953

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1Enable
//    <name> Ch1Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.0..0> Ch1Enable
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch1Ctrl_Ch1IntTCMask  ------------------------------
// SVD Line: 1959

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1IntTCMask
//    <name> Ch1IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.1..1> Ch1IntTCMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch1Ctrl_Ch1IntErrMask  -----------------------------
// SVD Line: 1965

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1IntErrMask
//    <name> Ch1IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.2..2> Ch1IntErrMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch1Ctrl_Ch1IntAbtMask  -----------------------------
// SVD Line: 1971

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1IntAbtMask
//    <name> Ch1IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.3..3> Ch1IntAbtMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch1Ctrl_Ch1DstReqSel  ------------------------------
// SVD Line: 1977

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1DstReqSel
//    <name> Ch1DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 4) & 0xF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch1Ctrl_Ch1SrcReqSel  ------------------------------
// SVD Line: 1983

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcReqSel
//    <name> Ch1SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 8) & 0xF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch1Ctrl_Ch1DstAddrCtrl  -----------------------------
// SVD Line: 1989

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1DstAddrCtrl
//    <name> Ch1DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 12) & 0x3), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch1Ctrl_Ch1SrcAddrCtrl  -----------------------------
// SVD Line: 1995

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcAddrCtrl
//    <name> Ch1SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 14) & 0x3), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch1Ctrl_Ch1DstMode  -------------------------------
// SVD Line: 2001

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1DstMode
//    <name> Ch1DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.16..16> Ch1DstMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch1Ctrl_Ch1SrcMode  -------------------------------
// SVD Line: 2007

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcMode
//    <name> Ch1SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.17..17> Ch1SrcMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch1Ctrl_Ch1DstWidth  ------------------------------
// SVD Line: 2013

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1DstWidth
//    <name> Ch1DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 18) & 0x7), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch1Ctrl_Ch1SrcWidth  ------------------------------
// SVD Line: 2019

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcWidth
//    <name> Ch1SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 21) & 0x7), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch1Ctrl_Ch1SrcBurstSize  ----------------------------
// SVD Line: 2025

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcBurstSize
//    <name> Ch1SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch1Ctrl >> 24) & 0xF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch1Ctrl_Ch1EnIntChainSingle  --------------------------
// SVD Line: 2031

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1EnIntChainSingle
//    <name> Ch1EnIntChainSingle </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.28..28> Ch1EnIntChainSingle
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch1Ctrl_Ch1Priority  ------------------------------
// SVD Line: 2037

//  <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1Priority
//    <name> Ch1Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch1Ctrl ) </loc>
//      <o.29..29> Ch1Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch1Ctrl  ----------------------------------
// SVD Line: 1944

//  <rtree> SFDITEM_REG__DMA_Ch1Ctrl
//    <name> Ch1Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C060) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch1Ctrl = (DMA_Ch1Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1EnIntChainSingle </item>
//    <item> SFDITEM_FIELD__DMA_Ch1Ctrl_Ch1Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch1TranSize  -----------------------------
// SVD Line: 2045

unsigned int DMA_Ch1TranSize __AT (0x4000C064);



// -------------------------  Field Item: DMA_Ch1TranSize_Ch1TranSize  ----------------------------
// SVD Line: 2054

//  <item> SFDITEM_FIELD__DMA_Ch1TranSize_Ch1TranSize
//    <name> Ch1TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch1TranSize = (DMA_Ch1TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch1TranSize  --------------------------------
// SVD Line: 2045

//  <rtree> SFDITEM_REG__DMA_Ch1TranSize
//    <name> Ch1TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C064) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch1TranSize = (DMA_Ch1TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1TranSize_Ch1TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch1SrcAddr  -----------------------------
// SVD Line: 2062

unsigned int DMA_Ch1SrcAddr __AT (0x4000C068);



// --------------------------  Field Item: DMA_Ch1SrcAddr_Ch1SrcAddr  -----------------------------
// SVD Line: 2071

//  <item> SFDITEM_FIELD__DMA_Ch1SrcAddr_Ch1SrcAddr
//    <name> Ch1SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1SrcAddr = (DMA_Ch1SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch1SrcAddr  ---------------------------------
// SVD Line: 2062

//  <rtree> SFDITEM_REG__DMA_Ch1SrcAddr
//    <name> Ch1SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C068) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1SrcAddr = (DMA_Ch1SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1SrcAddr_Ch1SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch1DstAddr  -----------------------------
// SVD Line: 2079

unsigned int DMA_Ch1DstAddr __AT (0x4000C070);



// --------------------------  Field Item: DMA_Ch1DstAddr_Ch1DstAddr  -----------------------------
// SVD Line: 2088

//  <item> SFDITEM_FIELD__DMA_Ch1DstAddr_Ch1DstAddr
//    <name> Ch1DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1DstAddr = (DMA_Ch1DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch1DstAddr  ---------------------------------
// SVD Line: 2079

//  <rtree> SFDITEM_REG__DMA_Ch1DstAddr
//    <name> Ch1DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C070) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch1DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch1DstAddr = (DMA_Ch1DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch1DstAddr_Ch1DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch1LLPointer  ----------------------------
// SVD Line: 2096

unsigned int DMA_Ch1LLPointer __AT (0x4000C078);



// -----------------------------  Register Item: DMA_Ch1LLPointer  --------------------------------
// SVD Line: 2096

//  <item> SFDITEM_REG__DMA_Ch1LLPointer
//    <name> Ch1LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C078) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch1LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch1LLPointer = (DMA_Ch1LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch2Ctrl  -------------------------------
// SVD Line: 2106

unsigned int DMA_Ch2Ctrl __AT (0x4000C080);



// ----------------------------  Field Item: DMA_Ch2Ctrl_Ch2Enable  -------------------------------
// SVD Line: 2115

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2Enable
//    <name> Ch2Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.0..0> Ch2Enable
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch2Ctrl_Ch2IntTCMask  ------------------------------
// SVD Line: 2121

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2IntTCMask
//    <name> Ch2IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.1..1> Ch2IntTCMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch2Ctrl_Ch2IntErrMask  -----------------------------
// SVD Line: 2127

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2IntErrMask
//    <name> Ch2IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.2..2> Ch2IntErrMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch2Ctrl_Ch2IntAbtMask  -----------------------------
// SVD Line: 2133

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2IntAbtMask
//    <name> Ch2IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.3..3> Ch2IntAbtMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch2Ctrl_Ch2DstReqSel  ------------------------------
// SVD Line: 2139

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2DstReqSel
//    <name> Ch2DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 4) & 0xF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch2Ctrl_Ch2SrcReqSel  ------------------------------
// SVD Line: 2145

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcReqSel
//    <name> Ch2SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 8) & 0xF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch2Ctrl_Ch2DstAddrCtrl  -----------------------------
// SVD Line: 2151

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2DstAddrCtrl
//    <name> Ch2DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 12) & 0x3), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch2Ctrl_Ch2SrcAddrCtrl  -----------------------------
// SVD Line: 2157

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcAddrCtrl
//    <name> Ch2SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 14) & 0x3), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch2Ctrl_Ch2DstMode  -------------------------------
// SVD Line: 2163

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2DstMode
//    <name> Ch2DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.16..16> Ch2DstMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch2Ctrl_Ch2SrcMode  -------------------------------
// SVD Line: 2169

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcMode
//    <name> Ch2SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.17..17> Ch2SrcMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch2Ctrl_Ch2DstWidth  ------------------------------
// SVD Line: 2175

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2DstWidth
//    <name> Ch2DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 18) & 0x7), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch2Ctrl_Ch2SrcWidth  ------------------------------
// SVD Line: 2181

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcWidth
//    <name> Ch2SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 21) & 0x7), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch2Ctrl_Ch2SrcBurstSize  ----------------------------
// SVD Line: 2187

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcBurstSize
//    <name> Ch2SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch2Ctrl >> 24) & 0xF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch2Ctrl_Ch2EnIntChainSingle  --------------------------
// SVD Line: 2193

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2EnIntChainSingle
//    <name> Ch2EnIntChainSingle </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.28..28> Ch2EnIntChainSingle
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch2Ctrl_Ch2Priority  ------------------------------
// SVD Line: 2199

//  <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2Priority
//    <name> Ch2Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch2Ctrl ) </loc>
//      <o.29..29> Ch2Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch2Ctrl  ----------------------------------
// SVD Line: 2106

//  <rtree> SFDITEM_REG__DMA_Ch2Ctrl
//    <name> Ch2Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C080) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch2Ctrl = (DMA_Ch2Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2EnIntChainSingle </item>
//    <item> SFDITEM_FIELD__DMA_Ch2Ctrl_Ch2Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch2TranSize  -----------------------------
// SVD Line: 2207

unsigned int DMA_Ch2TranSize __AT (0x4000C084);



// -------------------------  Field Item: DMA_Ch2TranSize_Ch2TranSize  ----------------------------
// SVD Line: 2216

//  <item> SFDITEM_FIELD__DMA_Ch2TranSize_Ch2TranSize
//    <name> Ch2TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch2TranSize = (DMA_Ch2TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch2TranSize  --------------------------------
// SVD Line: 2207

//  <rtree> SFDITEM_REG__DMA_Ch2TranSize
//    <name> Ch2TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C084) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch2TranSize = (DMA_Ch2TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2TranSize_Ch2TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch2SrcAddr  -----------------------------
// SVD Line: 2224

unsigned int DMA_Ch2SrcAddr __AT (0x4000C088);



// --------------------------  Field Item: DMA_Ch2SrcAddr_Ch2SrcAddr  -----------------------------
// SVD Line: 2233

//  <item> SFDITEM_FIELD__DMA_Ch2SrcAddr_Ch2SrcAddr
//    <name> Ch2SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C088) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2SrcAddr = (DMA_Ch2SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch2SrcAddr  ---------------------------------
// SVD Line: 2224

//  <rtree> SFDITEM_REG__DMA_Ch2SrcAddr
//    <name> Ch2SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C088) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2SrcAddr = (DMA_Ch2SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2SrcAddr_Ch2SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch2DstAddr  -----------------------------
// SVD Line: 2241

unsigned int DMA_Ch2DstAddr __AT (0x4000C090);



// --------------------------  Field Item: DMA_Ch2DstAddr_Ch2DstAddr  -----------------------------
// SVD Line: 2250

//  <item> SFDITEM_FIELD__DMA_Ch2DstAddr_Ch2DstAddr
//    <name> Ch2DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C090) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2DstAddr = (DMA_Ch2DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch2DstAddr  ---------------------------------
// SVD Line: 2241

//  <rtree> SFDITEM_REG__DMA_Ch2DstAddr
//    <name> Ch2DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C090) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch2DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch2DstAddr = (DMA_Ch2DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch2DstAddr_Ch2DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch2LLPointer  ----------------------------
// SVD Line: 2258

unsigned int DMA_Ch2LLPointer __AT (0x4000C098);



// -----------------------------  Register Item: DMA_Ch2LLPointer  --------------------------------
// SVD Line: 2258

//  <item> SFDITEM_REG__DMA_Ch2LLPointer
//    <name> Ch2LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C098) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch2LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch2LLPointer = (DMA_Ch2LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch3Ctrl  -------------------------------
// SVD Line: 2268

unsigned int DMA_Ch3Ctrl __AT (0x4000C0A0);



// ----------------------------  Field Item: DMA_Ch3Ctrl_Ch3Enable  -------------------------------
// SVD Line: 2277

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3Enable
//    <name> Ch3Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.0..0> Ch3Enable
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch3Ctrl_Ch3IntTCMask  ------------------------------
// SVD Line: 2283

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3IntTCMask
//    <name> Ch3IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.1..1> Ch3IntTCMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch3Ctrl_Ch3IntErrMask  -----------------------------
// SVD Line: 2289

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3IntErrMask
//    <name> Ch3IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.2..2> Ch3IntErrMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch3Ctrl_Ch3IntAbtMask  -----------------------------
// SVD Line: 2295

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3IntAbtMask
//    <name> Ch3IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.3..3> Ch3IntAbtMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch3Ctrl_Ch3DstReqSel  ------------------------------
// SVD Line: 2301

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3DstReqSel
//    <name> Ch3DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 4) & 0xF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch3Ctrl_Ch3SrcReqSel  ------------------------------
// SVD Line: 2307

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcReqSel
//    <name> Ch3SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 8) & 0xF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch3Ctrl_Ch3DstAddrCtrl  -----------------------------
// SVD Line: 2313

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3DstAddrCtrl
//    <name> Ch3DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 12) & 0x3), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch3Ctrl_Ch3SrcAddrCtrl  -----------------------------
// SVD Line: 2319

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcAddrCtrl
//    <name> Ch3SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 14) & 0x3), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch3Ctrl_Ch3DstMode  -------------------------------
// SVD Line: 2325

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3DstMode
//    <name> Ch3DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.16..16> Ch3DstMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch3Ctrl_Ch3SrcMode  -------------------------------
// SVD Line: 2331

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcMode
//    <name> Ch3SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.17..17> Ch3SrcMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch3Ctrl_Ch3DstWidth  ------------------------------
// SVD Line: 2337

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3DstWidth
//    <name> Ch3DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 18) & 0x7), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch3Ctrl_Ch3SrcWidth  ------------------------------
// SVD Line: 2343

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcWidth
//    <name> Ch3SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 21) & 0x7), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch3Ctrl_Ch3SrcBurstSize  ----------------------------
// SVD Line: 2349

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcBurstSize
//    <name> Ch3SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C0A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch3Ctrl >> 24) & 0xF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch3Ctrl_Ch3EnIntChainSingle  --------------------------
// SVD Line: 2355

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3EnIntChainSingle
//    <name> Ch3EnIntChainSingle </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.28..28> Ch3EnIntChainSingle
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch3Ctrl_Ch3Priority  ------------------------------
// SVD Line: 2361

//  <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3Priority
//    <name> Ch3Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C0A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch3Ctrl ) </loc>
//      <o.29..29> Ch3Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch3Ctrl  ----------------------------------
// SVD Line: 2268

//  <rtree> SFDITEM_REG__DMA_Ch3Ctrl
//    <name> Ch3Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch3Ctrl = (DMA_Ch3Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3EnIntChainSingle </item>
//    <item> SFDITEM_FIELD__DMA_Ch3Ctrl_Ch3Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch3TranSize  -----------------------------
// SVD Line: 2369

unsigned int DMA_Ch3TranSize __AT (0x4000C0A4);



// -------------------------  Field Item: DMA_Ch3TranSize_Ch3TranSize  ----------------------------
// SVD Line: 2378

//  <item> SFDITEM_FIELD__DMA_Ch3TranSize_Ch3TranSize
//    <name> Ch3TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch3TranSize = (DMA_Ch3TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch3TranSize  --------------------------------
// SVD Line: 2369

//  <rtree> SFDITEM_REG__DMA_Ch3TranSize
//    <name> Ch3TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A4) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch3TranSize = (DMA_Ch3TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3TranSize_Ch3TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch3SrcAddr  -----------------------------
// SVD Line: 2386

unsigned int DMA_Ch3SrcAddr __AT (0x4000C0A8);



// --------------------------  Field Item: DMA_Ch3SrcAddr_Ch3SrcAddr  -----------------------------
// SVD Line: 2395

//  <item> SFDITEM_FIELD__DMA_Ch3SrcAddr_Ch3SrcAddr
//    <name> Ch3SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3SrcAddr = (DMA_Ch3SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch3SrcAddr  ---------------------------------
// SVD Line: 2386

//  <rtree> SFDITEM_REG__DMA_Ch3SrcAddr
//    <name> Ch3SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0A8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3SrcAddr = (DMA_Ch3SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3SrcAddr_Ch3SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch3DstAddr  -----------------------------
// SVD Line: 2403

unsigned int DMA_Ch3DstAddr __AT (0x4000C0B0);



// --------------------------  Field Item: DMA_Ch3DstAddr_Ch3DstAddr  -----------------------------
// SVD Line: 2412

//  <item> SFDITEM_FIELD__DMA_Ch3DstAddr_Ch3DstAddr
//    <name> Ch3DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3DstAddr = (DMA_Ch3DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch3DstAddr  ---------------------------------
// SVD Line: 2403

//  <rtree> SFDITEM_REG__DMA_Ch3DstAddr
//    <name> Ch3DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0B0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch3DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch3DstAddr = (DMA_Ch3DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch3DstAddr_Ch3DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch3LLPointer  ----------------------------
// SVD Line: 2420

unsigned int DMA_Ch3LLPointer __AT (0x4000C0B8);



// -----------------------------  Register Item: DMA_Ch3LLPointer  --------------------------------
// SVD Line: 2420

//  <item> SFDITEM_REG__DMA_Ch3LLPointer
//    <name> Ch3LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C0B8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch3LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch3LLPointer = (DMA_Ch3LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch4Ctrl  -------------------------------
// SVD Line: 2430

unsigned int DMA_Ch4Ctrl __AT (0x4000C0C0);



// ----------------------------  Field Item: DMA_Ch4Ctrl_Ch4Enable  -------------------------------
// SVD Line: 2439

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4Enable
//    <name> Ch4Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.0..0> Ch4Enable
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch4Ctrl_Ch4IntTCMask  ------------------------------
// SVD Line: 2445

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4IntTCMask
//    <name> Ch4IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.1..1> Ch4IntTCMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch4Ctrl_Ch4IntErrMask  -----------------------------
// SVD Line: 2451

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4IntErrMask
//    <name> Ch4IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.2..2> Ch4IntErrMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch4Ctrl_Ch4IntAbtMask  -----------------------------
// SVD Line: 2457

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4IntAbtMask
//    <name> Ch4IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.3..3> Ch4IntAbtMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch4Ctrl_Ch4DstReqSel  ------------------------------
// SVD Line: 2463

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4DstReqSel
//    <name> Ch4DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 4) & 0xF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch4Ctrl_Ch4SrcReqSel  ------------------------------
// SVD Line: 2469

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcReqSel
//    <name> Ch4SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 8) & 0xF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch4Ctrl_Ch4DstAddrCtrl  -----------------------------
// SVD Line: 2475

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4DstAddrCtrl
//    <name> Ch4DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 12) & 0x3), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch4Ctrl_Ch4SrcAddrCtrl  -----------------------------
// SVD Line: 2481

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcAddrCtrl
//    <name> Ch4SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 14) & 0x3), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch4Ctrl_Ch4DstMode  -------------------------------
// SVD Line: 2487

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4DstMode
//    <name> Ch4DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.16..16> Ch4DstMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch4Ctrl_Ch4SrcMode  -------------------------------
// SVD Line: 2493

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcMode
//    <name> Ch4SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.17..17> Ch4SrcMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch4Ctrl_Ch4DstWidth  ------------------------------
// SVD Line: 2499

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4DstWidth
//    <name> Ch4DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 18) & 0x7), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch4Ctrl_Ch4SrcWidth  ------------------------------
// SVD Line: 2505

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcWidth
//    <name> Ch4SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 21) & 0x7), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch4Ctrl_Ch4SrcBurstSize  ----------------------------
// SVD Line: 2511

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcBurstSize
//    <name> Ch4SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C0C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch4Ctrl >> 24) & 0xF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch4Ctrl_Ch4EnIntChainSingle  --------------------------
// SVD Line: 2517

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4EnIntChainSingle
//    <name> Ch4EnIntChainSingle </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.28..28> Ch4EnIntChainSingle
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch4Ctrl_Ch4Priority  ------------------------------
// SVD Line: 2523

//  <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4Priority
//    <name> Ch4Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C0C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch4Ctrl ) </loc>
//      <o.29..29> Ch4Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch4Ctrl  ----------------------------------
// SVD Line: 2430

//  <rtree> SFDITEM_REG__DMA_Ch4Ctrl
//    <name> Ch4Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch4Ctrl = (DMA_Ch4Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4EnIntChainSingle </item>
//    <item> SFDITEM_FIELD__DMA_Ch4Ctrl_Ch4Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch4TranSize  -----------------------------
// SVD Line: 2531

unsigned int DMA_Ch4TranSize __AT (0x4000C0C4);



// -------------------------  Field Item: DMA_Ch4TranSize_Ch4TranSize  ----------------------------
// SVD Line: 2540

//  <item> SFDITEM_FIELD__DMA_Ch4TranSize_Ch4TranSize
//    <name> Ch4TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch4TranSize = (DMA_Ch4TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch4TranSize  --------------------------------
// SVD Line: 2531

//  <rtree> SFDITEM_REG__DMA_Ch4TranSize
//    <name> Ch4TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C4) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch4TranSize = (DMA_Ch4TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4TranSize_Ch4TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch4SrcAddr  -----------------------------
// SVD Line: 2548

unsigned int DMA_Ch4SrcAddr __AT (0x4000C0C8);



// --------------------------  Field Item: DMA_Ch4SrcAddr_Ch4SrcAddr  -----------------------------
// SVD Line: 2557

//  <item> SFDITEM_FIELD__DMA_Ch4SrcAddr_Ch4SrcAddr
//    <name> Ch4SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4SrcAddr = (DMA_Ch4SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch4SrcAddr  ---------------------------------
// SVD Line: 2548

//  <rtree> SFDITEM_REG__DMA_Ch4SrcAddr
//    <name> Ch4SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0C8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4SrcAddr = (DMA_Ch4SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4SrcAddr_Ch4SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch4DstAddr  -----------------------------
// SVD Line: 2565

unsigned int DMA_Ch4DstAddr __AT (0x4000C0D0);



// --------------------------  Field Item: DMA_Ch4DstAddr_Ch4DstAddr  -----------------------------
// SVD Line: 2574

//  <item> SFDITEM_FIELD__DMA_Ch4DstAddr_Ch4DstAddr
//    <name> Ch4DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4DstAddr = (DMA_Ch4DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch4DstAddr  ---------------------------------
// SVD Line: 2565

//  <rtree> SFDITEM_REG__DMA_Ch4DstAddr
//    <name> Ch4DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0D0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch4DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch4DstAddr = (DMA_Ch4DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch4DstAddr_Ch4DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch4LLPointer  ----------------------------
// SVD Line: 2582

unsigned int DMA_Ch4LLPointer __AT (0x4000C0D8);



// -----------------------------  Register Item: DMA_Ch4LLPointer  --------------------------------
// SVD Line: 2582

//  <item> SFDITEM_REG__DMA_Ch4LLPointer
//    <name> Ch4LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C0D8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch4LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch4LLPointer = (DMA_Ch4LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch5Ctrl  -------------------------------
// SVD Line: 2592

unsigned int DMA_Ch5Ctrl __AT (0x4000C0E0);



// ----------------------------  Field Item: DMA_Ch5Ctrl_Ch5Enable  -------------------------------
// SVD Line: 2601

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5Enable
//    <name> Ch5Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.0..0> Ch5Enable
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch5Ctrl_Ch5IntTCMask  ------------------------------
// SVD Line: 2607

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5IntTCMask
//    <name> Ch5IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.1..1> Ch5IntTCMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch5Ctrl_Ch5IntErrMask  -----------------------------
// SVD Line: 2613

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5IntErrMask
//    <name> Ch5IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.2..2> Ch5IntErrMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch5Ctrl_Ch5IntAbtMask  -----------------------------
// SVD Line: 2619

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5IntAbtMask
//    <name> Ch5IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.3..3> Ch5IntAbtMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch5Ctrl_Ch5DstReqSel  ------------------------------
// SVD Line: 2625

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5DstReqSel
//    <name> Ch5DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 4) & 0xF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch5Ctrl_Ch5SrcReqSel  ------------------------------
// SVD Line: 2631

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcReqSel
//    <name> Ch5SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 8) & 0xF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch5Ctrl_Ch5DstAddrCtrl  -----------------------------
// SVD Line: 2637

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5DstAddrCtrl
//    <name> Ch5DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 12) & 0x3), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch5Ctrl_Ch5SrcAddrCtrl  -----------------------------
// SVD Line: 2643

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcAddrCtrl
//    <name> Ch5SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 14) & 0x3), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch5Ctrl_Ch5DstMode  -------------------------------
// SVD Line: 2649

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5DstMode
//    <name> Ch5DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.16..16> Ch5DstMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch5Ctrl_Ch5SrcMode  -------------------------------
// SVD Line: 2655

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcMode
//    <name> Ch5SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.17..17> Ch5SrcMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch5Ctrl_Ch5DstWidth  ------------------------------
// SVD Line: 2661

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5DstWidth
//    <name> Ch5DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 18) & 0x7), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch5Ctrl_Ch5SrcWidth  ------------------------------
// SVD Line: 2667

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcWidth
//    <name> Ch5SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 21) & 0x7), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch5Ctrl_Ch5SrcBurstSize  ----------------------------
// SVD Line: 2673

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcBurstSize
//    <name> Ch5SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C0E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch5Ctrl >> 24) & 0xF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch5Ctrl_Ch5EnIntChainSingle  --------------------------
// SVD Line: 2679

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5EnIntChainSingle
//    <name> Ch5EnIntChainSingle </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.28..28> Ch5EnIntChainSingle
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch5Ctrl_Ch5Priority  ------------------------------
// SVD Line: 2685

//  <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5Priority
//    <name> Ch5Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C0E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch5Ctrl ) </loc>
//      <o.29..29> Ch5Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch5Ctrl  ----------------------------------
// SVD Line: 2592

//  <rtree> SFDITEM_REG__DMA_Ch5Ctrl
//    <name> Ch5Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch5Ctrl = (DMA_Ch5Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5EnIntChainSingle </item>
//    <item> SFDITEM_FIELD__DMA_Ch5Ctrl_Ch5Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch5TranSize  -----------------------------
// SVD Line: 2693

unsigned int DMA_Ch5TranSize __AT (0x4000C0E4);



// -------------------------  Field Item: DMA_Ch5TranSize_Ch5TranSize  ----------------------------
// SVD Line: 2702

//  <item> SFDITEM_FIELD__DMA_Ch5TranSize_Ch5TranSize
//    <name> Ch5TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch5TranSize = (DMA_Ch5TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch5TranSize  --------------------------------
// SVD Line: 2693

//  <rtree> SFDITEM_REG__DMA_Ch5TranSize
//    <name> Ch5TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E4) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch5TranSize = (DMA_Ch5TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5TranSize_Ch5TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch5SrcAddr  -----------------------------
// SVD Line: 2710

unsigned int DMA_Ch5SrcAddr __AT (0x4000C0E8);



// --------------------------  Field Item: DMA_Ch5SrcAddr_Ch5SrcAddr  -----------------------------
// SVD Line: 2719

//  <item> SFDITEM_FIELD__DMA_Ch5SrcAddr_Ch5SrcAddr
//    <name> Ch5SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5SrcAddr = (DMA_Ch5SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch5SrcAddr  ---------------------------------
// SVD Line: 2710

//  <rtree> SFDITEM_REG__DMA_Ch5SrcAddr
//    <name> Ch5SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0E8) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5SrcAddr = (DMA_Ch5SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5SrcAddr_Ch5SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch5DstAddr  -----------------------------
// SVD Line: 2727

unsigned int DMA_Ch5DstAddr __AT (0x4000C0F0);



// --------------------------  Field Item: DMA_Ch5DstAddr_Ch5DstAddr  -----------------------------
// SVD Line: 2736

//  <item> SFDITEM_FIELD__DMA_Ch5DstAddr_Ch5DstAddr
//    <name> Ch5DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0F0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5DstAddr = (DMA_Ch5DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch5DstAddr  ---------------------------------
// SVD Line: 2727

//  <rtree> SFDITEM_REG__DMA_Ch5DstAddr
//    <name> Ch5DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C0F0) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch5DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch5DstAddr = (DMA_Ch5DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch5DstAddr_Ch5DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch5LLPointer  ----------------------------
// SVD Line: 2744

unsigned int DMA_Ch5LLPointer __AT (0x4000C0F8);



// -----------------------------  Register Item: DMA_Ch5LLPointer  --------------------------------
// SVD Line: 2744

//  <item> SFDITEM_REG__DMA_Ch5LLPointer
//    <name> Ch5LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C0F8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch5LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch5LLPointer = (DMA_Ch5LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch6Ctrl  -------------------------------
// SVD Line: 2754

unsigned int DMA_Ch6Ctrl __AT (0x4000C100);



// ----------------------------  Field Item: DMA_Ch6Ctrl_Ch6Enable  -------------------------------
// SVD Line: 2763

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6Enable
//    <name> Ch6Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.0..0> Ch6Enable
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch6Ctrl_Ch6IntTCMask  ------------------------------
// SVD Line: 2769

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6IntTCMask
//    <name> Ch6IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.1..1> Ch6IntTCMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch6Ctrl_Ch6IntErrMask  -----------------------------
// SVD Line: 2775

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6IntErrMask
//    <name> Ch6IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.2..2> Ch6IntErrMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch6Ctrl_Ch6IntAbtMask  -----------------------------
// SVD Line: 2781

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6IntAbtMask
//    <name> Ch6IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.3..3> Ch6IntAbtMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch6Ctrl_Ch6DstReqSel  ------------------------------
// SVD Line: 2787

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6DstReqSel
//    <name> Ch6DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 4) & 0xF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch6Ctrl_Ch6SrcReqSel  ------------------------------
// SVD Line: 2793

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcReqSel
//    <name> Ch6SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 8) & 0xF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch6Ctrl_Ch6DstAddrCtrl  -----------------------------
// SVD Line: 2799

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6DstAddrCtrl
//    <name> Ch6DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 12) & 0x3), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch6Ctrl_Ch6SrcAddrCtrl  -----------------------------
// SVD Line: 2805

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcAddrCtrl
//    <name> Ch6SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 14) & 0x3), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch6Ctrl_Ch6DstMode  -------------------------------
// SVD Line: 2811

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6DstMode
//    <name> Ch6DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.16..16> Ch6DstMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch6Ctrl_Ch6SrcMode  -------------------------------
// SVD Line: 2817

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcMode
//    <name> Ch6SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.17..17> Ch6SrcMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch6Ctrl_Ch6DstWidth  ------------------------------
// SVD Line: 2823

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6DstWidth
//    <name> Ch6DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 18) & 0x7), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch6Ctrl_Ch6SrcWidth  ------------------------------
// SVD Line: 2829

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcWidth
//    <name> Ch6SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 21) & 0x7), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch6Ctrl_Ch6SrcBurstSize  ----------------------------
// SVD Line: 2835

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcBurstSize
//    <name> Ch6SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch6Ctrl >> 24) & 0xF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch6Ctrl_Ch6EnIntChainSingle  --------------------------
// SVD Line: 2841

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6EnIntChainSingle
//    <name> Ch6EnIntChainSingle </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.28..28> Ch6EnIntChainSingle
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch6Ctrl_Ch6Priority  ------------------------------
// SVD Line: 2847

//  <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6Priority
//    <name> Ch6Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch6Ctrl ) </loc>
//      <o.29..29> Ch6Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch6Ctrl  ----------------------------------
// SVD Line: 2754

//  <rtree> SFDITEM_REG__DMA_Ch6Ctrl
//    <name> Ch6Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C100) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch6Ctrl = (DMA_Ch6Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6EnIntChainSingle </item>
//    <item> SFDITEM_FIELD__DMA_Ch6Ctrl_Ch6Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch6TranSize  -----------------------------
// SVD Line: 2855

unsigned int DMA_Ch6TranSize __AT (0x4000C104);



// -------------------------  Field Item: DMA_Ch6TranSize_Ch6TranSize  ----------------------------
// SVD Line: 2864

//  <item> SFDITEM_FIELD__DMA_Ch6TranSize_Ch6TranSize
//    <name> Ch6TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch6TranSize = (DMA_Ch6TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch6TranSize  --------------------------------
// SVD Line: 2855

//  <rtree> SFDITEM_REG__DMA_Ch6TranSize
//    <name> Ch6TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C104) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch6TranSize = (DMA_Ch6TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6TranSize_Ch6TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch6SrcAddr  -----------------------------
// SVD Line: 2872

unsigned int DMA_Ch6SrcAddr __AT (0x4000C108);



// --------------------------  Field Item: DMA_Ch6SrcAddr_Ch6SrcAddr  -----------------------------
// SVD Line: 2881

//  <item> SFDITEM_FIELD__DMA_Ch6SrcAddr_Ch6SrcAddr
//    <name> Ch6SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6SrcAddr = (DMA_Ch6SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch6SrcAddr  ---------------------------------
// SVD Line: 2872

//  <rtree> SFDITEM_REG__DMA_Ch6SrcAddr
//    <name> Ch6SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C108) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6SrcAddr = (DMA_Ch6SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6SrcAddr_Ch6SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch6DstAddr  -----------------------------
// SVD Line: 2889

unsigned int DMA_Ch6DstAddr __AT (0x4000C110);



// --------------------------  Field Item: DMA_Ch6DstAddr_Ch6DstAddr  -----------------------------
// SVD Line: 2898

//  <item> SFDITEM_FIELD__DMA_Ch6DstAddr_Ch6DstAddr
//    <name> Ch6DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6DstAddr = (DMA_Ch6DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch6DstAddr  ---------------------------------
// SVD Line: 2889

//  <rtree> SFDITEM_REG__DMA_Ch6DstAddr
//    <name> Ch6DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C110) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch6DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch6DstAddr = (DMA_Ch6DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch6DstAddr_Ch6DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch6LLPointer  ----------------------------
// SVD Line: 2906

unsigned int DMA_Ch6LLPointer __AT (0x4000C118);



// -----------------------------  Register Item: DMA_Ch6LLPointer  --------------------------------
// SVD Line: 2906

//  <item> SFDITEM_REG__DMA_Ch6LLPointer
//    <name> Ch6LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C118) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch6LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch6LLPointer = (DMA_Ch6LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: DMA_Ch7Ctrl  -------------------------------
// SVD Line: 2916

unsigned int DMA_Ch7Ctrl __AT (0x4000C120);



// ----------------------------  Field Item: DMA_Ch7Ctrl_Ch7Enable  -------------------------------
// SVD Line: 2925

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7Enable
//    <name> Ch7Enable </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.0..0> Ch7Enable
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch7Ctrl_Ch7IntTCMask  ------------------------------
// SVD Line: 2931

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7IntTCMask
//    <name> Ch7IntTCMask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.1..1> Ch7IntTCMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch7Ctrl_Ch7IntErrMask  -----------------------------
// SVD Line: 2937

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7IntErrMask
//    <name> Ch7IntErrMask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.2..2> Ch7IntErrMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch7Ctrl_Ch7IntAbtMask  -----------------------------
// SVD Line: 2943

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7IntAbtMask
//    <name> Ch7IntAbtMask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.3..3> Ch7IntAbtMask
//    </check>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch7Ctrl_Ch7DstReqSel  ------------------------------
// SVD Line: 2949

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7DstReqSel
//    <name> Ch7DstReqSel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 4) & 0xF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: DMA_Ch7Ctrl_Ch7SrcReqSel  ------------------------------
// SVD Line: 2955

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcReqSel
//    <name> Ch7SrcReqSel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 8) & 0xF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch7Ctrl_Ch7DstAddrCtrl  -----------------------------
// SVD Line: 2961

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7DstAddrCtrl
//    <name> Ch7DstAddrCtrl </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 12) & 0x3), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch7Ctrl_Ch7SrcAddrCtrl  -----------------------------
// SVD Line: 2967

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcAddrCtrl
//    <name> Ch7SrcAddrCtrl </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 14) & 0x3), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch7Ctrl_Ch7DstMode  -------------------------------
// SVD Line: 2973

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7DstMode
//    <name> Ch7DstMode </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.16..16> Ch7DstMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch7Ctrl_Ch7SrcMode  -------------------------------
// SVD Line: 2979

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcMode
//    <name> Ch7SrcMode </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.17..17> Ch7SrcMode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch7Ctrl_Ch7DstWidth  ------------------------------
// SVD Line: 2985

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7DstWidth
//    <name> Ch7DstWidth </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 18) & 0x7), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch7Ctrl_Ch7SrcWidth  ------------------------------
// SVD Line: 2991

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcWidth
//    <name> Ch7SrcWidth </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 21) & 0x7), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: DMA_Ch7Ctrl_Ch7SrcBurstSize  ----------------------------
// SVD Line: 2997

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcBurstSize
//    <name> Ch7SrcBurstSize </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000C120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((DMA_Ch7Ctrl >> 24) & 0xF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: DMA_Ch7Ctrl_Ch7EnIntChainSingle  --------------------------
// SVD Line: 3003

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7EnIntChainSingle
//    <name> Ch7EnIntChainSingle </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.28..28> Ch7EnIntChainSingle
//    </check>
//  </item>
//  


// ---------------------------  Field Item: DMA_Ch7Ctrl_Ch7Priority  ------------------------------
// SVD Line: 3009

//  <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7Priority
//    <name> Ch7Priority </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000C120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) DMA_Ch7Ctrl ) </loc>
//      <o.29..29> Ch7Priority
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: DMA_Ch7Ctrl  ----------------------------------
// SVD Line: 2916

//  <rtree> SFDITEM_REG__DMA_Ch7Ctrl
//    <name> Ch7Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C120) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7Ctrl >> 0) & 0xFFFFFFFF), ((DMA_Ch7Ctrl = (DMA_Ch7Ctrl & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7Enable </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7IntTCMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7IntErrMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7IntAbtMask </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7DstReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcReqSel </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7DstAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcAddrCtrl </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7DstMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcMode </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7DstWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcWidth </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7SrcBurstSize </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7EnIntChainSingle </item>
//    <item> SFDITEM_FIELD__DMA_Ch7Ctrl_Ch7Priority </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch7TranSize  -----------------------------
// SVD Line: 3017

unsigned int DMA_Ch7TranSize __AT (0x4000C124);



// -------------------------  Field Item: DMA_Ch7TranSize_Ch7TranSize  ----------------------------
// SVD Line: 3026

//  <item> SFDITEM_FIELD__DMA_Ch7TranSize_Ch7TranSize
//    <name> Ch7TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C124) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch7TranSize = (DMA_Ch7TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch7TranSize  --------------------------------
// SVD Line: 3017

//  <rtree> SFDITEM_REG__DMA_Ch7TranSize
//    <name> Ch7TranSize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C124) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7TranSize >> 0) & 0xFFFFFFFF), ((DMA_Ch7TranSize = (DMA_Ch7TranSize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7TranSize_Ch7TranSize </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch7SrcAddr  -----------------------------
// SVD Line: 3034

unsigned int DMA_Ch7SrcAddr __AT (0x4000C128);



// --------------------------  Field Item: DMA_Ch7SrcAddr_Ch7SrcAddr  -----------------------------
// SVD Line: 3043

//  <item> SFDITEM_FIELD__DMA_Ch7SrcAddr_Ch7SrcAddr
//    <name> Ch7SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C128) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7SrcAddr = (DMA_Ch7SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch7SrcAddr  ---------------------------------
// SVD Line: 3034

//  <rtree> SFDITEM_REG__DMA_Ch7SrcAddr
//    <name> Ch7SrcAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C128) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7SrcAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7SrcAddr = (DMA_Ch7SrcAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7SrcAddr_Ch7SrcAddr </item>
//  </rtree>
//  


// --------------------------  Register Item Address: DMA_Ch7DstAddr  -----------------------------
// SVD Line: 3051

unsigned int DMA_Ch7DstAddr __AT (0x4000C130);



// --------------------------  Field Item: DMA_Ch7DstAddr_Ch7DstAddr  -----------------------------
// SVD Line: 3060

//  <item> SFDITEM_FIELD__DMA_Ch7DstAddr_Ch7DstAddr
//    <name> Ch7DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C130) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7DstAddr = (DMA_Ch7DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: DMA_Ch7DstAddr  ---------------------------------
// SVD Line: 3051

//  <rtree> SFDITEM_REG__DMA_Ch7DstAddr
//    <name> Ch7DstAddr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000C130) reg description: </i>
//    <loc> ( (unsigned int)((DMA_Ch7DstAddr >> 0) & 0xFFFFFFFF), ((DMA_Ch7DstAddr = (DMA_Ch7DstAddr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMA_Ch7DstAddr_Ch7DstAddr </item>
//  </rtree>
//  


// -------------------------  Register Item Address: DMA_Ch7LLPointer  ----------------------------
// SVD Line: 3068

unsigned int DMA_Ch7LLPointer __AT (0x4000C138);



// -----------------------------  Register Item: DMA_Ch7LLPointer  --------------------------------
// SVD Line: 3068

//  <item> SFDITEM_REG__DMA_Ch7LLPointer
//    <name> Ch7LLPointer </name>
//    <i> [Bits 31..0] RW (@ 0x4000C138) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMA_Ch7LLPointer >> 0) & 0xFFFFFFFF), ((DMA_Ch7LLPointer = (DMA_Ch7LLPointer & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: DMA  --------------------------------------
// SVD Line: 1599

//  <view> DMA
//    <name> DMA </name>
//    <item> SFDITEM_REG__DMA_IdRev </item>
//    <item> SFDITEM_REG__DMA_IdMisc </item>
//    <item> SFDITEM_REG__DMA_DMACfg </item>
//    <item> SFDITEM_REG__DMA_DMACtrl </item>
//    <item> SFDITEM_REG__DMA_ChAbort </item>
//    <item> SFDITEM_REG__DMA_IntStatus </item>
//    <item> SFDITEM_REG__DMA_ChEN </item>
//    <item> SFDITEM_REG__DMA_Ch0Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch0TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch0SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch0DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch0LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch1Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch1TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch1SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch1DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch1LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch2Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch2TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch2SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch2DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch2LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch3Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch3TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch3SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch3DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch3LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch4Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch4TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch4SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch4DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch4LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch5Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch5TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch5SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch5DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch5LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch6Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch6TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch6SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch6DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch6LLPointer </item>
//    <item> SFDITEM_REG__DMA_Ch7Ctrl </item>
//    <item> SFDITEM_REG__DMA_Ch7TranSize </item>
//    <item> SFDITEM_REG__DMA_Ch7SrcAddr </item>
//    <item> SFDITEM_REG__DMA_Ch7DstAddr </item>
//    <item> SFDITEM_REG__DMA_Ch7LLPointer </item>
//  </view>
//  


// ----------------------------  Register Item Address: QSPI_IdRev  -------------------------------
// SVD Line: 3091

unsigned int QSPI_IdRev __AT (0x40160000);



// -----------------------------  Field Item: QSPI_IdRev_RevMinor  --------------------------------
// SVD Line: 3100

//  <item> SFDITEM_FIELD__QSPI_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40160000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_IdRev >> 0) & 0xF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QSPI_IdRev_RevMajor  --------------------------------
// SVD Line: 3106

//  <item> SFDITEM_FIELD__QSPI_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x40160000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_IdRev >> 4) & 0xFF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: QSPI_IdRev_ID  -----------------------------------
// SVD Line: 3112

//  <item> SFDITEM_FIELD__QSPI_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40160000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_IdRev >> 12) & 0xFFFFF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_IdRev  -----------------------------------
// SVD Line: 3091

//  <rtree> SFDITEM_REG__QSPI_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160000) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_IdRev >> 0) & 0xFFFFFFFF), ((QSPI_IdRev = (QSPI_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__QSPI_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__QSPI_IdRev_ID </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QSPI_TransFmt  ------------------------------
// SVD Line: 3120

unsigned int QSPI_TransFmt __AT (0x40160010);



// -----------------------------  Field Item: QSPI_TransFmt_CPHA  ---------------------------------
// SVD Line: 3129

//  <item> SFDITEM_FIELD__QSPI_TransFmt_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40160010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_TransFmt_CPOL  ---------------------------------
// SVD Line: 3135

//  <item> SFDITEM_FIELD__QSPI_TransFmt_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40160010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_TransFmt_SlvMode  -------------------------------
// SVD Line: 3141

//  <item> SFDITEM_FIELD__QSPI_TransFmt_SlvMode
//    <name> SlvMode </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40160010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.2..2> SlvMode
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QSPI_TransFmt_LSB  ---------------------------------
// SVD Line: 3147

//  <item> SFDITEM_FIELD__QSPI_TransFmt_LSB
//    <name> LSB </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40160010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.3..3> LSB
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransFmt_MOSIBiDir  ------------------------------
// SVD Line: 3153

//  <item> SFDITEM_FIELD__QSPI_TransFmt_MOSIBiDir
//    <name> MOSIBiDir </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40160010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransFmt ) </loc>
//      <o.4..4> MOSIBiDir
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: QSPI_TransFmt  ---------------------------------
// SVD Line: 3120

//  <rtree> SFDITEM_REG__QSPI_TransFmt
//    <name> TransFmt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160010) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_TransFmt >> 0) & 0xFFFFFFFF), ((QSPI_TransFmt = (QSPI_TransFmt & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_CPHA </item>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_CPOL </item>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_SlvMode </item>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_LSB </item>
//    <item> SFDITEM_FIELD__QSPI_TransFmt_MOSIBiDir </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QSPI_DirectIO  ------------------------------
// SVD Line: 3161

unsigned int QSPI_DirectIO __AT (0x40160014);



// -----------------------------  Field Item: QSPI_DirectIO_CS_I  ---------------------------------
// SVD Line: 3170

//  <item> SFDITEM_FIELD__QSPI_DirectIO_CS_I
//    <name> CS_I </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40160014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.0..0> CS_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_DirectIO_SCLK_I  --------------------------------
// SVD Line: 3176

//  <item> SFDITEM_FIELD__QSPI_DirectIO_SCLK_I
//    <name> SCLK_I </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40160014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.1..1> SCLK_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_DirectIO_MOSI_I  --------------------------------
// SVD Line: 3182

//  <item> SFDITEM_FIELD__QSPI_DirectIO_MOSI_I
//    <name> MOSI_I </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40160014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.2..2> MOSI_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_DirectIO_MISO_I  --------------------------------
// SVD Line: 3188

//  <item> SFDITEM_FIELD__QSPI_DirectIO_MISO_I
//    <name> MISO_I </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40160014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.3..3> MISO_I
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_DirectIO_WP_I  ---------------------------------
// SVD Line: 3194

//  <item> SFDITEM_FIELD__QSPI_DirectIO_WP_I
//    <name> WP_I </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40160014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.4..4> WP_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_DirectIO_HOLD_I  --------------------------------
// SVD Line: 3200

//  <item> SFDITEM_FIELD__QSPI_DirectIO_HOLD_I
//    <name> HOLD_I </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40160014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_DirectIO ) </loc>
//      <o.5..5> HOLD_I
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: QSPI_DirectIO  ---------------------------------
// SVD Line: 3161

//  <rtree> SFDITEM_REG__QSPI_DirectIO
//    <name> DirectIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160014) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_DirectIO >> 0) & 0xFFFFFFFF), ((QSPI_DirectIO = (QSPI_DirectIO & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_CS_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_SCLK_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_MOSI_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_MISO_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_WP_I </item>
//    <item> SFDITEM_FIELD__QSPI_DirectIO_HOLD_I </item>
//  </rtree>
//  


// --------------------------  Register Item Address: QSPI_TransCtrl  -----------------------------
// SVD Line: 3208

unsigned int QSPI_TransCtrl __AT (0x40160020);



// --------------------------  Field Item: QSPI_TransCtrl_RdTranCnt  ------------------------------
// SVD Line: 3217

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_RdTranCnt
//    <name> RdTranCnt </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40160020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((QSPI_TransCtrl >> 0) & 0x1FF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransCtrl_DummyCnt  ------------------------------
// SVD Line: 3223

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_DummyCnt
//    <name> DummyCnt </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40160020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_TransCtrl >> 9) & 0x3), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: QSPI_TransCtrl_TokenValue  -----------------------------
// SVD Line: 3229

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_TokenValue
//    <name> TokenValue </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40160020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.11..11> TokenValue
//    </check>
//  </item>
//  


// --------------------------  Field Item: QSPI_TransCtrl_WrTranCnt  ------------------------------
// SVD Line: 3235

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_WrTranCnt
//    <name> WrTranCnt </name>
//    <rw> 
//    <i> [Bits 20..12] RW (@ 0x40160020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((QSPI_TransCtrl >> 12) & 0x1FF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0x1FFUL << 12 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransCtrl_TokenEn  -------------------------------
// SVD Line: 3241

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_TokenEn
//    <name> TokenEn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40160020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.21..21> TokenEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransCtrl_DualQuad  ------------------------------
// SVD Line: 3247

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_DualQuad
//    <name> DualQuad </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40160020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_TransCtrl >> 22) & 0x3), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: QSPI_TransCtrl_TransMode  ------------------------------
// SVD Line: 3253

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_TransMode
//    <name> TransMode </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40160020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_TransCtrl >> 24) & 0xF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: QSPI_TransCtrl_AddrFmt  -------------------------------
// SVD Line: 3259

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_AddrFmt
//    <name> AddrFmt </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40160020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.28..28> AddrFmt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_TransCtrl_AddrEn  -------------------------------
// SVD Line: 3265

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_AddrEn
//    <name> AddrEn </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40160020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.29..29> AddrEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_TransCtrl_CmdEn  --------------------------------
// SVD Line: 3271

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_CmdEn
//    <name> CmdEn </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40160020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.30..30> CmdEn
//    </check>
//  </item>
//  


// -------------------------  Field Item: QSPI_TransCtrl_SlvDataOnly  -----------------------------
// SVD Line: 3277

//  <item> SFDITEM_FIELD__QSPI_TransCtrl_SlvDataOnly
//    <name> SlvDataOnly </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40160020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_TransCtrl ) </loc>
//      <o.31..31> SlvDataOnly
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: QSPI_TransCtrl  ---------------------------------
// SVD Line: 3208

//  <rtree> SFDITEM_REG__QSPI_TransCtrl
//    <name> TransCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160020) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_TransCtrl >> 0) & 0xFFFFFFFF), ((QSPI_TransCtrl = (QSPI_TransCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_RdTranCnt </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_DummyCnt </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_TokenValue </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_WrTranCnt </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_TokenEn </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_DualQuad </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_TransMode </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_AddrFmt </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_AddrEn </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_CmdEn </item>
//    <item> SFDITEM_FIELD__QSPI_TransCtrl_SlvDataOnly </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: QSPI_Cmd  --------------------------------
// SVD Line: 3285

unsigned int QSPI_Cmd __AT (0x40160024);



// --------------------------------  Field Item: QSPI_Cmd_CMD  ------------------------------------
// SVD Line: 3294

//  <item> SFDITEM_FIELD__QSPI_Cmd_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40160024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Cmd >> 0) & 0xFF), ((QSPI_Cmd = (QSPI_Cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Cmd  ------------------------------------
// SVD Line: 3285

//  <rtree> SFDITEM_REG__QSPI_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160024) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Cmd >> 0) & 0xFFFFFFFF), ((QSPI_Cmd = (QSPI_Cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Cmd_CMD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_Addr  --------------------------------
// SVD Line: 3302

unsigned int QSPI_Addr __AT (0x40160028);



// -------------------------------  Field Item: QSPI_Addr_ADDR  -----------------------------------
// SVD Line: 3311

//  <item> SFDITEM_FIELD__QSPI_Addr_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Addr >> 0) & 0xFFFFFFFF), ((QSPI_Addr = (QSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Addr  -----------------------------------
// SVD Line: 3302

//  <rtree> SFDITEM_REG__QSPI_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160028) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Addr >> 0) & 0xFFFFFFFF), ((QSPI_Addr = (QSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Addr_ADDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_Data  --------------------------------
// SVD Line: 3319

unsigned int QSPI_Data __AT (0x4016002C);



// -------------------------------  Field Item: QSPI_Data_DATA  -----------------------------------
// SVD Line: 3328

//  <item> SFDITEM_FIELD__QSPI_Data_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((QSPI_Data >> 0) & 0xFFFFFFFF), ((QSPI_Data = (QSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Data  -----------------------------------
// SVD Line: 3319

//  <rtree> SFDITEM_REG__QSPI_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016002C) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Data >> 0) & 0xFFFFFFFF), ((QSPI_Data = (QSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Data_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_Ctrl  --------------------------------
// SVD Line: 3336

unsigned int QSPI_Ctrl __AT (0x40160030);



// ------------------------------  Field Item: QSPI_Ctrl_SPIRST  ----------------------------------
// SVD Line: 3345

//  <item> SFDITEM_FIELD__QSPI_Ctrl_SPIRST
//    <name> SPIRST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40160030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.0..0> SPIRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Ctrl_RXFIFORST  --------------------------------
// SVD Line: 3351

//  <item> SFDITEM_FIELD__QSPI_Ctrl_RXFIFORST
//    <name> RXFIFORST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40160030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.1..1> RXFIFORST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Ctrl_TXFIFORST  --------------------------------
// SVD Line: 3357

//  <item> SFDITEM_FIELD__QSPI_Ctrl_TXFIFORST
//    <name> TXFIFORST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40160030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.2..2> TXFIFORST
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QSPI_Ctrl_RXDMAEN  ---------------------------------
// SVD Line: 3363

//  <item> SFDITEM_FIELD__QSPI_Ctrl_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40160030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.3..3> RXDMAEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: QSPI_Ctrl_TXDMAEN  ---------------------------------
// SVD Line: 3369

//  <item> SFDITEM_FIELD__QSPI_Ctrl_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40160030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Ctrl ) </loc>
//      <o.4..4> TXDMAEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: QSPI_Ctrl  -----------------------------------
// SVD Line: 3336

//  <rtree> SFDITEM_REG__QSPI_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160030) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Ctrl >> 0) & 0xFFFFFFFF), ((QSPI_Ctrl = (QSPI_Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_SPIRST </item>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_RXFIFORST </item>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_TXFIFORST </item>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_RXDMAEN </item>
//    <item> SFDITEM_FIELD__QSPI_Ctrl_TXDMAEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_Status  -------------------------------
// SVD Line: 3377

unsigned int QSPI_Status __AT (0x40160034);



// ----------------------------  Field Item: QSPI_Status_SPIActive  -------------------------------
// SVD Line: 3386

//  <item> SFDITEM_FIELD__QSPI_Status_SPIActive
//    <name> SPIActive </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40160034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Status ) </loc>
//      <o.0..0> SPIActive
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_Status  ----------------------------------
// SVD Line: 3377

//  <rtree> SFDITEM_REG__QSPI_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160034) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Status >> 0) & 0xFFFFFFFF), ((QSPI_Status = (QSPI_Status & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Status_SPIActive </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_IntrEn  -------------------------------
// SVD Line: 3394

unsigned int QSPI_IntrEn __AT (0x40160038);



// --------------------------  Field Item: QSPI_IntrEn_RXFIFOORIntEn  -----------------------------
// SVD Line: 3403

//  <item> SFDITEM_FIELD__QSPI_IntrEn_RXFIFOORIntEn
//    <name> RXFIFOORIntEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40160038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.0..0> RXFIFOORIntEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: QSPI_IntrEn_TXFIFOURIntEn  -----------------------------
// SVD Line: 3409

//  <item> SFDITEM_FIELD__QSPI_IntrEn_TXFIFOURIntEn
//    <name> TXFIFOURIntEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40160038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.1..1> TXFIFOURIntEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_IntrEn_RXFIFOIntEn  ------------------------------
// SVD Line: 3415

//  <item> SFDITEM_FIELD__QSPI_IntrEn_RXFIFOIntEn
//    <name> RXFIFOIntEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40160038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.2..2> RXFIFOIntEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_IntrEn_TXFIFOIntEn  ------------------------------
// SVD Line: 3421

//  <item> SFDITEM_FIELD__QSPI_IntrEn_TXFIFOIntEn
//    <name> TXFIFOIntEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40160038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.3..3> TXFIFOIntEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrEn_EndIntEn  --------------------------------
// SVD Line: 3427

//  <item> SFDITEM_FIELD__QSPI_IntrEn_EndIntEn
//    <name> EndIntEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40160038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.4..4> EndIntEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrEn_SlvCmdEn  --------------------------------
// SVD Line: 3433

//  <item> SFDITEM_FIELD__QSPI_IntrEn_SlvCmdEn
//    <name> SlvCmdEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40160038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.5..5> SlvCmdEn
//    </check>
//  </item>
//  


// -------------------------  Field Item: QSPI_IntrEn_WrTranCntEnlEn  -----------------------------
// SVD Line: 3439

//  <item> SFDITEM_FIELD__QSPI_IntrEn_WrTranCntEnlEn
//    <name> WrTranCntEnlEn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40160038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrEn ) </loc>
//      <o.6..6> WrTranCntEnlEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_IntrEn  ----------------------------------
// SVD Line: 3394

//  <rtree> SFDITEM_REG__QSPI_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160038) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_IntrEn >> 0) & 0xFFFFFFFF), ((QSPI_IntrEn = (QSPI_IntrEn & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_RXFIFOORIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_TXFIFOURIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_RXFIFOIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_TXFIFOIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_EndIntEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_SlvCmdEn </item>
//    <item> SFDITEM_FIELD__QSPI_IntrEn_WrTranCntEnlEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_IntrSt  -------------------------------
// SVD Line: 3447

unsigned int QSPI_IntrSt __AT (0x4016003C);



// ---------------------------  Field Item: QSPI_IntrSt_RXFIFOORInt  ------------------------------
// SVD Line: 3456

//  <item> SFDITEM_FIELD__QSPI_IntrSt_RXFIFOORInt
//    <name> RXFIFOORInt </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4016003C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.0..0> RXFIFOORInt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: QSPI_IntrSt_TXFIFOURInt  ------------------------------
// SVD Line: 3462

//  <item> SFDITEM_FIELD__QSPI_IntrSt_TXFIFOURInt
//    <name> TXFIFOURInt </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4016003C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.1..1> TXFIFOURInt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrSt_RXFIFOInt  -------------------------------
// SVD Line: 3468

//  <item> SFDITEM_FIELD__QSPI_IntrSt_RXFIFOInt
//    <name> RXFIFOInt </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4016003C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.2..2> RXFIFOInt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrSt_TXFIFOInt  -------------------------------
// SVD Line: 3474

//  <item> SFDITEM_FIELD__QSPI_IntrSt_TXFIFOInt
//    <name> TXFIFOInt </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4016003C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.3..3> TXFIFOInt
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_IntrSt_EndInt  ---------------------------------
// SVD Line: 3480

//  <item> SFDITEM_FIELD__QSPI_IntrSt_EndInt
//    <name> EndInt </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4016003C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.4..4> EndInt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: QSPI_IntrSt_SlvCmdInt  -------------------------------
// SVD Line: 3486

//  <item> SFDITEM_FIELD__QSPI_IntrSt_SlvCmdInt
//    <name> SlvCmdInt </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4016003C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_IntrSt ) </loc>
//      <o.5..5> SlvCmdInt
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_IntrSt  ----------------------------------
// SVD Line: 3447

//  <rtree> SFDITEM_REG__QSPI_IntrSt
//    <name> IntrSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016003C) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_IntrSt >> 0) & 0xFFFFFFFF), ((QSPI_IntrSt = (QSPI_IntrSt & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_RXFIFOORInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_TXFIFOURInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_RXFIFOInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_TXFIFOInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_EndInt </item>
//    <item> SFDITEM_FIELD__QSPI_IntrSt_SlvCmdInt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_Timing  -------------------------------
// SVD Line: 3494

unsigned int QSPI_Timing __AT (0x40160040);



// ----------------------------  Field Item: QSPI_Timing_SCLK_DIV  --------------------------------
// SVD Line: 3503

//  <item> SFDITEM_FIELD__QSPI_Timing_SCLK_DIV
//    <name> SCLK_DIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40160040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Timing >> 0) & 0xFF), ((QSPI_Timing = (QSPI_Timing & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QSPI_Timing_CSHT  ----------------------------------
// SVD Line: 3509

//  <item> SFDITEM_FIELD__QSPI_Timing_CSHT
//    <name> CSHT </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40160040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Timing >> 8) & 0xF), ((QSPI_Timing = (QSPI_Timing & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Timing_CS2SCLK  --------------------------------
// SVD Line: 3515

//  <item> SFDITEM_FIELD__QSPI_Timing_CS2SCLK
//    <name> CS2SCLK </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40160040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Timing >> 12) & 0x3), ((QSPI_Timing = (QSPI_Timing & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_Timing  ----------------------------------
// SVD Line: 3494

//  <rtree> SFDITEM_REG__QSPI_Timing
//    <name> Timing </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160040) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Timing >> 0) & 0xFFFFFFFF), ((QSPI_Timing = (QSPI_Timing & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Timing_SCLK_DIV </item>
//    <item> SFDITEM_FIELD__QSPI_Timing_CSHT </item>
//    <item> SFDITEM_FIELD__QSPI_Timing_CS2SCLK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_MemCtrl  ------------------------------
// SVD Line: 3523

unsigned int QSPI_MemCtrl __AT (0x40160050);



// ----------------------------  Field Item: QSPI_MemCtrl_MemRdCmd  -------------------------------
// SVD Line: 3532

//  <item> SFDITEM_FIELD__QSPI_MemCtrl_MemRdCmd
//    <name> MemRdCmd </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40160050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_MemCtrl >> 0) & 0xF), ((QSPI_MemCtrl = (QSPI_MemCtrl & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: QSPI_MemCtrl  ----------------------------------
// SVD Line: 3523

//  <rtree> SFDITEM_REG__QSPI_MemCtrl
//    <name> MemCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160050) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_MemCtrl >> 0) & 0xFFFFFFFF), ((QSPI_MemCtrl = (QSPI_MemCtrl & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_MemCtrl_MemRdCmd </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: QSPI_SlvSt  -------------------------------
// SVD Line: 3540

unsigned int QSPI_SlvSt __AT (0x40160060);



// ----------------------------  Field Item: QSPI_SlvSt_USR_Status  -------------------------------
// SVD Line: 3549

//  <item> SFDITEM_FIELD__QSPI_SlvSt_USR_Status
//    <name> USR_Status </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40160060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((QSPI_SlvSt >> 0) & 0xFFFF), ((QSPI_SlvSt = (QSPI_SlvSt & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: QSPI_SlvSt_Ready  ----------------------------------
// SVD Line: 3555

//  <item> SFDITEM_FIELD__QSPI_SlvSt_Ready
//    <name> Ready </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40160060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_SlvSt ) </loc>
//      <o.16..16> Ready
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_SlvSt_OverRun  ---------------------------------
// SVD Line: 3561

//  <item> SFDITEM_FIELD__QSPI_SlvSt_OverRun
//    <name> OverRun </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40160060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_SlvSt ) </loc>
//      <o.17..17> OverRun
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_SlvSt_UnderRun  --------------------------------
// SVD Line: 3567

//  <item> SFDITEM_FIELD__QSPI_SlvSt_UnderRun
//    <name> UnderRun </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40160060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_SlvSt ) </loc>
//      <o.18..18> UnderRun
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_SlvSt  -----------------------------------
// SVD Line: 3540

//  <rtree> SFDITEM_REG__QSPI_SlvSt
//    <name> SlvSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160060) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_SlvSt >> 0) & 0xFFFFFFFF), ((QSPI_SlvSt = (QSPI_SlvSt & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_SlvSt_USR_Status </item>
//    <item> SFDITEM_FIELD__QSPI_SlvSt_Ready </item>
//    <item> SFDITEM_FIELD__QSPI_SlvSt_OverRun </item>
//    <item> SFDITEM_FIELD__QSPI_SlvSt_UnderRun </item>
//  </rtree>
//  


// -------------------------  Register Item Address: QSPI_SlvDataCnt  -----------------------------
// SVD Line: 3575

unsigned int QSPI_SlvDataCnt __AT (0x40160064);



// ----------------------------  Field Item: QSPI_SlvDataCnt_RCnt  --------------------------------
// SVD Line: 3584

//  <item> SFDITEM_FIELD__QSPI_SlvDataCnt_RCnt
//    <name> RCnt </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40160064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((QSPI_SlvDataCnt >> 0) & 0x3FF), ((QSPI_SlvDataCnt = (QSPI_SlvDataCnt & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: QSPI_SlvDataCnt  --------------------------------
// SVD Line: 3575

//  <rtree> SFDITEM_REG__QSPI_SlvDataCnt
//    <name> SlvDataCnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40160064) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_SlvDataCnt >> 0) & 0xFFFFFFFF), ((QSPI_SlvDataCnt = (QSPI_SlvDataCnt & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_SlvDataCnt_RCnt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: QSPI_Config  -------------------------------
// SVD Line: 3592

unsigned int QSPI_Config __AT (0x4016007C);



// ---------------------------  Field Item: QSPI_Config_RxFIFOSize  -------------------------------
// SVD Line: 3601

//  <item> SFDITEM_FIELD__QSPI_Config_RxFIFOSize
//    <name> RxFIFOSize </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4016007C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Config >> 0) & 0xF), ((QSPI_Config = (QSPI_Config & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: QSPI_Config_TxFIFOSize  -------------------------------
// SVD Line: 3607

//  <item> SFDITEM_FIELD__QSPI_Config_TxFIFOSize
//    <name> TxFIFOSize </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4016007C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((QSPI_Config >> 4) & 0xF), ((QSPI_Config = (QSPI_Config & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Config_DualSPI  --------------------------------
// SVD Line: 3613

//  <item> SFDITEM_FIELD__QSPI_Config_DualSPI
//    <name> DualSPI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4016007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Config ) </loc>
//      <o.8..8> DualSPI
//    </check>
//  </item>
//  


// -----------------------------  Field Item: QSPI_Config_QuadSPI  --------------------------------
// SVD Line: 3619

//  <item> SFDITEM_FIELD__QSPI_Config_QuadSPI
//    <name> QuadSPI </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4016007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) QSPI_Config ) </loc>
//      <o.9..9> QuadSPI
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: QSPI_Config  ----------------------------------
// SVD Line: 3592

//  <rtree> SFDITEM_REG__QSPI_Config
//    <name> Config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4016007C) reg description: </i>
//    <loc> ( (unsigned int)((QSPI_Config >> 0) & 0xFFFFFFFF), ((QSPI_Config = (QSPI_Config & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__QSPI_Config_RxFIFOSize </item>
//    <item> SFDITEM_FIELD__QSPI_Config_TxFIFOSize </item>
//    <item> SFDITEM_FIELD__QSPI_Config_DualSPI </item>
//    <item> SFDITEM_FIELD__QSPI_Config_QuadSPI </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: QSPI  -------------------------------------
// SVD Line: 3080

//  <view> QSPI
//    <name> QSPI </name>
//    <item> SFDITEM_REG__QSPI_IdRev </item>
//    <item> SFDITEM_REG__QSPI_TransFmt </item>
//    <item> SFDITEM_REG__QSPI_DirectIO </item>
//    <item> SFDITEM_REG__QSPI_TransCtrl </item>
//    <item> SFDITEM_REG__QSPI_Cmd </item>
//    <item> SFDITEM_REG__QSPI_Addr </item>
//    <item> SFDITEM_REG__QSPI_Data </item>
//    <item> SFDITEM_REG__QSPI_Ctrl </item>
//    <item> SFDITEM_REG__QSPI_Status </item>
//    <item> SFDITEM_REG__QSPI_IntrEn </item>
//    <item> SFDITEM_REG__QSPI_IntrSt </item>
//    <item> SFDITEM_REG__QSPI_Timing </item>
//    <item> SFDITEM_REG__QSPI_MemCtrl </item>
//    <item> SFDITEM_REG__QSPI_SlvSt </item>
//    <item> SFDITEM_REG__QSPI_SlvDataCnt </item>
//    <item> SFDITEM_REG__QSPI_Config </item>
//  </view>
//  


// ---------------------------  Register Item Address: APBSPI_IdRev  ------------------------------
// SVD Line: 3640

unsigned int APBSPI_IdRev __AT (0x4000E000);



// ----------------------------  Field Item: APBSPI_IdRev_RevMinor  -------------------------------
// SVD Line: 3649

//  <item> SFDITEM_FIELD__APBSPI_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000E000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_IdRev >> 0) & 0xF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_IdRev_RevMajor  -------------------------------
// SVD Line: 3655

//  <item> SFDITEM_FIELD__APBSPI_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 11..4] RW (@ 0x4000E000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_IdRev >> 4) & 0xFF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: APBSPI_IdRev_ID  ----------------------------------
// SVD Line: 3661

//  <item> SFDITEM_FIELD__APBSPI_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x4000E000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_IdRev >> 12) & 0xFFFFF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_IdRev  ----------------------------------
// SVD Line: 3640

//  <rtree> SFDITEM_REG__APBSPI_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E000) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_IdRev >> 0) & 0xFFFFFFFF), ((APBSPI_IdRev = (APBSPI_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__APBSPI_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__APBSPI_IdRev_ID </item>
//  </rtree>
//  


// -------------------------  Register Item Address: APBSPI_TransFmt  -----------------------------
// SVD Line: 3669

unsigned int APBSPI_TransFmt __AT (0x4000E010);



// ----------------------------  Field Item: APBSPI_TransFmt_CPHA  --------------------------------
// SVD Line: 3678

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_CPHA
//    <name> CPHA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.0..0> CPHA
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_TransFmt_CPOL  --------------------------------
// SVD Line: 3684

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_CPOL
//    <name> CPOL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.1..1> CPOL
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_TransFmt_SlvMode  ------------------------------
// SVD Line: 3690

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_SlvMode
//    <name> SlvMode </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.2..2> SlvMode
//    </check>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_TransFmt_LSB  --------------------------------
// SVD Line: 3696

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_LSB
//    <name> LSB </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.3..3> LSB
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransFmt_MOSIBiDir  -----------------------------
// SVD Line: 3702

//  <item> SFDITEM_FIELD__APBSPI_TransFmt_MOSIBiDir
//    <name> MOSIBiDir </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransFmt ) </loc>
//      <o.4..4> MOSIBiDir
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: APBSPI_TransFmt  --------------------------------
// SVD Line: 3669

//  <rtree> SFDITEM_REG__APBSPI_TransFmt
//    <name> TransFmt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E010) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_TransFmt >> 0) & 0xFFFFFFFF), ((APBSPI_TransFmt = (APBSPI_TransFmt & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_CPHA </item>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_CPOL </item>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_SlvMode </item>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_LSB </item>
//    <item> SFDITEM_FIELD__APBSPI_TransFmt_MOSIBiDir </item>
//  </rtree>
//  


// -------------------------  Register Item Address: APBSPI_DirectIO  -----------------------------
// SVD Line: 3710

unsigned int APBSPI_DirectIO __AT (0x4000E014);



// ----------------------------  Field Item: APBSPI_DirectIO_CS_I  --------------------------------
// SVD Line: 3719

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_CS_I
//    <name> CS_I </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.0..0> CS_I
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_DirectIO_SCLK_I  -------------------------------
// SVD Line: 3725

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_SCLK_I
//    <name> SCLK_I </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.1..1> SCLK_I
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_DirectIO_MOSI_I  -------------------------------
// SVD Line: 3731

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_MOSI_I
//    <name> MOSI_I </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.2..2> MOSI_I
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_DirectIO_MISO_I  -------------------------------
// SVD Line: 3737

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_MISO_I
//    <name> MISO_I </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.3..3> MISO_I
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_DirectIO_WP_I  --------------------------------
// SVD Line: 3743

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_WP_I
//    <name> WP_I </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.4..4> WP_I
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_DirectIO_HOLD_I  -------------------------------
// SVD Line: 3749

//  <item> SFDITEM_FIELD__APBSPI_DirectIO_HOLD_I
//    <name> HOLD_I </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000E014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_DirectIO ) </loc>
//      <o.5..5> HOLD_I
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: APBSPI_DirectIO  --------------------------------
// SVD Line: 3710

//  <rtree> SFDITEM_REG__APBSPI_DirectIO
//    <name> DirectIO </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E014) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_DirectIO >> 0) & 0xFFFFFFFF), ((APBSPI_DirectIO = (APBSPI_DirectIO & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_CS_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_SCLK_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_MOSI_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_MISO_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_WP_I </item>
//    <item> SFDITEM_FIELD__APBSPI_DirectIO_HOLD_I </item>
//  </rtree>
//  


// -------------------------  Register Item Address: APBSPI_TransCtrl  ----------------------------
// SVD Line: 3757

unsigned int APBSPI_TransCtrl __AT (0x4000E020);



// -------------------------  Field Item: APBSPI_TransCtrl_RdTranCnt  -----------------------------
// SVD Line: 3766

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_RdTranCnt
//    <name> RdTranCnt </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((APBSPI_TransCtrl >> 0) & 0x1FF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransCtrl_DummyCnt  -----------------------------
// SVD Line: 3772

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_DummyCnt
//    <name> DummyCnt </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_TransCtrl >> 9) & 0x3), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: APBSPI_TransCtrl_TokenValue  ----------------------------
// SVD Line: 3778

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_TokenValue
//    <name> TokenValue </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.11..11> TokenValue
//    </check>
//  </item>
//  


// -------------------------  Field Item: APBSPI_TransCtrl_WrTranCnt  -----------------------------
// SVD Line: 3784

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_WrTranCnt
//    <name> WrTranCnt </name>
//    <rw> 
//    <i> [Bits 20..12] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((APBSPI_TransCtrl >> 12) & 0x1FF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0x1FFUL << 12 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransCtrl_TokenEn  ------------------------------
// SVD Line: 3790

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_TokenEn
//    <name> TokenEn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.21..21> TokenEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransCtrl_DualQuad  -----------------------------
// SVD Line: 3796

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_DualQuad
//    <name> DualQuad </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_TransCtrl >> 22) & 0x3), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: APBSPI_TransCtrl_TransMode  -----------------------------
// SVD Line: 3802

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_TransMode
//    <name> TransMode </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000E020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_TransCtrl >> 24) & 0xF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: APBSPI_TransCtrl_AddrFmt  ------------------------------
// SVD Line: 3808

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_AddrFmt
//    <name> AddrFmt </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.28..28> AddrFmt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_TransCtrl_AddrEn  ------------------------------
// SVD Line: 3814

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_AddrEn
//    <name> AddrEn </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.29..29> AddrEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_TransCtrl_CmdEn  -------------------------------
// SVD Line: 3820

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_CmdEn
//    <name> CmdEn </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.30..30> CmdEn
//    </check>
//  </item>
//  


// ------------------------  Field Item: APBSPI_TransCtrl_SlvDataOnly  ----------------------------
// SVD Line: 3826

//  <item> SFDITEM_FIELD__APBSPI_TransCtrl_SlvDataOnly
//    <name> SlvDataOnly </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4000E020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_TransCtrl ) </loc>
//      <o.31..31> SlvDataOnly
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: APBSPI_TransCtrl  --------------------------------
// SVD Line: 3757

//  <rtree> SFDITEM_REG__APBSPI_TransCtrl
//    <name> TransCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E020) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_TransCtrl >> 0) & 0xFFFFFFFF), ((APBSPI_TransCtrl = (APBSPI_TransCtrl & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_RdTranCnt </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_DummyCnt </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_TokenValue </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_WrTranCnt </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_TokenEn </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_DualQuad </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_TransMode </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_AddrFmt </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_AddrEn </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_CmdEn </item>
//    <item> SFDITEM_FIELD__APBSPI_TransCtrl_SlvDataOnly </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: APBSPI_Cmd  -------------------------------
// SVD Line: 3834

unsigned int APBSPI_Cmd __AT (0x4000E024);



// -------------------------------  Field Item: APBSPI_Cmd_CMD  -----------------------------------
// SVD Line: 3843

//  <item> SFDITEM_FIELD__APBSPI_Cmd_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000E024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Cmd >> 0) & 0xFF), ((APBSPI_Cmd = (APBSPI_Cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Cmd  -----------------------------------
// SVD Line: 3834

//  <rtree> SFDITEM_REG__APBSPI_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E024) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Cmd >> 0) & 0xFFFFFFFF), ((APBSPI_Cmd = (APBSPI_Cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Cmd_CMD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_Addr  -------------------------------
// SVD Line: 3851

unsigned int APBSPI_Addr __AT (0x4000E028);



// ------------------------------  Field Item: APBSPI_Addr_ADDR  ----------------------------------
// SVD Line: 3860

//  <item> SFDITEM_FIELD__APBSPI_Addr_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Addr >> 0) & 0xFFFFFFFF), ((APBSPI_Addr = (APBSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Addr  ----------------------------------
// SVD Line: 3851

//  <rtree> SFDITEM_REG__APBSPI_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E028) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Addr >> 0) & 0xFFFFFFFF), ((APBSPI_Addr = (APBSPI_Addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Addr_ADDR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_Data  -------------------------------
// SVD Line: 3868

unsigned int APBSPI_Data __AT (0x4000E02C);



// ------------------------------  Field Item: APBSPI_Data_DATA  ----------------------------------
// SVD Line: 3877

//  <item> SFDITEM_FIELD__APBSPI_Data_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E02C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((APBSPI_Data >> 0) & 0xFFFFFFFF), ((APBSPI_Data = (APBSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Data  ----------------------------------
// SVD Line: 3868

//  <rtree> SFDITEM_REG__APBSPI_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E02C) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Data >> 0) & 0xFFFFFFFF), ((APBSPI_Data = (APBSPI_Data & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Data_DATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_Ctrl  -------------------------------
// SVD Line: 3885

unsigned int APBSPI_Ctrl __AT (0x4000E030);



// -----------------------------  Field Item: APBSPI_Ctrl_SPIRST  ---------------------------------
// SVD Line: 3894

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_SPIRST
//    <name> SPIRST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.0..0> SPIRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Ctrl_RXFIFORST  -------------------------------
// SVD Line: 3900

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_RXFIFORST
//    <name> RXFIFORST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.1..1> RXFIFORST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Ctrl_TXFIFORST  -------------------------------
// SVD Line: 3906

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_TXFIFORST
//    <name> TXFIFORST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.2..2> TXFIFORST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_Ctrl_RXDMAEN  --------------------------------
// SVD Line: 3912

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_RXDMAEN
//    <name> RXDMAEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.3..3> RXDMAEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_Ctrl_TXDMAEN  --------------------------------
// SVD Line: 3918

//  <item> SFDITEM_FIELD__APBSPI_Ctrl_TXDMAEN
//    <name> TXDMAEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Ctrl ) </loc>
//      <o.4..4> TXDMAEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: APBSPI_Ctrl  ----------------------------------
// SVD Line: 3885

//  <rtree> SFDITEM_REG__APBSPI_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E030) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Ctrl >> 0) & 0xFFFFFFFF), ((APBSPI_Ctrl = (APBSPI_Ctrl & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_SPIRST </item>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_RXFIFORST </item>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_TXFIFORST </item>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_RXDMAEN </item>
//    <item> SFDITEM_FIELD__APBSPI_Ctrl_TXDMAEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_Status  ------------------------------
// SVD Line: 3926

unsigned int APBSPI_Status __AT (0x4000E034);



// ---------------------------  Field Item: APBSPI_Status_SPIActive  ------------------------------
// SVD Line: 3935

//  <item> SFDITEM_FIELD__APBSPI_Status_SPIActive
//    <name> SPIActive </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Status ) </loc>
//      <o.0..0> SPIActive
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_Status  ---------------------------------
// SVD Line: 3926

//  <rtree> SFDITEM_REG__APBSPI_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E034) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Status >> 0) & 0xFFFFFFFF), ((APBSPI_Status = (APBSPI_Status & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Status_SPIActive </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_IntrEn  ------------------------------
// SVD Line: 3943

unsigned int APBSPI_IntrEn __AT (0x4000E038);



// -------------------------  Field Item: APBSPI_IntrEn_RXFIFOORIntEn  ----------------------------
// SVD Line: 3952

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_RXFIFOORIntEn
//    <name> RXFIFOORIntEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.0..0> RXFIFOORIntEn
//    </check>
//  </item>
//  


// -------------------------  Field Item: APBSPI_IntrEn_TXFIFOURIntEn  ----------------------------
// SVD Line: 3958

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_TXFIFOURIntEn
//    <name> TXFIFOURIntEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.1..1> TXFIFOURIntEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_IntrEn_RXFIFOIntEn  -----------------------------
// SVD Line: 3964

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_RXFIFOIntEn
//    <name> RXFIFOIntEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.2..2> RXFIFOIntEn
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_IntrEn_TXFIFOIntEn  -----------------------------
// SVD Line: 3970

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_TXFIFOIntEn
//    <name> TXFIFOIntEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.3..3> TXFIFOIntEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrEn_EndIntEn  -------------------------------
// SVD Line: 3976

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_EndIntEn
//    <name> EndIntEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.4..4> EndIntEn
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrEn_SlvCmdEn  -------------------------------
// SVD Line: 3982

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_SlvCmdEn
//    <name> SlvCmdEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.5..5> SlvCmdEn
//    </check>
//  </item>
//  


// ------------------------  Field Item: APBSPI_IntrEn_WrTranCntEnlEn  ----------------------------
// SVD Line: 3988

//  <item> SFDITEM_FIELD__APBSPI_IntrEn_WrTranCntEnlEn
//    <name> WrTranCntEnlEn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000E038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrEn ) </loc>
//      <o.6..6> WrTranCntEnlEn
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_IntrEn  ---------------------------------
// SVD Line: 3943

//  <rtree> SFDITEM_REG__APBSPI_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E038) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_IntrEn >> 0) & 0xFFFFFFFF), ((APBSPI_IntrEn = (APBSPI_IntrEn & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_RXFIFOORIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_TXFIFOURIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_RXFIFOIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_TXFIFOIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_EndIntEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_SlvCmdEn </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrEn_WrTranCntEnlEn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_IntrSt  ------------------------------
// SVD Line: 3996

unsigned int APBSPI_IntrSt __AT (0x4000E03C);



// --------------------------  Field Item: APBSPI_IntrSt_RXFIFOORInt  -----------------------------
// SVD Line: 4005

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_RXFIFOORInt
//    <name> RXFIFOORInt </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.0..0> RXFIFOORInt
//    </check>
//  </item>
//  


// --------------------------  Field Item: APBSPI_IntrSt_TXFIFOURInt  -----------------------------
// SVD Line: 4011

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_TXFIFOURInt
//    <name> TXFIFOURInt </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.1..1> TXFIFOURInt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrSt_RXFIFOInt  ------------------------------
// SVD Line: 4017

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_RXFIFOInt
//    <name> RXFIFOInt </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.2..2> RXFIFOInt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrSt_TXFIFOInt  ------------------------------
// SVD Line: 4023

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_TXFIFOInt
//    <name> TXFIFOInt </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.3..3> TXFIFOInt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_IntrSt_EndInt  --------------------------------
// SVD Line: 4029

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_EndInt
//    <name> EndInt </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.4..4> EndInt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: APBSPI_IntrSt_SlvCmdInt  ------------------------------
// SVD Line: 4035

//  <item> SFDITEM_FIELD__APBSPI_IntrSt_SlvCmdInt
//    <name> SlvCmdInt </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000E03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_IntrSt ) </loc>
//      <o.5..5> SlvCmdInt
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_IntrSt  ---------------------------------
// SVD Line: 3996

//  <rtree> SFDITEM_REG__APBSPI_IntrSt
//    <name> IntrSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E03C) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_IntrSt >> 0) & 0xFFFFFFFF), ((APBSPI_IntrSt = (APBSPI_IntrSt & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_RXFIFOORInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_TXFIFOURInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_RXFIFOInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_TXFIFOInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_EndInt </item>
//    <item> SFDITEM_FIELD__APBSPI_IntrSt_SlvCmdInt </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_Timing  ------------------------------
// SVD Line: 4043

unsigned int APBSPI_Timing __AT (0x4000E040);



// ---------------------------  Field Item: APBSPI_Timing_SCLK_DIV  -------------------------------
// SVD Line: 4052

//  <item> SFDITEM_FIELD__APBSPI_Timing_SCLK_DIV
//    <name> SCLK_DIV </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000E040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Timing >> 0) & 0xFF), ((APBSPI_Timing = (APBSPI_Timing & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_Timing_CSHT  ---------------------------------
// SVD Line: 4058

//  <item> SFDITEM_FIELD__APBSPI_Timing_CSHT
//    <name> CSHT </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000E040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Timing >> 8) & 0xF), ((APBSPI_Timing = (APBSPI_Timing & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Timing_CS2SCLK  -------------------------------
// SVD Line: 4064

//  <item> SFDITEM_FIELD__APBSPI_Timing_CS2SCLK
//    <name> CS2SCLK </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000E040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Timing >> 12) & 0x3), ((APBSPI_Timing = (APBSPI_Timing & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_Timing  ---------------------------------
// SVD Line: 4043

//  <rtree> SFDITEM_REG__APBSPI_Timing
//    <name> Timing </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E040) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Timing >> 0) & 0xFFFFFFFF), ((APBSPI_Timing = (APBSPI_Timing & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Timing_SCLK_DIV </item>
//    <item> SFDITEM_FIELD__APBSPI_Timing_CSHT </item>
//    <item> SFDITEM_FIELD__APBSPI_Timing_CS2SCLK </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_MemCtrl  -----------------------------
// SVD Line: 4072

unsigned int APBSPI_MemCtrl __AT (0x4000E050);



// ---------------------------  Field Item: APBSPI_MemCtrl_MemRdCmd  ------------------------------
// SVD Line: 4081

//  <item> SFDITEM_FIELD__APBSPI_MemCtrl_MemRdCmd
//    <name> MemRdCmd </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000E050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_MemCtrl >> 0) & 0xF), ((APBSPI_MemCtrl = (APBSPI_MemCtrl & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: APBSPI_MemCtrl  ---------------------------------
// SVD Line: 4072

//  <rtree> SFDITEM_REG__APBSPI_MemCtrl
//    <name> MemCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E050) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_MemCtrl >> 0) & 0xFFFFFFFF), ((APBSPI_MemCtrl = (APBSPI_MemCtrl & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_MemCtrl_MemRdCmd </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: APBSPI_SlvSt  ------------------------------
// SVD Line: 4089

unsigned int APBSPI_SlvSt __AT (0x4000E060);



// ---------------------------  Field Item: APBSPI_SlvSt_USR_Status  ------------------------------
// SVD Line: 4098

//  <item> SFDITEM_FIELD__APBSPI_SlvSt_USR_Status
//    <name> USR_Status </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000E060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((APBSPI_SlvSt >> 0) & 0xFFFF), ((APBSPI_SlvSt = (APBSPI_SlvSt & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: APBSPI_SlvSt_Ready  ---------------------------------
// SVD Line: 4104

//  <item> SFDITEM_FIELD__APBSPI_SlvSt_Ready
//    <name> Ready </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000E060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_SlvSt ) </loc>
//      <o.16..16> Ready
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_SlvSt_OverRun  --------------------------------
// SVD Line: 4110

//  <item> SFDITEM_FIELD__APBSPI_SlvSt_OverRun
//    <name> OverRun </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000E060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_SlvSt ) </loc>
//      <o.17..17> OverRun
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_SlvSt_UnderRun  -------------------------------
// SVD Line: 4116

//  <item> SFDITEM_FIELD__APBSPI_SlvSt_UnderRun
//    <name> UnderRun </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4000E060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_SlvSt ) </loc>
//      <o.18..18> UnderRun
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_SlvSt  ----------------------------------
// SVD Line: 4089

//  <rtree> SFDITEM_REG__APBSPI_SlvSt
//    <name> SlvSt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E060) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_SlvSt >> 0) & 0xFFFFFFFF), ((APBSPI_SlvSt = (APBSPI_SlvSt & ~(0x7FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_SlvSt_USR_Status </item>
//    <item> SFDITEM_FIELD__APBSPI_SlvSt_Ready </item>
//    <item> SFDITEM_FIELD__APBSPI_SlvSt_OverRun </item>
//    <item> SFDITEM_FIELD__APBSPI_SlvSt_UnderRun </item>
//  </rtree>
//  


// ------------------------  Register Item Address: APBSPI_SlvDataCnt  ----------------------------
// SVD Line: 4124

unsigned int APBSPI_SlvDataCnt __AT (0x4000E064);



// ---------------------------  Field Item: APBSPI_SlvDataCnt_RCnt  -------------------------------
// SVD Line: 4133

//  <item> SFDITEM_FIELD__APBSPI_SlvDataCnt_RCnt
//    <name> RCnt </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000E064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((APBSPI_SlvDataCnt >> 0) & 0x3FF), ((APBSPI_SlvDataCnt = (APBSPI_SlvDataCnt & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: APBSPI_SlvDataCnt  -------------------------------
// SVD Line: 4124

//  <rtree> SFDITEM_REG__APBSPI_SlvDataCnt
//    <name> SlvDataCnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E064) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_SlvDataCnt >> 0) & 0xFFFFFFFF), ((APBSPI_SlvDataCnt = (APBSPI_SlvDataCnt & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_SlvDataCnt_RCnt </item>
//  </rtree>
//  


// --------------------------  Register Item Address: APBSPI_Config  ------------------------------
// SVD Line: 4141

unsigned int APBSPI_Config __AT (0x4000E07C);



// --------------------------  Field Item: APBSPI_Config_RxFIFOSize  ------------------------------
// SVD Line: 4150

//  <item> SFDITEM_FIELD__APBSPI_Config_RxFIFOSize
//    <name> RxFIFOSize </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000E07C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Config >> 0) & 0xF), ((APBSPI_Config = (APBSPI_Config & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: APBSPI_Config_TxFIFOSize  ------------------------------
// SVD Line: 4156

//  <item> SFDITEM_FIELD__APBSPI_Config_TxFIFOSize
//    <name> TxFIFOSize </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000E07C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((APBSPI_Config >> 4) & 0xF), ((APBSPI_Config = (APBSPI_Config & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Config_DualSPI  -------------------------------
// SVD Line: 4162

//  <item> SFDITEM_FIELD__APBSPI_Config_DualSPI
//    <name> DualSPI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000E07C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Config ) </loc>
//      <o.8..8> DualSPI
//    </check>
//  </item>
//  


// ----------------------------  Field Item: APBSPI_Config_QuadSPI  -------------------------------
// SVD Line: 4168

//  <item> SFDITEM_FIELD__APBSPI_Config_QuadSPI
//    <name> QuadSPI </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000E07C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) APBSPI_Config ) </loc>
//      <o.9..9> QuadSPI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: APBSPI_Config  ---------------------------------
// SVD Line: 4141

//  <rtree> SFDITEM_REG__APBSPI_Config
//    <name> Config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000E07C) reg description: </i>
//    <loc> ( (unsigned int)((APBSPI_Config >> 0) & 0xFFFFFFFF), ((APBSPI_Config = (APBSPI_Config & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__APBSPI_Config_RxFIFOSize </item>
//    <item> SFDITEM_FIELD__APBSPI_Config_TxFIFOSize </item>
//    <item> SFDITEM_FIELD__APBSPI_Config_DualSPI </item>
//    <item> SFDITEM_FIELD__APBSPI_Config_QuadSPI </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: APBSPI  ------------------------------------
// SVD Line: 3629

//  <view> APBSPI
//    <name> APBSPI </name>
//    <item> SFDITEM_REG__APBSPI_IdRev </item>
//    <item> SFDITEM_REG__APBSPI_TransFmt </item>
//    <item> SFDITEM_REG__APBSPI_DirectIO </item>
//    <item> SFDITEM_REG__APBSPI_TransCtrl </item>
//    <item> SFDITEM_REG__APBSPI_Cmd </item>
//    <item> SFDITEM_REG__APBSPI_Addr </item>
//    <item> SFDITEM_REG__APBSPI_Data </item>
//    <item> SFDITEM_REG__APBSPI_Ctrl </item>
//    <item> SFDITEM_REG__APBSPI_Status </item>
//    <item> SFDITEM_REG__APBSPI_IntrEn </item>
//    <item> SFDITEM_REG__APBSPI_IntrSt </item>
//    <item> SFDITEM_REG__APBSPI_Timing </item>
//    <item> SFDITEM_REG__APBSPI_MemCtrl </item>
//    <item> SFDITEM_REG__APBSPI_SlvSt </item>
//    <item> SFDITEM_REG__APBSPI_SlvDataCnt </item>
//    <item> SFDITEM_REG__APBSPI_Config </item>
//  </view>
//  


// -----------------------  Register Item Address: I2S_I2S_MODE_CONFIG  ---------------------------
// SVD Line: 4189

unsigned int I2S_I2S_MODE_CONFIG __AT (0x40010000);



// --------------------------  Field Item: I2S_I2S_MODE_CONFIG_TX_EN  -----------------------------
// SVD Line: 4198

//  <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_TX_EN
//    <name> TX_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_MODE_CONFIG ) </loc>
//      <o.0..0> TX_EN
//    </check>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_MODE_CONFIG_RX_EN  -----------------------------
// SVD Line: 4204

//  <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_RX_EN
//    <name> RX_EN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_MODE_CONFIG ) </loc>
//      <o.1..1> RX_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: I2S_I2S_MODE_CONFIG_MODE_SEL  ----------------------------
// SVD Line: 4210

//  <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_MODE_SEL
//    <name> MODE_SEL </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40010000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_MODE_CONFIG >> 2) & 0x3), ((I2S_I2S_MODE_CONFIG = (I2S_I2S_MODE_CONFIG & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_MODE_CONFIG_MONO  ------------------------------
// SVD Line: 4216

//  <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_MONO
//    <name> MONO </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_MODE_CONFIG ) </loc>
//      <o.4..4> MONO
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: I2S_I2S_MODE_CONFIG  ------------------------------
// SVD Line: 4189

//  <rtree> SFDITEM_REG__I2S_I2S_MODE_CONFIG
//    <name> I2S_MODE_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010000) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_MODE_CONFIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_MODE_CONFIG = (I2S_I2S_MODE_CONFIG & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_TX_EN </item>
//    <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_RX_EN </item>
//    <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_MODE_SEL </item>
//    <item> SFDITEM_FIELD__I2S_I2S_MODE_CONFIG_MONO </item>
//  </rtree>
//  


// -------------------------  Register Item Address: I2S_I2S_CLK_DIV  -----------------------------
// SVD Line: 4224

unsigned int I2S_I2S_CLK_DIV __AT (0x40010004);



// ----------------------------  Field Item: I2S_I2S_CLK_DIV_LRDIV  -------------------------------
// SVD Line: 4233

//  <item> SFDITEM_FIELD__I2S_I2S_CLK_DIV_LRDIV
//    <name> LRDIV </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40010004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_CLK_DIV >> 0) & 0x7F), ((I2S_I2S_CLK_DIV = (I2S_I2S_CLK_DIV & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: I2S_I2S_CLK_DIV  --------------------------------
// SVD Line: 4224

//  <rtree> SFDITEM_REG__I2S_I2S_CLK_DIV
//    <name> I2S_CLK_DIV </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010004) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_CLK_DIV >> 0) & 0xFFFFFFFF), ((I2S_I2S_CLK_DIV = (I2S_I2S_CLK_DIV & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_CLK_DIV_LRDIV </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S_I2S_CONFIG  -----------------------------
// SVD Line: 4241

unsigned int I2S_I2S_CONFIG __AT (0x40010008);



// -----------------------------  Field Item: I2S_I2S_CONFIG_MSS  ---------------------------------
// SVD Line: 4250

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_MSS
//    <name> MSS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.0..0> MSS
//    </check>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_CONFIG_LRCLK_POL  ------------------------------
// SVD Line: 4256

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_LRCLK_POL
//    <name> LRCLK_POL </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.1..1> LRCLK_POL
//    </check>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_CONFIG_TXBCLK_POL  -----------------------------
// SVD Line: 4262

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TXBCLK_POL
//    <name> TXBCLK_POL </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.2..2> TXBCLK_POL
//    </check>
//  </item>
//  


// --------------------------  Field Item: I2S_I2S_CONFIG_RXBCLK_POL  -----------------------------
// SVD Line: 4268

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RXBCLK_POL
//    <name> RXBCLK_POL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.3..3> RXBCLK_POL
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S_I2S_CONFIG_TX_IE  --------------------------------
// SVD Line: 4274

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TX_IE
//    <name> TX_IE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.4..4> TX_IE
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S_I2S_CONFIG_RX_IE  --------------------------------
// SVD Line: 4280

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RX_IE
//    <name> RX_IE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.5..5> RX_IE
//    </check>
//  </item>
//  


// -------------------------  Field Item: I2S_I2S_CONFIG_TX_RST_FIFO  -----------------------------
// SVD Line: 4286

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TX_RST_FIFO
//    <name> TX_RST_FIFO </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.6..6> TX_RST_FIFO
//    </check>
//  </item>
//  


// -------------------------  Field Item: I2S_I2S_CONFIG_RX_RST_FIFO  -----------------------------
// SVD Line: 4292

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RX_RST_FIFO
//    <name> RX_RST_FIFO </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.7..7> RX_RST_FIFO
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2S_I2S_CONFIG_DATA_LEN  ------------------------------
// SVD Line: 4298

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_DATA_LEN
//    <name> DATA_LEN </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40010008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_CONFIG >> 8) & 0x1F), ((I2S_I2S_CONFIG = (I2S_I2S_CONFIG & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: I2S_I2S_CONFIG_I2S_TX_DMA_EN  ----------------------------
// SVD Line: 4304

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_I2S_TX_DMA_EN
//    <name> I2S_TX_DMA_EN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.13..13> I2S_TX_DMA_EN
//    </check>
//  </item>
//  


// ------------------------  Field Item: I2S_I2S_CONFIG_I2S_RX_DMA_EN  ----------------------------
// SVD Line: 4310

//  <item> SFDITEM_FIELD__I2S_I2S_CONFIG_I2S_RX_DMA_EN
//    <name> I2S_RX_DMA_EN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40010008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_CONFIG ) </loc>
//      <o.14..14> I2S_RX_DMA_EN
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: I2S_I2S_CONFIG  ---------------------------------
// SVD Line: 4241

//  <rtree> SFDITEM_REG__I2S_I2S_CONFIG
//    <name> I2S_CONFIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010008) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_CONFIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_CONFIG = (I2S_I2S_CONFIG & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_MSS </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_LRCLK_POL </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TXBCLK_POL </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RXBCLK_POL </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TX_IE </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RX_IE </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_TX_RST_FIFO </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_RX_RST_FIFO </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_DATA_LEN </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_I2S_TX_DMA_EN </item>
//    <item> SFDITEM_FIELD__I2S_I2S_CONFIG_I2S_RX_DMA_EN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S_I2S_TX  -------------------------------
// SVD Line: 4318

unsigned int I2S_I2S_TX __AT (0x4001000C);



// ------------------------------  Field Item: I2S_I2S_TX_I2S_TX  ---------------------------------
// SVD Line: 4327

//  <item> SFDITEM_FIELD__I2S_I2S_TX_I2S_TX
//    <name> I2S_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_TX >> 0) & 0xFFFFFFFF), ((I2S_I2S_TX = (I2S_I2S_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2S_I2S_TX  -----------------------------------
// SVD Line: 4318

//  <rtree> SFDITEM_REG__I2S_I2S_TX
//    <name> I2S_TX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001000C) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_TX >> 0) & 0xFFFFFFFF), ((I2S_I2S_TX = (I2S_I2S_TX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_TX_I2S_TX </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2S_I2S_RX  -------------------------------
// SVD Line: 4335

unsigned int I2S_I2S_RX __AT (0x40010010);



// ------------------------------  Field Item: I2S_I2S_RX_I2S_RX  ---------------------------------
// SVD Line: 4344

//  <item> SFDITEM_FIELD__I2S_I2S_RX_I2S_RX
//    <name> I2S_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2S_I2S_RX >> 0) & 0xFFFFFFFF), ((I2S_I2S_RX = (I2S_I2S_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: I2S_I2S_RX  -----------------------------------
// SVD Line: 4335

//  <rtree> SFDITEM_REG__I2S_I2S_RX
//    <name> I2S_RX </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010010) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_RX >> 0) & 0xFFFFFFFF), ((I2S_I2S_RX = (I2S_I2S_RX & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_RX_I2S_RX </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: I2S_I2S_TRIG  ------------------------------
// SVD Line: 4352

unsigned int I2S_I2S_TRIG __AT (0x40010014);



// ----------------------------  Field Item: I2S_I2S_TRIG_TX_TRIG  --------------------------------
// SVD Line: 4361

//  <item> SFDITEM_FIELD__I2S_I2S_TRIG_TX_TRIG
//    <name> TX_TRIG </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40010014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_TRIG >> 0) & 0xF), ((I2S_I2S_TRIG = (I2S_I2S_TRIG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: I2S_I2S_TRIG  ----------------------------------
// SVD Line: 4352

//  <rtree> SFDITEM_REG__I2S_I2S_TRIG
//    <name> I2S_TRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010014) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_TRIG >> 0) & 0xFFFFFFFF), ((I2S_I2S_TRIG = (I2S_I2S_TRIG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_TRIG_TX_TRIG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: I2S_I2S_STATUS  -----------------------------
// SVD Line: 4369

unsigned int I2S_I2S_STATUS __AT (0x40010018);



// ----------------------------  Field Item: I2S_I2S_STATUS_TX_INT  -------------------------------
// SVD Line: 4378

//  <item> SFDITEM_FIELD__I2S_I2S_STATUS_TX_INT
//    <name> TX_INT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40010018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_STATUS ) </loc>
//      <o.0..0> TX_INT
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2S_I2S_STATUS_RX_INT  -------------------------------
// SVD Line: 4384

//  <item> SFDITEM_FIELD__I2S_I2S_STATUS_RX_INT
//    <name> RX_INT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40010018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2S_I2S_STATUS ) </loc>
//      <o.1..1> RX_INT
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: I2S_I2S_STATUS  ---------------------------------
// SVD Line: 4369

//  <rtree> SFDITEM_REG__I2S_I2S_STATUS
//    <name> I2S_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40010018) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_STATUS >> 0) & 0xFFFFFFFF), ((I2S_I2S_STATUS = (I2S_I2S_STATUS & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_STATUS_TX_INT </item>
//    <item> SFDITEM_FIELD__I2S_I2S_STATUS_RX_INT </item>
//  </rtree>
//  


// -----------------------  Register Item Address: I2S_I2S_FIFO_STATUS  ---------------------------
// SVD Line: 4392

unsigned int I2S_I2S_FIFO_STATUS __AT (0x4001001C);



// -----------------------  Field Item: I2S_I2S_FIFO_STATUS_TX_FIFO_CNT  --------------------------
// SVD Line: 4401

//  <item> SFDITEM_FIELD__I2S_I2S_FIFO_STATUS_TX_FIFO_CNT
//    <name> TX_FIFO_CNT </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4001001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2S_I2S_FIFO_STATUS >> 0) & 0x1F), ((I2S_I2S_FIFO_STATUS = (I2S_I2S_FIFO_STATUS & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: I2S_I2S_FIFO_STATUS  ------------------------------
// SVD Line: 4392

//  <rtree> SFDITEM_REG__I2S_I2S_FIFO_STATUS
//    <name> I2S_FIFO_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001001C) reg description: </i>
//    <loc> ( (unsigned int)((I2S_I2S_FIFO_STATUS >> 0) & 0xFFFFFFFF), ((I2S_I2S_FIFO_STATUS = (I2S_I2S_FIFO_STATUS & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2S_I2S_FIFO_STATUS_TX_FIFO_CNT </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2S  --------------------------------------
// SVD Line: 4178

//  <view> I2S
//    <name> I2S </name>
//    <item> SFDITEM_REG__I2S_I2S_MODE_CONFIG </item>
//    <item> SFDITEM_REG__I2S_I2S_CLK_DIV </item>
//    <item> SFDITEM_REG__I2S_I2S_CONFIG </item>
//    <item> SFDITEM_REG__I2S_I2S_TX </item>
//    <item> SFDITEM_REG__I2S_I2S_RX </item>
//    <item> SFDITEM_REG__I2S_I2S_TRIG </item>
//    <item> SFDITEM_REG__I2S_I2S_STATUS </item>
//    <item> SFDITEM_REG__I2S_I2S_FIFO_STATUS </item>
//  </view>
//  


// ---------------------------  Register Item Address: UART0_UARTDR  ------------------------------
// SVD Line: 4422

unsigned int UART0_UARTDR __AT (0x40011000);



// ------------------------------  Field Item: UART0_UARTDR_DATA  ---------------------------------
// SVD Line: 4431

//  <item> SFDITEM_FIELD__UART0_UARTDR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTDR >> 0) & 0xFF), ((UART0_UARTDR = (UART0_UARTDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTDR_FE  ----------------------------------
// SVD Line: 4437

//  <item> SFDITEM_FIELD__UART0_UARTDR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTDR_PE  ----------------------------------
// SVD Line: 4443

//  <item> SFDITEM_FIELD__UART0_UARTDR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTDR_BE  ----------------------------------
// SVD Line: 4449

//  <item> SFDITEM_FIELD__UART0_UARTDR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTDR_OE  ----------------------------------
// SVD Line: 4455

//  <item> SFDITEM_FIELD__UART0_UARTDR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40011000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTDR  ----------------------------------
// SVD Line: 4422

//  <rtree> SFDITEM_REG__UART0_UARTDR
//    <name> UARTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011000) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTDR >> 0) & 0xFFFFFFFF), ((UART0_UARTDR = (UART0_UARTDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTDR_DATA </item>
//    <item> SFDITEM_FIELD__UART0_UARTDR_FE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDR_PE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDR_BE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDR_OE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: UART0_UARTRSR_UARTECR  --------------------------
// SVD Line: 4463

unsigned int UART0_UARTRSR_UARTECR __AT (0x40011004);



// --------------------------  Field Item: UART0_UARTRSR_UARTECR_FEC  -----------------------------
// SVD Line: 4472

//  <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_FEC
//    <name> FEC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRSR_UARTECR ) </loc>
//      <o.0..0> FEC
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART0_UARTRSR_UARTECR_PEC  -----------------------------
// SVD Line: 4478

//  <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_PEC
//    <name> PEC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRSR_UARTECR ) </loc>
//      <o.1..1> PEC
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART0_UARTRSR_UARTECR_BEC  -----------------------------
// SVD Line: 4484

//  <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_BEC
//    <name> BEC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRSR_UARTECR ) </loc>
//      <o.2..2> BEC
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART0_UARTRSR_UARTECR_OEC  -----------------------------
// SVD Line: 4490

//  <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_OEC
//    <name> OEC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRSR_UARTECR ) </loc>
//      <o.3..3> OEC
//    </check>
//  </item>
//  


// --------------------------  Register RTree: UART0_UARTRSR_UARTECR  -----------------------------
// SVD Line: 4463

//  <rtree> SFDITEM_REG__UART0_UARTRSR_UARTECR
//    <name> UARTRSR_UARTECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011004) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTRSR_UARTECR >> 0) & 0xFFFFFFFF), ((UART0_UARTRSR_UARTECR = (UART0_UARTRSR_UARTECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_FEC </item>
//    <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_PEC </item>
//    <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_BEC </item>
//    <item> SFDITEM_FIELD__UART0_UARTRSR_UARTECR_OEC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_UARTFR  ------------------------------
// SVD Line: 4498

unsigned int UART0_UARTFR __AT (0x40011018);



// ------------------------------  Field Item: UART0_UARTFR_CTS  ----------------------------------
// SVD Line: 4507

//  <item> SFDITEM_FIELD__UART0_UARTFR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_DSR  ----------------------------------
// SVD Line: 4513

//  <item> SFDITEM_FIELD__UART0_UARTFR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_DCD  ----------------------------------
// SVD Line: 4519

//  <item> SFDITEM_FIELD__UART0_UARTFR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_BUSY  ---------------------------------
// SVD Line: 4525

//  <item> SFDITEM_FIELD__UART0_UARTFR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_RXFE  ---------------------------------
// SVD Line: 4531

//  <item> SFDITEM_FIELD__UART0_UARTFR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_TXFF  ---------------------------------
// SVD Line: 4537

//  <item> SFDITEM_FIELD__UART0_UARTFR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_RXFF  ---------------------------------
// SVD Line: 4543

//  <item> SFDITEM_FIELD__UART0_UARTFR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_UARTFR_TXFE  ---------------------------------
// SVD Line: 4549

//  <item> SFDITEM_FIELD__UART0_UARTFR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_UARTFR_RI  ----------------------------------
// SVD Line: 4555

//  <item> SFDITEM_FIELD__UART0_UARTFR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTFR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTFR  ----------------------------------
// SVD Line: 4498

//  <rtree> SFDITEM_REG__UART0_UARTFR
//    <name> UARTFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011018) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTFR >> 0) & 0xFFFFFFFF), ((UART0_UARTFR = (UART0_UARTFR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTFR_CTS </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_DSR </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_DCD </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_BUSY </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_RXFE </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_TXFF </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_RXFF </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_TXFE </item>
//    <item> SFDITEM_FIELD__UART0_UARTFR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTILPR  -----------------------------
// SVD Line: 4563

unsigned int UART0_UARTILPR __AT (0x40011020);



// ---------------------------  Field Item: UART0_UARTILPR_ILPDVSR  -------------------------------
// SVD Line: 4572

//  <item> SFDITEM_FIELD__UART0_UARTILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTILPR >> 0) & 0xFF), ((UART0_UARTILPR = (UART0_UARTILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTILPR  ---------------------------------
// SVD Line: 4563

//  <rtree> SFDITEM_REG__UART0_UARTILPR
//    <name> UARTILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011020) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTILPR >> 0) & 0xFFFFFFFF), ((UART0_UARTILPR = (UART0_UARTILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTIBRD  -----------------------------
// SVD Line: 4580

unsigned int UART0_UARTIBRD __AT (0x40011024);



// -------------------------  Field Item: UART0_UARTIBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 4589

//  <item> SFDITEM_FIELD__UART0_UARTIBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40011024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART0_UARTIBRD >> 0) & 0xFFFF), ((UART0_UARTIBRD = (UART0_UARTIBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTIBRD  ---------------------------------
// SVD Line: 4580

//  <rtree> SFDITEM_REG__UART0_UARTIBRD
//    <name> UARTIBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011024) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTIBRD >> 0) & 0xFFFFFFFF), ((UART0_UARTIBRD = (UART0_UARTIBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTIBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTFBRD  -----------------------------
// SVD Line: 4597

unsigned int UART0_UARTFBRD __AT (0x40011028);



// -------------------------  Field Item: UART0_UARTFBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 4606

//  <item> SFDITEM_FIELD__UART0_UARTFBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40011028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTFBRD >> 0) & 0x3F), ((UART0_UARTFBRD = (UART0_UARTFBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTFBRD  ---------------------------------
// SVD Line: 4597

//  <rtree> SFDITEM_REG__UART0_UARTFBRD
//    <name> UARTFBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011028) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTFBRD >> 0) & 0xFFFFFFFF), ((UART0_UARTFBRD = (UART0_UARTFBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTFBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART0_UARTLCR_H  -----------------------------
// SVD Line: 4614

unsigned int UART0_UARTLCR_H __AT (0x4001102C);



// -----------------------------  Field Item: UART0_UARTLCR_H_BRK  --------------------------------
// SVD Line: 4623

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTLCR_H_PEN  --------------------------------
// SVD Line: 4629

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTLCR_H_EPS  --------------------------------
// SVD Line: 4635

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTLCR_H_STP2  --------------------------------
// SVD Line: 4641

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTLCR_H_FEN  --------------------------------
// SVD Line: 4647

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTLCR_H_WLEN  --------------------------------
// SVD Line: 4653

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4001102C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTLCR_H >> 5) & 0x3), ((UART0_UARTLCR_H = (UART0_UARTLCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTLCR_H_SPS  --------------------------------
// SVD Line: 4659

//  <item> SFDITEM_FIELD__UART0_UARTLCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001102C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTLCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTLCR_H  --------------------------------
// SVD Line: 4614

//  <rtree> SFDITEM_REG__UART0_UARTLCR_H
//    <name> UARTLCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001102C) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTLCR_H >> 0) & 0xFFFFFFFF), ((UART0_UARTLCR_H = (UART0_UARTLCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_BRK </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_PEN </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_EPS </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_FEN </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__UART0_UARTLCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART0_UARTCR  ------------------------------
// SVD Line: 4667

unsigned int UART0_UARTCR __AT (0x40011030);



// -----------------------------  Field Item: UART0_UARTCR_UARTEN  --------------------------------
// SVD Line: 4676

//  <item> SFDITEM_FIELD__UART0_UARTCR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTCR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTCR_SIREN  ---------------------------------
// SVD Line: 4682

//  <item> SFDITEM_FIELD__UART0_UARTCR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTCR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTCR_SIRLP  ---------------------------------
// SVD Line: 4688

//  <item> SFDITEM_FIELD__UART0_UARTCR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTCR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTCR  ----------------------------------
// SVD Line: 4667

//  <rtree> SFDITEM_REG__UART0_UARTCR
//    <name> UARTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011030) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTCR >> 0) & 0xFFFFFFFF), ((UART0_UARTCR = (UART0_UARTCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTCR_UARTEN </item>
//    <item> SFDITEM_FIELD__UART0_UARTCR_SIREN </item>
//    <item> SFDITEM_FIELD__UART0_UARTCR_SIRLP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTIFLS  -----------------------------
// SVD Line: 4696

unsigned int UART0_UARTIFLS __AT (0x40011034);



// ---------------------------  Field Item: UART0_UARTIFLS_TXIFLSEL  ------------------------------
// SVD Line: 4705

//  <item> SFDITEM_FIELD__UART0_UARTIFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTIFLS >> 0) & 0xFF), ((UART0_UARTIFLS = (UART0_UARTIFLS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: UART0_UARTIFLS_RXIFLSEL  ------------------------------
// SVD Line: 4711

//  <item> SFDITEM_FIELD__UART0_UARTIFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40011034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTIFLS >> 8) & 0xFF), ((UART0_UARTIFLS = (UART0_UARTIFLS & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTIFLS  ---------------------------------
// SVD Line: 4696

//  <rtree> SFDITEM_REG__UART0_UARTIFLS
//    <name> UARTIFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011034) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTIFLS >> 0) & 0xFFFFFFFF), ((UART0_UARTIFLS = (UART0_UARTIFLS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTIFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__UART0_UARTIFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTIMSC  -----------------------------
// SVD Line: 4719

unsigned int UART0_UARTIMSC __AT (0x40011038);



// ----------------------------  Field Item: UART0_UARTIMSC_RIMIM  --------------------------------
// SVD Line: 4728

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTIMSC_CTSMIM  -------------------------------
// SVD Line: 4734

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTIMSC_DCDMIM  -------------------------------
// SVD Line: 4740

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTIMSC_DSRMIM  -------------------------------
// SVD Line: 4746

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_RXIM  --------------------------------
// SVD Line: 4752

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_TXIM  --------------------------------
// SVD Line: 4758

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_RTIM  --------------------------------
// SVD Line: 4764

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_FEIM  --------------------------------
// SVD Line: 4770

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_PEIM  --------------------------------
// SVD Line: 4776

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_BEIM  --------------------------------
// SVD Line: 4782

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTIMSC_OEIM  --------------------------------
// SVD Line: 4788

//  <item> SFDITEM_FIELD__UART0_UARTIMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTIMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTIMSC  ---------------------------------
// SVD Line: 4719

//  <rtree> SFDITEM_REG__UART0_UARTIMSC
//    <name> UARTIMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011038) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTIMSC >> 0) & 0xFFFFFFFF), ((UART0_UARTIMSC = (UART0_UARTIMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_RXIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_TXIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_RTIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_FEIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_PEIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_BEIM </item>
//    <item> SFDITEM_FIELD__UART0_UARTIMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTRIS  ------------------------------
// SVD Line: 4796

unsigned int UART0_UARTRIS __AT (0x4001103C);



// ----------------------------  Field Item: UART0_UARTRIS_RIRMIS  --------------------------------
// SVD Line: 4805

//  <item> SFDITEM_FIELD__UART0_UARTRIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTRIS_CTSRMIS  -------------------------------
// SVD Line: 4811

//  <item> SFDITEM_FIELD__UART0_UARTRIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTRIS_DCDRMIS  -------------------------------
// SVD Line: 4817

//  <item> SFDITEM_FIELD__UART0_UARTRIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTRIS_DSRRMIS  -------------------------------
// SVD Line: 4823

//  <item> SFDITEM_FIELD__UART0_UARTRIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_RXRIS  --------------------------------
// SVD Line: 4829

//  <item> SFDITEM_FIELD__UART0_UARTRIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_TXRIS  --------------------------------
// SVD Line: 4835

//  <item> SFDITEM_FIELD__UART0_UARTRIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_RTRIS  --------------------------------
// SVD Line: 4841

//  <item> SFDITEM_FIELD__UART0_UARTRIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_FERIS  --------------------------------
// SVD Line: 4847

//  <item> SFDITEM_FIELD__UART0_UARTRIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_PERIS  --------------------------------
// SVD Line: 4853

//  <item> SFDITEM_FIELD__UART0_UARTRIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_BERIS  --------------------------------
// SVD Line: 4859

//  <item> SFDITEM_FIELD__UART0_UARTRIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTRIS_OERIS  --------------------------------
// SVD Line: 4865

//  <item> SFDITEM_FIELD__UART0_UARTRIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001103C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTRIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTRIS  ---------------------------------
// SVD Line: 4796

//  <rtree> SFDITEM_REG__UART0_UARTRIS
//    <name> UARTRIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001103C) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTRIS >> 0) & 0xFFFFFFFF), ((UART0_UARTRIS = (UART0_UARTRIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_RXRIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_TXRIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_RTRIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_FERIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_PERIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_BERIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTRIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTMIS  ------------------------------
// SVD Line: 4873

unsigned int UART0_UARTMIS __AT (0x40011040);



// ----------------------------  Field Item: UART0_UARTMIS_RIMMIS  --------------------------------
// SVD Line: 4882

//  <item> SFDITEM_FIELD__UART0_UARTMIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTMIS_CTSMMIS  -------------------------------
// SVD Line: 4888

//  <item> SFDITEM_FIELD__UART0_UARTMIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTMIS_DCDMMIS  -------------------------------
// SVD Line: 4894

//  <item> SFDITEM_FIELD__UART0_UARTMIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTMIS_DSRMMIS  -------------------------------
// SVD Line: 4900

//  <item> SFDITEM_FIELD__UART0_UARTMIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_RXMIS  --------------------------------
// SVD Line: 4906

//  <item> SFDITEM_FIELD__UART0_UARTMIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_TXMIS  --------------------------------
// SVD Line: 4912

//  <item> SFDITEM_FIELD__UART0_UARTMIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_RTMIS  --------------------------------
// SVD Line: 4918

//  <item> SFDITEM_FIELD__UART0_UARTMIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_FEMIS  --------------------------------
// SVD Line: 4924

//  <item> SFDITEM_FIELD__UART0_UARTMIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_PEMIS  --------------------------------
// SVD Line: 4930

//  <item> SFDITEM_FIELD__UART0_UARTMIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_BEMIS  --------------------------------
// SVD Line: 4936

//  <item> SFDITEM_FIELD__UART0_UARTMIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTMIS_OEMIS  --------------------------------
// SVD Line: 4942

//  <item> SFDITEM_FIELD__UART0_UARTMIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTMIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTMIS  ---------------------------------
// SVD Line: 4873

//  <rtree> SFDITEM_REG__UART0_UARTMIS
//    <name> UARTMIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011040) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTMIS >> 0) & 0xFFFFFFFF), ((UART0_UARTMIS = (UART0_UARTMIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_RXMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_TXMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_RTMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_FEMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_PEMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_BEMIS </item>
//    <item> SFDITEM_FIELD__UART0_UARTMIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART0_UARTICR  ------------------------------
// SVD Line: 4950

unsigned int UART0_UARTICR __AT (0x40011044);



// -----------------------------  Field Item: UART0_UARTICR_RIMIC  --------------------------------
// SVD Line: 4959

//  <item> SFDITEM_FIELD__UART0_UARTICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTICR_CTSMIC  --------------------------------
// SVD Line: 4965

//  <item> SFDITEM_FIELD__UART0_UARTICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTICR_DCDMIC  --------------------------------
// SVD Line: 4971

//  <item> SFDITEM_FIELD__UART0_UARTICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART0_UARTICR_DSRMIC  --------------------------------
// SVD Line: 4977

//  <item> SFDITEM_FIELD__UART0_UARTICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_RXIC  ---------------------------------
// SVD Line: 4983

//  <item> SFDITEM_FIELD__UART0_UARTICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_TXIC  ---------------------------------
// SVD Line: 4989

//  <item> SFDITEM_FIELD__UART0_UARTICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_RTIC  ---------------------------------
// SVD Line: 4995

//  <item> SFDITEM_FIELD__UART0_UARTICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_FEIC  ---------------------------------
// SVD Line: 5001

//  <item> SFDITEM_FIELD__UART0_UARTICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_PEIC  ---------------------------------
// SVD Line: 5007

//  <item> SFDITEM_FIELD__UART0_UARTICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_BEIC  ---------------------------------
// SVD Line: 5013

//  <item> SFDITEM_FIELD__UART0_UARTICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_UARTICR_OEIC  ---------------------------------
// SVD Line: 5019

//  <item> SFDITEM_FIELD__UART0_UARTICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40011044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART0_UARTICR  ---------------------------------
// SVD Line: 4950

//  <rtree> SFDITEM_REG__UART0_UARTICR
//    <name> UARTICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011044) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTICR >> 0) & 0xFFFFFFFF), ((UART0_UARTICR = (UART0_UARTICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTICR_RIMIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_RXIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_TXIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_RTIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_FEIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_PEIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_BEIC </item>
//    <item> SFDITEM_FIELD__UART0_UARTICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART0_UARTDMACR  -----------------------------
// SVD Line: 5027

unsigned int UART0_UARTDMACR __AT (0x40011048);



// ---------------------------  Field Item: UART0_UARTDMACR_RXDMAE  -------------------------------
// SVD Line: 5036

//  <item> SFDITEM_FIELD__UART0_UARTDMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40011048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: UART0_UARTDMACR_TXDMAE  -------------------------------
// SVD Line: 5042

//  <item> SFDITEM_FIELD__UART0_UARTDMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40011048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART0_UARTDMACR_DMAONERR  ------------------------------
// SVD Line: 5048

//  <item> SFDITEM_FIELD__UART0_UARTDMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40011048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_UARTDMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART0_UARTDMACR  --------------------------------
// SVD Line: 5027

//  <rtree> SFDITEM_REG__UART0_UARTDMACR
//    <name> UARTDMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011048) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTDMACR >> 0) & 0xFFFFFFFF), ((UART0_UARTDMACR = (UART0_UARTDMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTDMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__UART0_UARTDMACR_DMAONERR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID0  ---------------------------
// SVD Line: 5056

unsigned int UART0_UARTPeriphID0 __AT (0x40011FE0);



// -----------------------  Field Item: UART0_UARTPeriphID0_PartNumber0  --------------------------
// SVD Line: 5065

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID0_PartNumber0
//    <name> PartNumber0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FE0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID0 >> 0) & 0xFF), ((UART0_UARTPeriphID0 = (UART0_UARTPeriphID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID0  ------------------------------
// SVD Line: 5056

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID0
//    <name> UARTPeriphID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE0) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID0 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID0 = (UART0_UARTPeriphID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID0_PartNumber0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID1  ---------------------------
// SVD Line: 5073

unsigned int UART0_UARTPeriphID1 __AT (0x40011FE4);



// -----------------------  Field Item: UART0_UARTPeriphID1_PartNumber1  --------------------------
// SVD Line: 5082

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID1_PartNumber1
//    <name> PartNumber1 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011FE4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID1 >> 0) & 0xF), ((UART0_UARTPeriphID1 = (UART0_UARTPeriphID1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: UART0_UARTPeriphID1_Designer0  ---------------------------
// SVD Line: 5088

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID1_Designer0
//    <name> Designer0 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40011FE4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID1 >> 4) & 0xF), ((UART0_UARTPeriphID1 = (UART0_UARTPeriphID1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID1  ------------------------------
// SVD Line: 5073

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID1
//    <name> UARTPeriphID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE4) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID1 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID1 = (UART0_UARTPeriphID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID1_PartNumber1 </item>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID1_Designer0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID2  ---------------------------
// SVD Line: 5096

unsigned int UART0_UARTPeriphID2 __AT (0x40011FE8);



// ------------------------  Field Item: UART0_UARTPeriphID2_Designer1  ---------------------------
// SVD Line: 5105

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID2_Designer1
//    <name> Designer1 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40011FE8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID2 >> 0) & 0xF), ((UART0_UARTPeriphID2 = (UART0_UARTPeriphID2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: UART0_UARTPeriphID2_Revision  ----------------------------
// SVD Line: 5111

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID2_Revision
//    <name> Revision </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40011FE8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID2 >> 4) & 0xF), ((UART0_UARTPeriphID2 = (UART0_UARTPeriphID2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID2  ------------------------------
// SVD Line: 5096

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID2
//    <name> UARTPeriphID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FE8) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID2 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID2 = (UART0_UARTPeriphID2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID2_Designer1 </item>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID2_Revision </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART0_UARTPeriphID3  ---------------------------
// SVD Line: 5119

unsigned int UART0_UARTPeriphID3 __AT (0x40011FEC);



// ----------------------  Field Item: UART0_UARTPeriphID3_Configuration  -------------------------
// SVD Line: 5128

//  <item> SFDITEM_FIELD__UART0_UARTPeriphID3_Configuration
//    <name> Configuration </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FEC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPeriphID3 >> 0) & 0xFF), ((UART0_UARTPeriphID3 = (UART0_UARTPeriphID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPeriphID3  ------------------------------
// SVD Line: 5119

//  <rtree> SFDITEM_REG__UART0_UARTPeriphID3
//    <name> UARTPeriphID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FEC) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPeriphID3 >> 0) & 0xFFFFFFFF), ((UART0_UARTPeriphID3 = (UART0_UARTPeriphID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPeriphID3_Configuration </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellID0  ---------------------------
// SVD Line: 5136

unsigned int UART0_UARTPCellID0 __AT (0x40011FF0);



// -----------------------  Field Item: UART0_UARTPCellID0_UARTPCellID0  --------------------------
// SVD Line: 5145

//  <item> SFDITEM_FIELD__UART0_UARTPCellID0_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FF0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPCellID0 >> 0) & 0xFF), ((UART0_UARTPCellID0 = (UART0_UARTPCellID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPCellID0  -------------------------------
// SVD Line: 5136

//  <rtree> SFDITEM_REG__UART0_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF0) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellID0 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID0 = (UART0_UARTPCellID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellID0_UARTPCellID0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellID1  ---------------------------
// SVD Line: 5153

unsigned int UART0_UARTPCellID1 __AT (0x40011FF4);



// -----------------------  Field Item: UART0_UARTPCellID1_UARTPCellID1  --------------------------
// SVD Line: 5162

//  <item> SFDITEM_FIELD__UART0_UARTPCellID1_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FF4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPCellID1 >> 0) & 0xFF), ((UART0_UARTPCellID1 = (UART0_UARTPCellID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPCellID1  -------------------------------
// SVD Line: 5153

//  <rtree> SFDITEM_REG__UART0_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF4) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellID1 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID1 = (UART0_UARTPCellID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellID1_UARTPCellID1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellD2  ----------------------------
// SVD Line: 5170

unsigned int UART0_UARTPCellD2 __AT (0x40011FF8);



// -----------------------  Field Item: UART0_UARTPCellD2_UARTPCellID2  ---------------------------
// SVD Line: 5179

//  <item> SFDITEM_FIELD__UART0_UARTPCellD2_UARTPCellID2
//    <name> UARTPCellID2 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FF8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPCellD2 >> 0) & 0xFF), ((UART0_UARTPCellD2 = (UART0_UARTPCellD2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: UART0_UARTPCellD2  -------------------------------
// SVD Line: 5170

//  <rtree> SFDITEM_REG__UART0_UARTPCellD2
//    <name> UARTPCellD2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FF8) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellD2 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellD2 = (UART0_UARTPCellD2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellD2_UARTPCellID2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART0_UARTPCellID3  ---------------------------
// SVD Line: 5187

unsigned int UART0_UARTPCellID3 __AT (0x40011FFC);



// -----------------------  Field Item: UART0_UARTPCellID3_UARTPCellID3  --------------------------
// SVD Line: 5196

//  <item> SFDITEM_FIELD__UART0_UARTPCellID3_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40011FFC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_UARTPCellID3 >> 0) & 0xFF), ((UART0_UARTPCellID3 = (UART0_UARTPCellID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART0_UARTPCellID3  -------------------------------
// SVD Line: 5187

//  <rtree> SFDITEM_REG__UART0_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40011FFC) reg description: </i>
//    <loc> ( (unsigned int)((UART0_UARTPCellID3 >> 0) & 0xFFFFFFFF), ((UART0_UARTPCellID3 = (UART0_UARTPCellID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_UARTPCellID3_UARTPCellID3 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART0  -------------------------------------
// SVD Line: 4411

//  <view> UART0
//    <name> UART0 </name>
//    <item> SFDITEM_REG__UART0_UARTDR </item>
//    <item> SFDITEM_REG__UART0_UARTRSR_UARTECR </item>
//    <item> SFDITEM_REG__UART0_UARTFR </item>
//    <item> SFDITEM_REG__UART0_UARTILPR </item>
//    <item> SFDITEM_REG__UART0_UARTIBRD </item>
//    <item> SFDITEM_REG__UART0_UARTFBRD </item>
//    <item> SFDITEM_REG__UART0_UARTLCR_H </item>
//    <item> SFDITEM_REG__UART0_UARTCR </item>
//    <item> SFDITEM_REG__UART0_UARTIFLS </item>
//    <item> SFDITEM_REG__UART0_UARTIMSC </item>
//    <item> SFDITEM_REG__UART0_UARTRIS </item>
//    <item> SFDITEM_REG__UART0_UARTMIS </item>
//    <item> SFDITEM_REG__UART0_UARTICR </item>
//    <item> SFDITEM_REG__UART0_UARTDMACR </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID0 </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID1 </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID2 </item>
//    <item> SFDITEM_REG__UART0_UARTPeriphID3 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellID0 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellID1 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellD2 </item>
//    <item> SFDITEM_REG__UART0_UARTPCellID3 </item>
//  </view>
//  


// ---------------------------  Register Item Address: UART1_UARTDR  ------------------------------
// SVD Line: 5217

unsigned int UART1_UARTDR __AT (0x40012000);



// ------------------------------  Field Item: UART1_UARTDR_DATA  ---------------------------------
// SVD Line: 5226

//  <item> SFDITEM_FIELD__UART1_UARTDR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTDR >> 0) & 0xFF), ((UART1_UARTDR = (UART1_UARTDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTDR_FE  ----------------------------------
// SVD Line: 5232

//  <item> SFDITEM_FIELD__UART1_UARTDR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDR ) </loc>
//      <o.8..8> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTDR_PE  ----------------------------------
// SVD Line: 5238

//  <item> SFDITEM_FIELD__UART1_UARTDR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDR ) </loc>
//      <o.9..9> PE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTDR_BE  ----------------------------------
// SVD Line: 5244

//  <item> SFDITEM_FIELD__UART1_UARTDR_BE
//    <name> BE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDR ) </loc>
//      <o.10..10> BE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTDR_OE  ----------------------------------
// SVD Line: 5250

//  <item> SFDITEM_FIELD__UART1_UARTDR_OE
//    <name> OE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40012000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDR ) </loc>
//      <o.11..11> OE
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTDR  ----------------------------------
// SVD Line: 5217

//  <rtree> SFDITEM_REG__UART1_UARTDR
//    <name> UARTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012000) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTDR >> 0) & 0xFFFFFFFF), ((UART1_UARTDR = (UART1_UARTDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTDR_DATA </item>
//    <item> SFDITEM_FIELD__UART1_UARTDR_FE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDR_PE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDR_BE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDR_OE </item>
//  </rtree>
//  


// ----------------------  Register Item Address: UART1_UARTRSR_UARTECR  --------------------------
// SVD Line: 5258

unsigned int UART1_UARTRSR_UARTECR __AT (0x40012004);



// --------------------------  Field Item: UART1_UARTRSR_UARTECR_FEC  -----------------------------
// SVD Line: 5267

//  <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_FEC
//    <name> FEC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRSR_UARTECR ) </loc>
//      <o.0..0> FEC
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART1_UARTRSR_UARTECR_PEC  -----------------------------
// SVD Line: 5273

//  <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_PEC
//    <name> PEC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRSR_UARTECR ) </loc>
//      <o.1..1> PEC
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART1_UARTRSR_UARTECR_BEC  -----------------------------
// SVD Line: 5279

//  <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_BEC
//    <name> BEC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRSR_UARTECR ) </loc>
//      <o.2..2> BEC
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART1_UARTRSR_UARTECR_OEC  -----------------------------
// SVD Line: 5285

//  <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_OEC
//    <name> OEC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRSR_UARTECR ) </loc>
//      <o.3..3> OEC
//    </check>
//  </item>
//  


// --------------------------  Register RTree: UART1_UARTRSR_UARTECR  -----------------------------
// SVD Line: 5258

//  <rtree> SFDITEM_REG__UART1_UARTRSR_UARTECR
//    <name> UARTRSR_UARTECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012004) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTRSR_UARTECR >> 0) & 0xFFFFFFFF), ((UART1_UARTRSR_UARTECR = (UART1_UARTRSR_UARTECR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_FEC </item>
//    <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_PEC </item>
//    <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_BEC </item>
//    <item> SFDITEM_FIELD__UART1_UARTRSR_UARTECR_OEC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_UARTFR  ------------------------------
// SVD Line: 5293

unsigned int UART1_UARTFR __AT (0x40012018);



// ------------------------------  Field Item: UART1_UARTFR_CTS  ----------------------------------
// SVD Line: 5302

//  <item> SFDITEM_FIELD__UART1_UARTFR_CTS
//    <name> CTS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.0..0> CTS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_DSR  ----------------------------------
// SVD Line: 5308

//  <item> SFDITEM_FIELD__UART1_UARTFR_DSR
//    <name> DSR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.1..1> DSR
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_DCD  ----------------------------------
// SVD Line: 5314

//  <item> SFDITEM_FIELD__UART1_UARTFR_DCD
//    <name> DCD </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.2..2> DCD
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_BUSY  ---------------------------------
// SVD Line: 5320

//  <item> SFDITEM_FIELD__UART1_UARTFR_BUSY
//    <name> BUSY </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.3..3> BUSY
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_RXFE  ---------------------------------
// SVD Line: 5326

//  <item> SFDITEM_FIELD__UART1_UARTFR_RXFE
//    <name> RXFE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.4..4> RXFE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_TXFF  ---------------------------------
// SVD Line: 5332

//  <item> SFDITEM_FIELD__UART1_UARTFR_TXFF
//    <name> TXFF </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.5..5> TXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_RXFF  ---------------------------------
// SVD Line: 5338

//  <item> SFDITEM_FIELD__UART1_UARTFR_RXFF
//    <name> RXFF </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.6..6> RXFF
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_UARTFR_TXFE  ---------------------------------
// SVD Line: 5344

//  <item> SFDITEM_FIELD__UART1_UARTFR_TXFE
//    <name> TXFE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.7..7> TXFE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_UARTFR_RI  ----------------------------------
// SVD Line: 5350

//  <item> SFDITEM_FIELD__UART1_UARTFR_RI
//    <name> RI </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTFR ) </loc>
//      <o.8..8> RI
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTFR  ----------------------------------
// SVD Line: 5293

//  <rtree> SFDITEM_REG__UART1_UARTFR
//    <name> UARTFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012018) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTFR >> 0) & 0xFFFFFFFF), ((UART1_UARTFR = (UART1_UARTFR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTFR_CTS </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_DSR </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_DCD </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_BUSY </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_RXFE </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_TXFF </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_RXFF </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_TXFE </item>
//    <item> SFDITEM_FIELD__UART1_UARTFR_RI </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTILPR  -----------------------------
// SVD Line: 5358

unsigned int UART1_UARTILPR __AT (0x40012020);



// ---------------------------  Field Item: UART1_UARTILPR_ILPDVSR  -------------------------------
// SVD Line: 5367

//  <item> SFDITEM_FIELD__UART1_UARTILPR_ILPDVSR
//    <name> ILPDVSR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTILPR >> 0) & 0xFF), ((UART1_UARTILPR = (UART1_UARTILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTILPR  ---------------------------------
// SVD Line: 5358

//  <rtree> SFDITEM_REG__UART1_UARTILPR
//    <name> UARTILPR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012020) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTILPR >> 0) & 0xFFFFFFFF), ((UART1_UARTILPR = (UART1_UARTILPR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTILPR_ILPDVSR </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTIBRD  -----------------------------
// SVD Line: 5375

unsigned int UART1_UARTIBRD __AT (0x40012024);



// -------------------------  Field Item: UART1_UARTIBRD_BAUD_DIVINT  -----------------------------
// SVD Line: 5384

//  <item> SFDITEM_FIELD__UART1_UARTIBRD_BAUD_DIVINT
//    <name> BAUD_DIVINT </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40012024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART1_UARTIBRD >> 0) & 0xFFFF), ((UART1_UARTIBRD = (UART1_UARTIBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTIBRD  ---------------------------------
// SVD Line: 5375

//  <rtree> SFDITEM_REG__UART1_UARTIBRD
//    <name> UARTIBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012024) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTIBRD >> 0) & 0xFFFFFFFF), ((UART1_UARTIBRD = (UART1_UARTIBRD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTIBRD_BAUD_DIVINT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTFBRD  -----------------------------
// SVD Line: 5392

unsigned int UART1_UARTFBRD __AT (0x40012028);



// -------------------------  Field Item: UART1_UARTFBRD_BAUD_DIVFRAC  ----------------------------
// SVD Line: 5401

//  <item> SFDITEM_FIELD__UART1_UARTFBRD_BAUD_DIVFRAC
//    <name> BAUD_DIVFRAC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40012028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTFBRD >> 0) & 0x3F), ((UART1_UARTFBRD = (UART1_UARTFBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTFBRD  ---------------------------------
// SVD Line: 5392

//  <rtree> SFDITEM_REG__UART1_UARTFBRD
//    <name> UARTFBRD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012028) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTFBRD >> 0) & 0xFFFFFFFF), ((UART1_UARTFBRD = (UART1_UARTFBRD & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTFBRD_BAUD_DIVFRAC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART1_UARTLCR_H  -----------------------------
// SVD Line: 5409

unsigned int UART1_UARTLCR_H __AT (0x4001202C);



// -----------------------------  Field Item: UART1_UARTLCR_H_BRK  --------------------------------
// SVD Line: 5418

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_BRK
//    <name> BRK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.0..0> BRK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTLCR_H_PEN  --------------------------------
// SVD Line: 5424

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.1..1> PEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTLCR_H_EPS  --------------------------------
// SVD Line: 5430

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_EPS
//    <name> EPS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.2..2> EPS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTLCR_H_STP2  --------------------------------
// SVD Line: 5436

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_STP2
//    <name> STP2 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.3..3> STP2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTLCR_H_FEN  --------------------------------
// SVD Line: 5442

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_FEN
//    <name> FEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.4..4> FEN
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTLCR_H_WLEN  --------------------------------
// SVD Line: 5448

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_WLEN
//    <name> WLEN </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4001202C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTLCR_H >> 5) & 0x3), ((UART1_UARTLCR_H = (UART1_UARTLCR_H & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTLCR_H_SPS  --------------------------------
// SVD Line: 5454

//  <item> SFDITEM_FIELD__UART1_UARTLCR_H_SPS
//    <name> SPS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001202C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTLCR_H ) </loc>
//      <o.7..7> SPS
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTLCR_H  --------------------------------
// SVD Line: 5409

//  <rtree> SFDITEM_REG__UART1_UARTLCR_H
//    <name> UARTLCR_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001202C) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTLCR_H >> 0) & 0xFFFFFFFF), ((UART1_UARTLCR_H = (UART1_UARTLCR_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_BRK </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_PEN </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_EPS </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_STP2 </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_FEN </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_WLEN </item>
//    <item> SFDITEM_FIELD__UART1_UARTLCR_H_SPS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: UART1_UARTCR  ------------------------------
// SVD Line: 5462

unsigned int UART1_UARTCR __AT (0x40012030);



// -----------------------------  Field Item: UART1_UARTCR_UARTEN  --------------------------------
// SVD Line: 5471

//  <item> SFDITEM_FIELD__UART1_UARTCR_UARTEN
//    <name> UARTEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTCR ) </loc>
//      <o.0..0> UARTEN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTCR_SIREN  ---------------------------------
// SVD Line: 5477

//  <item> SFDITEM_FIELD__UART1_UARTCR_SIREN
//    <name> SIREN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTCR ) </loc>
//      <o.1..1> SIREN
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTCR_SIRLP  ---------------------------------
// SVD Line: 5483

//  <item> SFDITEM_FIELD__UART1_UARTCR_SIRLP
//    <name> SIRLP </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTCR ) </loc>
//      <o.2..2> SIRLP
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTCR  ----------------------------------
// SVD Line: 5462

//  <rtree> SFDITEM_REG__UART1_UARTCR
//    <name> UARTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012030) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTCR >> 0) & 0xFFFFFFFF), ((UART1_UARTCR = (UART1_UARTCR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTCR_UARTEN </item>
//    <item> SFDITEM_FIELD__UART1_UARTCR_SIREN </item>
//    <item> SFDITEM_FIELD__UART1_UARTCR_SIRLP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTIFLS  -----------------------------
// SVD Line: 5491

unsigned int UART1_UARTIFLS __AT (0x40012034);



// ---------------------------  Field Item: UART1_UARTIFLS_TXIFLSEL  ------------------------------
// SVD Line: 5500

//  <item> SFDITEM_FIELD__UART1_UARTIFLS_TXIFLSEL
//    <name> TXIFLSEL </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTIFLS >> 0) & 0xFF), ((UART1_UARTIFLS = (UART1_UARTIFLS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Field Item: UART1_UARTIFLS_RXIFLSEL  ------------------------------
// SVD Line: 5506

//  <item> SFDITEM_FIELD__UART1_UARTIFLS_RXIFLSEL
//    <name> RXIFLSEL </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40012034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTIFLS >> 8) & 0xFF), ((UART1_UARTIFLS = (UART1_UARTIFLS & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTIFLS  ---------------------------------
// SVD Line: 5491

//  <rtree> SFDITEM_REG__UART1_UARTIFLS
//    <name> UARTIFLS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012034) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTIFLS >> 0) & 0xFFFFFFFF), ((UART1_UARTIFLS = (UART1_UARTIFLS & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTIFLS_TXIFLSEL </item>
//    <item> SFDITEM_FIELD__UART1_UARTIFLS_RXIFLSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTIMSC  -----------------------------
// SVD Line: 5514

unsigned int UART1_UARTIMSC __AT (0x40012038);



// ----------------------------  Field Item: UART1_UARTIMSC_RIMIM  --------------------------------
// SVD Line: 5523

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_RIMIM
//    <name> RIMIM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.0..0> RIMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTIMSC_CTSMIM  -------------------------------
// SVD Line: 5529

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_CTSMIM
//    <name> CTSMIM </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.1..1> CTSMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTIMSC_DCDMIM  -------------------------------
// SVD Line: 5535

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_DCDMIM
//    <name> DCDMIM </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.2..2> DCDMIM
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTIMSC_DSRMIM  -------------------------------
// SVD Line: 5541

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_DSRMIM
//    <name> DSRMIM </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.3..3> DSRMIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_RXIM  --------------------------------
// SVD Line: 5547

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_RXIM
//    <name> RXIM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.4..4> RXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_TXIM  --------------------------------
// SVD Line: 5553

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_TXIM
//    <name> TXIM </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.5..5> TXIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_RTIM  --------------------------------
// SVD Line: 5559

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_RTIM
//    <name> RTIM </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.6..6> RTIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_FEIM  --------------------------------
// SVD Line: 5565

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_FEIM
//    <name> FEIM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.7..7> FEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_PEIM  --------------------------------
// SVD Line: 5571

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_PEIM
//    <name> PEIM </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.8..8> PEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_BEIM  --------------------------------
// SVD Line: 5577

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_BEIM
//    <name> BEIM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.9..9> BEIM
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTIMSC_OEIM  --------------------------------
// SVD Line: 5583

//  <item> SFDITEM_FIELD__UART1_UARTIMSC_OEIM
//    <name> OEIM </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTIMSC ) </loc>
//      <o.10..10> OEIM
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTIMSC  ---------------------------------
// SVD Line: 5514

//  <rtree> SFDITEM_REG__UART1_UARTIMSC
//    <name> UARTIMSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012038) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTIMSC >> 0) & 0xFFFFFFFF), ((UART1_UARTIMSC = (UART1_UARTIMSC & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_RIMIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_CTSMIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_DCDMIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_DSRMIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_RXIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_TXIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_RTIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_FEIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_PEIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_BEIM </item>
//    <item> SFDITEM_FIELD__UART1_UARTIMSC_OEIM </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTRIS  ------------------------------
// SVD Line: 5591

unsigned int UART1_UARTRIS __AT (0x4001203C);



// ----------------------------  Field Item: UART1_UARTRIS_RIRMIS  --------------------------------
// SVD Line: 5600

//  <item> SFDITEM_FIELD__UART1_UARTRIS_RIRMIS
//    <name> RIRMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.0..0> RIRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTRIS_CTSRMIS  -------------------------------
// SVD Line: 5606

//  <item> SFDITEM_FIELD__UART1_UARTRIS_CTSRMIS
//    <name> CTSRMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.1..1> CTSRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTRIS_DCDRMIS  -------------------------------
// SVD Line: 5612

//  <item> SFDITEM_FIELD__UART1_UARTRIS_DCDRMIS
//    <name> DCDRMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.2..2> DCDRMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTRIS_DSRRMIS  -------------------------------
// SVD Line: 5618

//  <item> SFDITEM_FIELD__UART1_UARTRIS_DSRRMIS
//    <name> DSRRMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.3..3> DSRRMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_RXRIS  --------------------------------
// SVD Line: 5624

//  <item> SFDITEM_FIELD__UART1_UARTRIS_RXRIS
//    <name> RXRIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.4..4> RXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_TXRIS  --------------------------------
// SVD Line: 5630

//  <item> SFDITEM_FIELD__UART1_UARTRIS_TXRIS
//    <name> TXRIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.5..5> TXRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_RTRIS  --------------------------------
// SVD Line: 5636

//  <item> SFDITEM_FIELD__UART1_UARTRIS_RTRIS
//    <name> RTRIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.6..6> RTRIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_FERIS  --------------------------------
// SVD Line: 5642

//  <item> SFDITEM_FIELD__UART1_UARTRIS_FERIS
//    <name> FERIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.7..7> FERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_PERIS  --------------------------------
// SVD Line: 5648

//  <item> SFDITEM_FIELD__UART1_UARTRIS_PERIS
//    <name> PERIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.8..8> PERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_BERIS  --------------------------------
// SVD Line: 5654

//  <item> SFDITEM_FIELD__UART1_UARTRIS_BERIS
//    <name> BERIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.9..9> BERIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTRIS_OERIS  --------------------------------
// SVD Line: 5660

//  <item> SFDITEM_FIELD__UART1_UARTRIS_OERIS
//    <name> OERIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001203C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTRIS ) </loc>
//      <o.10..10> OERIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTRIS  ---------------------------------
// SVD Line: 5591

//  <rtree> SFDITEM_REG__UART1_UARTRIS
//    <name> UARTRIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001203C) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTRIS >> 0) & 0xFFFFFFFF), ((UART1_UARTRIS = (UART1_UARTRIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_RIRMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_CTSRMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_DCDRMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_DSRRMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_RXRIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_TXRIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_RTRIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_FERIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_PERIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_BERIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTRIS_OERIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTMIS  ------------------------------
// SVD Line: 5668

unsigned int UART1_UARTMIS __AT (0x40012040);



// ----------------------------  Field Item: UART1_UARTMIS_RIMMIS  --------------------------------
// SVD Line: 5677

//  <item> SFDITEM_FIELD__UART1_UARTMIS_RIMMIS
//    <name> RIMMIS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.0..0> RIMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTMIS_CTSMMIS  -------------------------------
// SVD Line: 5683

//  <item> SFDITEM_FIELD__UART1_UARTMIS_CTSMMIS
//    <name> CTSMMIS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.1..1> CTSMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTMIS_DCDMMIS  -------------------------------
// SVD Line: 5689

//  <item> SFDITEM_FIELD__UART1_UARTMIS_DCDMMIS
//    <name> DCDMMIS </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.2..2> DCDMMIS
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTMIS_DSRMMIS  -------------------------------
// SVD Line: 5695

//  <item> SFDITEM_FIELD__UART1_UARTMIS_DSRMMIS
//    <name> DSRMMIS </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.3..3> DSRMMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_RXMIS  --------------------------------
// SVD Line: 5701

//  <item> SFDITEM_FIELD__UART1_UARTMIS_RXMIS
//    <name> RXMIS </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.4..4> RXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_TXMIS  --------------------------------
// SVD Line: 5707

//  <item> SFDITEM_FIELD__UART1_UARTMIS_TXMIS
//    <name> TXMIS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.5..5> TXMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_RTMIS  --------------------------------
// SVD Line: 5713

//  <item> SFDITEM_FIELD__UART1_UARTMIS_RTMIS
//    <name> RTMIS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.6..6> RTMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_FEMIS  --------------------------------
// SVD Line: 5719

//  <item> SFDITEM_FIELD__UART1_UARTMIS_FEMIS
//    <name> FEMIS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.7..7> FEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_PEMIS  --------------------------------
// SVD Line: 5725

//  <item> SFDITEM_FIELD__UART1_UARTMIS_PEMIS
//    <name> PEMIS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.8..8> PEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_BEMIS  --------------------------------
// SVD Line: 5731

//  <item> SFDITEM_FIELD__UART1_UARTMIS_BEMIS
//    <name> BEMIS </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.9..9> BEMIS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTMIS_OEMIS  --------------------------------
// SVD Line: 5737

//  <item> SFDITEM_FIELD__UART1_UARTMIS_OEMIS
//    <name> OEMIS </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTMIS ) </loc>
//      <o.10..10> OEMIS
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTMIS  ---------------------------------
// SVD Line: 5668

//  <rtree> SFDITEM_REG__UART1_UARTMIS
//    <name> UARTMIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012040) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTMIS >> 0) & 0xFFFFFFFF), ((UART1_UARTMIS = (UART1_UARTMIS & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_RIMMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_CTSMMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_DCDMMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_DSRMMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_RXMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_TXMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_RTMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_FEMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_PEMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_BEMIS </item>
//    <item> SFDITEM_FIELD__UART1_UARTMIS_OEMIS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: UART1_UARTICR  ------------------------------
// SVD Line: 5745

unsigned int UART1_UARTICR __AT (0x40012044);



// -----------------------------  Field Item: UART1_UARTICR_RIMIC  --------------------------------
// SVD Line: 5754

//  <item> SFDITEM_FIELD__UART1_UARTICR_RIMIC
//    <name> RIMIC </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.0..0> RIMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTICR_CTSMIC  --------------------------------
// SVD Line: 5760

//  <item> SFDITEM_FIELD__UART1_UARTICR_CTSMIC
//    <name> CTSMIC </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.1..1> CTSMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTICR_DCDMIC  --------------------------------
// SVD Line: 5766

//  <item> SFDITEM_FIELD__UART1_UARTICR_DCDMIC
//    <name> DCDMIC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.2..2> DCDMIC
//    </check>
//  </item>
//  


// ----------------------------  Field Item: UART1_UARTICR_DSRMIC  --------------------------------
// SVD Line: 5772

//  <item> SFDITEM_FIELD__UART1_UARTICR_DSRMIC
//    <name> DSRMIC </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.3..3> DSRMIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_RXIC  ---------------------------------
// SVD Line: 5778

//  <item> SFDITEM_FIELD__UART1_UARTICR_RXIC
//    <name> RXIC </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.4..4> RXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_TXIC  ---------------------------------
// SVD Line: 5784

//  <item> SFDITEM_FIELD__UART1_UARTICR_TXIC
//    <name> TXIC </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.5..5> TXIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_RTIC  ---------------------------------
// SVD Line: 5790

//  <item> SFDITEM_FIELD__UART1_UARTICR_RTIC
//    <name> RTIC </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.6..6> RTIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_FEIC  ---------------------------------
// SVD Line: 5796

//  <item> SFDITEM_FIELD__UART1_UARTICR_FEIC
//    <name> FEIC </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.7..7> FEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_PEIC  ---------------------------------
// SVD Line: 5802

//  <item> SFDITEM_FIELD__UART1_UARTICR_PEIC
//    <name> PEIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.8..8> PEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_BEIC  ---------------------------------
// SVD Line: 5808

//  <item> SFDITEM_FIELD__UART1_UARTICR_BEIC
//    <name> BEIC </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.9..9> BEIC
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_UARTICR_OEIC  ---------------------------------
// SVD Line: 5814

//  <item> SFDITEM_FIELD__UART1_UARTICR_OEIC
//    <name> OEIC </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40012044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTICR ) </loc>
//      <o.10..10> OEIC
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: UART1_UARTICR  ---------------------------------
// SVD Line: 5745

//  <rtree> SFDITEM_REG__UART1_UARTICR
//    <name> UARTICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012044) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTICR >> 0) & 0xFFFFFFFF), ((UART1_UARTICR = (UART1_UARTICR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTICR_RIMIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_CTSMIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_DCDMIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_DSRMIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_RXIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_TXIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_RTIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_FEIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_PEIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_BEIC </item>
//    <item> SFDITEM_FIELD__UART1_UARTICR_OEIC </item>
//  </rtree>
//  


// -------------------------  Register Item Address: UART1_UARTDMACR  -----------------------------
// SVD Line: 5822

unsigned int UART1_UARTDMACR __AT (0x40012048);



// ---------------------------  Field Item: UART1_UARTDMACR_RXDMAE  -------------------------------
// SVD Line: 5831

//  <item> SFDITEM_FIELD__UART1_UARTDMACR_RXDMAE
//    <name> RXDMAE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40012048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDMACR ) </loc>
//      <o.0..0> RXDMAE
//    </check>
//  </item>
//  


// ---------------------------  Field Item: UART1_UARTDMACR_TXDMAE  -------------------------------
// SVD Line: 5837

//  <item> SFDITEM_FIELD__UART1_UARTDMACR_TXDMAE
//    <name> TXDMAE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40012048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDMACR ) </loc>
//      <o.1..1> TXDMAE
//    </check>
//  </item>
//  


// --------------------------  Field Item: UART1_UARTDMACR_DMAONERR  ------------------------------
// SVD Line: 5843

//  <item> SFDITEM_FIELD__UART1_UARTDMACR_DMAONERR
//    <name> DMAONERR </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40012048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_UARTDMACR ) </loc>
//      <o.2..2> DMAONERR
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: UART1_UARTDMACR  --------------------------------
// SVD Line: 5822

//  <rtree> SFDITEM_REG__UART1_UARTDMACR
//    <name> UARTDMACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012048) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTDMACR >> 0) & 0xFFFFFFFF), ((UART1_UARTDMACR = (UART1_UARTDMACR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTDMACR_RXDMAE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDMACR_TXDMAE </item>
//    <item> SFDITEM_FIELD__UART1_UARTDMACR_DMAONERR </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID0  ---------------------------
// SVD Line: 5851

unsigned int UART1_UARTPeriphID0 __AT (0x40012FE0);



// -----------------------  Field Item: UART1_UARTPeriphID0_PartNumber0  --------------------------
// SVD Line: 5860

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID0_PartNumber0
//    <name> PartNumber0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FE0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID0 >> 0) & 0xFF), ((UART1_UARTPeriphID0 = (UART1_UARTPeriphID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID0  ------------------------------
// SVD Line: 5851

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID0
//    <name> UARTPeriphID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE0) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID0 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID0 = (UART1_UARTPeriphID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID0_PartNumber0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID1  ---------------------------
// SVD Line: 5868

unsigned int UART1_UARTPeriphID1 __AT (0x40012FE4);



// -----------------------  Field Item: UART1_UARTPeriphID1_PartNumber1  --------------------------
// SVD Line: 5877

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID1_PartNumber1
//    <name> PartNumber1 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40012FE4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID1 >> 0) & 0xF), ((UART1_UARTPeriphID1 = (UART1_UARTPeriphID1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: UART1_UARTPeriphID1_Designer0  ---------------------------
// SVD Line: 5883

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID1_Designer0
//    <name> Designer0 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40012FE4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID1 >> 4) & 0xF), ((UART1_UARTPeriphID1 = (UART1_UARTPeriphID1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID1  ------------------------------
// SVD Line: 5868

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID1
//    <name> UARTPeriphID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE4) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID1 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID1 = (UART1_UARTPeriphID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID1_PartNumber1 </item>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID1_Designer0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID2  ---------------------------
// SVD Line: 5891

unsigned int UART1_UARTPeriphID2 __AT (0x40012FE8);



// ------------------------  Field Item: UART1_UARTPeriphID2_Designer1  ---------------------------
// SVD Line: 5900

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID2_Designer1
//    <name> Designer1 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40012FE8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID2 >> 0) & 0xF), ((UART1_UARTPeriphID2 = (UART1_UARTPeriphID2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: UART1_UARTPeriphID2_Revision  ----------------------------
// SVD Line: 5906

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID2_Revision
//    <name> Revision </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40012FE8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID2 >> 4) & 0xF), ((UART1_UARTPeriphID2 = (UART1_UARTPeriphID2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID2  ------------------------------
// SVD Line: 5891

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID2
//    <name> UARTPeriphID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FE8) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID2 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID2 = (UART1_UARTPeriphID2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID2_Designer1 </item>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID2_Revision </item>
//  </rtree>
//  


// -----------------------  Register Item Address: UART1_UARTPeriphID3  ---------------------------
// SVD Line: 5914

unsigned int UART1_UARTPeriphID3 __AT (0x40012FEC);



// ----------------------  Field Item: UART1_UARTPeriphID3_Configuration  -------------------------
// SVD Line: 5923

//  <item> SFDITEM_FIELD__UART1_UARTPeriphID3_Configuration
//    <name> Configuration </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FEC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPeriphID3 >> 0) & 0xFF), ((UART1_UARTPeriphID3 = (UART1_UARTPeriphID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPeriphID3  ------------------------------
// SVD Line: 5914

//  <rtree> SFDITEM_REG__UART1_UARTPeriphID3
//    <name> UARTPeriphID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FEC) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPeriphID3 >> 0) & 0xFFFFFFFF), ((UART1_UARTPeriphID3 = (UART1_UARTPeriphID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPeriphID3_Configuration </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellID0  ---------------------------
// SVD Line: 5931

unsigned int UART1_UARTPCellID0 __AT (0x40012FF0);



// -----------------------  Field Item: UART1_UARTPCellID0_UARTPCellID0  --------------------------
// SVD Line: 5940

//  <item> SFDITEM_FIELD__UART1_UARTPCellID0_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FF0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPCellID0 >> 0) & 0xFF), ((UART1_UARTPCellID0 = (UART1_UARTPCellID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPCellID0  -------------------------------
// SVD Line: 5931

//  <rtree> SFDITEM_REG__UART1_UARTPCellID0
//    <name> UARTPCellID0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF0) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellID0 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID0 = (UART1_UARTPCellID0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellID0_UARTPCellID0 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellID1  ---------------------------
// SVD Line: 5948

unsigned int UART1_UARTPCellID1 __AT (0x40012FF4);



// -----------------------  Field Item: UART1_UARTPCellID1_UARTPCellID1  --------------------------
// SVD Line: 5957

//  <item> SFDITEM_FIELD__UART1_UARTPCellID1_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FF4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPCellID1 >> 0) & 0xFF), ((UART1_UARTPCellID1 = (UART1_UARTPCellID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPCellID1  -------------------------------
// SVD Line: 5948

//  <rtree> SFDITEM_REG__UART1_UARTPCellID1
//    <name> UARTPCellID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF4) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellID1 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID1 = (UART1_UARTPCellID1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellID1_UARTPCellID1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellD2  ----------------------------
// SVD Line: 5965

unsigned int UART1_UARTPCellD2 __AT (0x40012FF8);



// -----------------------  Field Item: UART1_UARTPCellD2_UARTPCellID2  ---------------------------
// SVD Line: 5974

//  <item> SFDITEM_FIELD__UART1_UARTPCellD2_UARTPCellID2
//    <name> UARTPCellID2 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FF8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPCellD2 >> 0) & 0xFF), ((UART1_UARTPCellD2 = (UART1_UARTPCellD2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: UART1_UARTPCellD2  -------------------------------
// SVD Line: 5965

//  <rtree> SFDITEM_REG__UART1_UARTPCellD2
//    <name> UARTPCellD2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FF8) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellD2 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellD2 = (UART1_UARTPCellD2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellD2_UARTPCellID2 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: UART1_UARTPCellID3  ---------------------------
// SVD Line: 5982

unsigned int UART1_UARTPCellID3 __AT (0x40012FFC);



// -----------------------  Field Item: UART1_UARTPCellID3_UARTPCellID3  --------------------------
// SVD Line: 5991

//  <item> SFDITEM_FIELD__UART1_UARTPCellID3_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40012FFC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_UARTPCellID3 >> 0) & 0xFF), ((UART1_UARTPCellID3 = (UART1_UARTPCellID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: UART1_UARTPCellID3  -------------------------------
// SVD Line: 5982

//  <rtree> SFDITEM_REG__UART1_UARTPCellID3
//    <name> UARTPCellID3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40012FFC) reg description: </i>
//    <loc> ( (unsigned int)((UART1_UARTPCellID3 >> 0) & 0xFFFFFFFF), ((UART1_UARTPCellID3 = (UART1_UARTPCellID3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_UARTPCellID3_UARTPCellID3 </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART1  -------------------------------------
// SVD Line: 5206

//  <view> UART1
//    <name> UART1 </name>
//    <item> SFDITEM_REG__UART1_UARTDR </item>
//    <item> SFDITEM_REG__UART1_UARTRSR_UARTECR </item>
//    <item> SFDITEM_REG__UART1_UARTFR </item>
//    <item> SFDITEM_REG__UART1_UARTILPR </item>
//    <item> SFDITEM_REG__UART1_UARTIBRD </item>
//    <item> SFDITEM_REG__UART1_UARTFBRD </item>
//    <item> SFDITEM_REG__UART1_UARTLCR_H </item>
//    <item> SFDITEM_REG__UART1_UARTCR </item>
//    <item> SFDITEM_REG__UART1_UARTIFLS </item>
//    <item> SFDITEM_REG__UART1_UARTIMSC </item>
//    <item> SFDITEM_REG__UART1_UARTRIS </item>
//    <item> SFDITEM_REG__UART1_UARTMIS </item>
//    <item> SFDITEM_REG__UART1_UARTICR </item>
//    <item> SFDITEM_REG__UART1_UARTDMACR </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID0 </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID1 </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID2 </item>
//    <item> SFDITEM_REG__UART1_UARTPeriphID3 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellID0 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellID1 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellD2 </item>
//    <item> SFDITEM_REG__UART1_UARTPCellID3 </item>
//  </view>
//  


// ----------------------------  Register Item Address: I2C_IdRev  --------------------------------
// SVD Line: 6012

unsigned int I2C_IdRev __AT (0x40013000);



// -----------------------------  Field Item: I2C_IdRev_RevMinor  ---------------------------------
// SVD Line: 6021

//  <item> SFDITEM_FIELD__I2C_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40013000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_IdRev >> 0) & 0xF), ((I2C_IdRev = (I2C_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C_IdRev_RevMajor  ---------------------------------
// SVD Line: 6027

//  <item> SFDITEM_FIELD__I2C_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40013000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_IdRev >> 4) & 0xF), ((I2C_IdRev = (I2C_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C_IdRev_ID  ------------------------------------
// SVD Line: 6033

//  <item> SFDITEM_FIELD__I2C_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40013000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((I2C_IdRev >> 8) & 0xFFFFFF), ((I2C_IdRev = (I2C_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_IdRev  -----------------------------------
// SVD Line: 6012

//  <rtree> SFDITEM_REG__I2C_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013000) reg description: </i>
//    <loc> ( (unsigned int)((I2C_IdRev >> 0) & 0xFFFFFFFF), ((I2C_IdRev = (I2C_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__I2C_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__I2C_IdRev_ID </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Cfg  ---------------------------------
// SVD Line: 6041

unsigned int I2C_Cfg __AT (0x40013010);



// ------------------------------  Field Item: I2C_Cfg_FIFOSize  ----------------------------------
// SVD Line: 6050

//  <item> SFDITEM_FIELD__I2C_Cfg_FIFOSize
//    <name> FIFOSize </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40013010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_Cfg >> 0) & 0x3), ((I2C_Cfg = (I2C_Cfg & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C_Cfg  ------------------------------------
// SVD Line: 6041

//  <rtree> SFDITEM_REG__I2C_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013010) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Cfg >> 0) & 0xFFFFFFFF), ((I2C_Cfg = (I2C_Cfg & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Cfg_FIFOSize </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C_IntEn  --------------------------------
// SVD Line: 6058

unsigned int I2C_IntEn __AT (0x40013014);



// -----------------------------  Field Item: I2C_IntEn_FIFOEmpty  --------------------------------
// SVD Line: 6067

//  <item> SFDITEM_FIELD__I2C_IntEn_FIFOEmpty
//    <name> FIFOEmpty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.0..0> FIFOEmpty
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_IntEn_FIFOFull  ---------------------------------
// SVD Line: 6073

//  <item> SFDITEM_FIELD__I2C_IntEn_FIFOFull
//    <name> FIFOFull </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.1..1> FIFOFull
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_IntEn_FIFOHalf  ---------------------------------
// SVD Line: 6079

//  <item> SFDITEM_FIELD__I2C_IntEn_FIFOHalf
//    <name> FIFOHalf </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.2..2> FIFOHalf
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C_IntEn_AddrHit  ---------------------------------
// SVD Line: 6085

//  <item> SFDITEM_FIELD__I2C_IntEn_AddrHit
//    <name> AddrHit </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.3..3> AddrHit
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C_IntEn_ArbLose  ---------------------------------
// SVD Line: 6091

//  <item> SFDITEM_FIELD__I2C_IntEn_ArbLose
//    <name> ArbLose </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.4..4> ArbLose
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C_IntEn_Stop  -----------------------------------
// SVD Line: 6097

//  <item> SFDITEM_FIELD__I2C_IntEn_Stop
//    <name> Stop </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.5..5> Stop
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C_IntEn_Start  ----------------------------------
// SVD Line: 6103

//  <item> SFDITEM_FIELD__I2C_IntEn_Start
//    <name> Start </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.6..6> Start
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_IntEn_ByteTrans  --------------------------------
// SVD Line: 6109

//  <item> SFDITEM_FIELD__I2C_IntEn_ByteTrans
//    <name> ByteTrans </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.7..7> ByteTrans
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_IntEn_ByteRecv  ---------------------------------
// SVD Line: 6115

//  <item> SFDITEM_FIELD__I2C_IntEn_ByteRecv
//    <name> ByteRecv </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.8..8> ByteRecv
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C_IntEn_Cmpl  -----------------------------------
// SVD Line: 6121

//  <item> SFDITEM_FIELD__I2C_IntEn_Cmpl
//    <name> Cmpl </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_IntEn ) </loc>
//      <o.9..9> Cmpl
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C_IntEn  -----------------------------------
// SVD Line: 6058

//  <rtree> SFDITEM_REG__I2C_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013014) reg description: </i>
//    <loc> ( (unsigned int)((I2C_IntEn >> 0) & 0xFFFFFFFF), ((I2C_IntEn = (I2C_IntEn & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_IntEn_FIFOEmpty </item>
//    <item> SFDITEM_FIELD__I2C_IntEn_FIFOFull </item>
//    <item> SFDITEM_FIELD__I2C_IntEn_FIFOHalf </item>
//    <item> SFDITEM_FIELD__I2C_IntEn_AddrHit </item>
//    <item> SFDITEM_FIELD__I2C_IntEn_ArbLose </item>
//    <item> SFDITEM_FIELD__I2C_IntEn_Stop </item>
//    <item> SFDITEM_FIELD__I2C_IntEn_Start </item>
//    <item> SFDITEM_FIELD__I2C_IntEn_ByteTrans </item>
//    <item> SFDITEM_FIELD__I2C_IntEn_ByteRecv </item>
//    <item> SFDITEM_FIELD__I2C_IntEn_Cmpl </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C_Status  -------------------------------
// SVD Line: 6129

unsigned int I2C_Status __AT (0x40013018);



// ---------------------------  Field Item: I2C_Status_FIFOEmptySt  -------------------------------
// SVD Line: 6138

//  <item> SFDITEM_FIELD__I2C_Status_FIFOEmptySt
//    <name> FIFOEmptySt </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.0..0> FIFOEmptySt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C_Status_FIFOFullSt  -------------------------------
// SVD Line: 6144

//  <item> SFDITEM_FIELD__I2C_Status_FIFOFullSt
//    <name> FIFOFullSt </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.1..1> FIFOFullSt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C_Status_FIFOHalfSt  -------------------------------
// SVD Line: 6150

//  <item> SFDITEM_FIELD__I2C_Status_FIFOHalfSt
//    <name> FIFOHalfSt </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.2..2> FIFOHalfSt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C_Status_AddrHitSt  --------------------------------
// SVD Line: 6156

//  <item> SFDITEM_FIELD__I2C_Status_AddrHitSt
//    <name> AddrHitSt </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.3..3> AddrHitSt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C_Status_ArbLoseSt  --------------------------------
// SVD Line: 6162

//  <item> SFDITEM_FIELD__I2C_Status_ArbLoseSt
//    <name> ArbLoseSt </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.4..4> ArbLoseSt
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C_Status_StopSt  ---------------------------------
// SVD Line: 6168

//  <item> SFDITEM_FIELD__I2C_Status_StopSt
//    <name> StopSt </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.5..5> StopSt
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_Status_StartSt  ---------------------------------
// SVD Line: 6174

//  <item> SFDITEM_FIELD__I2C_Status_StartSt
//    <name> StartSt </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.6..6> StartSt
//    </check>
//  </item>
//  


// ---------------------------  Field Item: I2C_Status_ByteTransSt  -------------------------------
// SVD Line: 6180

//  <item> SFDITEM_FIELD__I2C_Status_ByteTransSt
//    <name> ByteTransSt </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.7..7> ByteTransSt
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C_Status_ByteRecvSt  -------------------------------
// SVD Line: 6186

//  <item> SFDITEM_FIELD__I2C_Status_ByteRecvSt
//    <name> ByteRecvSt </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.8..8> ByteRecvSt
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C_Status_CmplSt  ---------------------------------
// SVD Line: 6192

//  <item> SFDITEM_FIELD__I2C_Status_CmplSt
//    <name> CmplSt </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.9..9> CmplSt
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C_Status_ACK  -----------------------------------
// SVD Line: 6198

//  <item> SFDITEM_FIELD__I2C_Status_ACK
//    <name> ACK </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.10..10> ACK
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_Status_BusBusy  ---------------------------------
// SVD Line: 6204

//  <item> SFDITEM_FIELD__I2C_Status_BusBusy
//    <name> BusBusy </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.11..11> BusBusy
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_Status_GenCall  ---------------------------------
// SVD Line: 6210

//  <item> SFDITEM_FIELD__I2C_Status_GenCall
//    <name> GenCall </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.12..12> GenCall
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_Status_LineSCL  ---------------------------------
// SVD Line: 6216

//  <item> SFDITEM_FIELD__I2C_Status_LineSCL
//    <name> LineSCL </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.13..13> LineSCL
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_Status_LineSDA  ---------------------------------
// SVD Line: 6222

//  <item> SFDITEM_FIELD__I2C_Status_LineSDA
//    <name> LineSDA </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40013018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Status ) </loc>
//      <o.14..14> LineSDA
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: I2C_Status  -----------------------------------
// SVD Line: 6129

//  <rtree> SFDITEM_REG__I2C_Status
//    <name> Status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013018) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Status >> 0) & 0xFFFFFFFF), ((I2C_Status = (I2C_Status & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Status_FIFOEmptySt </item>
//    <item> SFDITEM_FIELD__I2C_Status_FIFOFullSt </item>
//    <item> SFDITEM_FIELD__I2C_Status_FIFOHalfSt </item>
//    <item> SFDITEM_FIELD__I2C_Status_AddrHitSt </item>
//    <item> SFDITEM_FIELD__I2C_Status_ArbLoseSt </item>
//    <item> SFDITEM_FIELD__I2C_Status_StopSt </item>
//    <item> SFDITEM_FIELD__I2C_Status_StartSt </item>
//    <item> SFDITEM_FIELD__I2C_Status_ByteTransSt </item>
//    <item> SFDITEM_FIELD__I2C_Status_ByteRecvSt </item>
//    <item> SFDITEM_FIELD__I2C_Status_CmplSt </item>
//    <item> SFDITEM_FIELD__I2C_Status_ACK </item>
//    <item> SFDITEM_FIELD__I2C_Status_BusBusy </item>
//    <item> SFDITEM_FIELD__I2C_Status_GenCall </item>
//    <item> SFDITEM_FIELD__I2C_Status_LineSCL </item>
//    <item> SFDITEM_FIELD__I2C_Status_LineSDA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Addr  --------------------------------
// SVD Line: 6230

unsigned int I2C_Addr __AT (0x4001301C);



// --------------------------------  Field Item: I2C_Addr_Addr  -----------------------------------
// SVD Line: 6239

//  <item> SFDITEM_FIELD__I2C_Addr_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4001301C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C_Addr >> 0) & 0x3FF), ((I2C_Addr = (I2C_Addr & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_Addr  ------------------------------------
// SVD Line: 6230

//  <rtree> SFDITEM_REG__I2C_Addr
//    <name> Addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001301C) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Addr >> 0) & 0xFFFFFFFF), ((I2C_Addr = (I2C_Addr & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Addr_Addr </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Data  --------------------------------
// SVD Line: 6247

unsigned int I2C_Data __AT (0x40013020);



// --------------------------------  Field Item: I2C_Data_Data  -----------------------------------
// SVD Line: 6256

//  <item> SFDITEM_FIELD__I2C_Data_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40013020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_Data >> 0) & 0xFF), ((I2C_Data = (I2C_Data & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C_Data  ------------------------------------
// SVD Line: 6247

//  <rtree> SFDITEM_REG__I2C_Data
//    <name> Data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013020) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Data >> 0) & 0xFFFFFFFF), ((I2C_Data = (I2C_Data & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Data_Data </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Ctrl  --------------------------------
// SVD Line: 6264

unsigned int I2C_Ctrl __AT (0x40013024);



// ------------------------------  Field Item: I2C_Ctrl_DataCnt  ----------------------------------
// SVD Line: 6273

//  <item> SFDITEM_FIELD__I2C_Ctrl_DataCnt
//    <name> DataCnt </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40013024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_Ctrl >> 0) & 0xFF), ((I2C_Ctrl = (I2C_Ctrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: I2C_Ctrl_Dir  ------------------------------------
// SVD Line: 6279

//  <item> SFDITEM_FIELD__I2C_Ctrl_Dir
//    <name> Dir </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Ctrl ) </loc>
//      <o.8..8> Dir
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_Ctrl_Phase_stop  --------------------------------
// SVD Line: 6285

//  <item> SFDITEM_FIELD__I2C_Ctrl_Phase_stop
//    <name> Phase_stop </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Ctrl ) </loc>
//      <o.9..9> Phase_stop
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_Ctrl_Phase_data  --------------------------------
// SVD Line: 6291

//  <item> SFDITEM_FIELD__I2C_Ctrl_Phase_data
//    <name> Phase_data </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Ctrl ) </loc>
//      <o.10..10> Phase_data
//    </check>
//  </item>
//  


// -----------------------------  Field Item: I2C_Ctrl_Phase_addr  --------------------------------
// SVD Line: 6297

//  <item> SFDITEM_FIELD__I2C_Ctrl_Phase_addr
//    <name> Phase_addr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Ctrl ) </loc>
//      <o.11..11> Phase_addr
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C_Ctrl_Phase_start  --------------------------------
// SVD Line: 6303

//  <item> SFDITEM_FIELD__I2C_Ctrl_Phase_start
//    <name> Phase_start </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40013024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Ctrl ) </loc>
//      <o.12..12> Phase_start
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C_Ctrl  ------------------------------------
// SVD Line: 6264

//  <rtree> SFDITEM_REG__I2C_Ctrl
//    <name> Ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013024) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Ctrl >> 0) & 0xFFFFFFFF), ((I2C_Ctrl = (I2C_Ctrl & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Ctrl_DataCnt </item>
//    <item> SFDITEM_FIELD__I2C_Ctrl_Dir </item>
//    <item> SFDITEM_FIELD__I2C_Ctrl_Phase_stop </item>
//    <item> SFDITEM_FIELD__I2C_Ctrl_Phase_data </item>
//    <item> SFDITEM_FIELD__I2C_Ctrl_Phase_addr </item>
//    <item> SFDITEM_FIELD__I2C_Ctrl_Phase_start </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_Cmd  ---------------------------------
// SVD Line: 6311

unsigned int I2C_Cmd __AT (0x40013028);



// ---------------------------------  Field Item: I2C_Cmd_CMD  ------------------------------------
// SVD Line: 6320

//  <item> SFDITEM_FIELD__I2C_Cmd_CMD
//    <name> CMD </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40013028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_Cmd >> 0) & 0x7), ((I2C_Cmd = (I2C_Cmd & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C_Cmd  ------------------------------------
// SVD Line: 6311

//  <rtree> SFDITEM_REG__I2C_Cmd
//    <name> Cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013028) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Cmd >> 0) & 0xFFFFFFFF), ((I2C_Cmd = (I2C_Cmd & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Cmd_CMD </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C_Setup  --------------------------------
// SVD Line: 6328

unsigned int I2C_Setup __AT (0x4001302C);



// -------------------------------  Field Item: I2C_Setup_IICEn  ----------------------------------
// SVD Line: 6337

//  <item> SFDITEM_FIELD__I2C_Setup_IICEn
//    <name> IICEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Setup ) </loc>
//      <o.0..0> IICEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: I2C_Setup_Addressing  --------------------------------
// SVD Line: 6343

//  <item> SFDITEM_FIELD__I2C_Setup_Addressing
//    <name> Addressing </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Setup ) </loc>
//      <o.1..1> Addressing
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C_Setup_Master  ----------------------------------
// SVD Line: 6349

//  <item> SFDITEM_FIELD__I2C_Setup_Master
//    <name> Master </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Setup ) </loc>
//      <o.2..2> Master
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C_Setup_DMAEn  ----------------------------------
// SVD Line: 6355

//  <item> SFDITEM_FIELD__I2C_Setup_DMAEn
//    <name> DMAEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Setup ) </loc>
//      <o.3..3> DMAEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C_Setup_T_SCLHi  ---------------------------------
// SVD Line: 6361

//  <item> SFDITEM_FIELD__I2C_Setup_T_SCLHi
//    <name> T_SCLHi </name>
//    <rw> 
//    <i> [Bits 12..4] RW (@ 0x4001302C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C_Setup >> 4) & 0x1FF), ((I2C_Setup = (I2C_Setup & ~(0x1FFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: I2C_Setup_T_SCLRatio  --------------------------------
// SVD Line: 6367

//  <item> SFDITEM_FIELD__I2C_Setup_T_SCLRatio
//    <name> T_SCLRatio </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001302C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) I2C_Setup ) </loc>
//      <o.13..13> T_SCLRatio
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C_Setup  -----------------------------------
// SVD Line: 6328

//  <rtree> SFDITEM_REG__I2C_Setup
//    <name> Setup </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001302C) reg description: </i>
//    <loc> ( (unsigned int)((I2C_Setup >> 0) & 0xFFFFFFFF), ((I2C_Setup = (I2C_Setup & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_Setup_IICEn </item>
//    <item> SFDITEM_FIELD__I2C_Setup_Addressing </item>
//    <item> SFDITEM_FIELD__I2C_Setup_Master </item>
//    <item> SFDITEM_FIELD__I2C_Setup_DMAEn </item>
//    <item> SFDITEM_FIELD__I2C_Setup_T_SCLHi </item>
//    <item> SFDITEM_FIELD__I2C_Setup_T_SCLRatio </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C_TPM  ---------------------------------
// SVD Line: 6375

unsigned int I2C_TPM __AT (0x40013030);



// ---------------------------------  Field Item: I2C_TPM_TPM  ------------------------------------
// SVD Line: 6384

//  <item> SFDITEM_FIELD__I2C_TPM_TPM
//    <name> TPM </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40013030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C_TPM >> 0) & 0x1F), ((I2C_TPM = (I2C_TPM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C_TPM  ------------------------------------
// SVD Line: 6375

//  <rtree> SFDITEM_REG__I2C_TPM
//    <name> TPM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40013030) reg description: </i>
//    <loc> ( (unsigned int)((I2C_TPM >> 0) & 0xFFFFFFFF), ((I2C_TPM = (I2C_TPM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C_TPM_TPM </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C  --------------------------------------
// SVD Line: 6001

//  <view> I2C
//    <name> I2C </name>
//    <item> SFDITEM_REG__I2C_IdRev </item>
//    <item> SFDITEM_REG__I2C_Cfg </item>
//    <item> SFDITEM_REG__I2C_IntEn </item>
//    <item> SFDITEM_REG__I2C_Status </item>
//    <item> SFDITEM_REG__I2C_Addr </item>
//    <item> SFDITEM_REG__I2C_Data </item>
//    <item> SFDITEM_REG__I2C_Ctrl </item>
//    <item> SFDITEM_REG__I2C_Cmd </item>
//    <item> SFDITEM_REG__I2C_Setup </item>
//    <item> SFDITEM_REG__I2C_TPM </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIO0_IdRev  -------------------------------
// SVD Line: 6405

unsigned int GPIO0_IdRev __AT (0x40015000);



// ----------------------------  Field Item: GPIO0_IdRev_RevMinor  --------------------------------
// SVD Line: 6414

//  <item> SFDITEM_FIELD__GPIO0_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40015000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IdRev >> 0) & 0xF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIO0_IdRev_RevMajor  --------------------------------
// SVD Line: 6420

//  <item> SFDITEM_FIELD__GPIO0_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40015000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IdRev >> 4) & 0xF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO0_IdRev_ID  -----------------------------------
// SVD Line: 6426

//  <item> SFDITEM_FIELD__GPIO0_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40015000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IdRev >> 8) & 0xFFFFFF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO0_IdRev  ----------------------------------
// SVD Line: 6405

//  <rtree> SFDITEM_REG__GPIO0_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015000) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IdRev >> 0) & 0xFFFFFFFF), ((GPIO0_IdRev = (GPIO0_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__GPIO0_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__GPIO0_IdRev_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_Cfg  --------------------------------
// SVD Line: 6434

unsigned int GPIO0_Cfg __AT (0x40015010);



// ----------------------------  Field Item: GPIO0_Cfg_ChannelNum  --------------------------------
// SVD Line: 6443

//  <item> SFDITEM_FIELD__GPIO0_Cfg_ChannelNum
//    <name> ChannelNum </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40015010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_Cfg >> 0) & 0x3F), ((GPIO0_Cfg = (GPIO0_Cfg & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO0_Cfg  -----------------------------------
// SVD Line: 6434

//  <rtree> SFDITEM_REG__GPIO0_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015010) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_Cfg >> 0) & 0xFFFFFFFF), ((GPIO0_Cfg = (GPIO0_Cfg & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_Cfg_ChannelNum </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO0_DataIn  ------------------------------
// SVD Line: 6451

unsigned int GPIO0_DataIn __AT (0x40015020);



// -----------------------------  Field Item: GPIO0_DataIn_DataIn  --------------------------------
// SVD Line: 6460

//  <item> SFDITEM_FIELD__GPIO0_DataIn_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DataIn >> 0) & 0x1FFFFF), ((GPIO0_DataIn = (GPIO0_DataIn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_DataIn  ----------------------------------
// SVD Line: 6451

//  <rtree> SFDITEM_REG__GPIO0_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015020) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DataIn >> 0) & 0xFFFFFFFF), ((GPIO0_DataIn = (GPIO0_DataIn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DataIn_DataIn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO0_DataOut  ------------------------------
// SVD Line: 6468

unsigned int GPIO0_DataOut __AT (0x40015024);



// ----------------------------  Field Item: GPIO0_DataOut_DataOut  -------------------------------
// SVD Line: 6477

//  <item> SFDITEM_FIELD__GPIO0_DataOut_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DataOut >> 0) & 0x1FFFFF), ((GPIO0_DataOut = (GPIO0_DataOut & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_DataOut  ---------------------------------
// SVD Line: 6468

//  <rtree> SFDITEM_REG__GPIO0_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015024) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DataOut >> 0) & 0xFFFFFFFF), ((GPIO0_DataOut = (GPIO0_DataOut & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DataOut_DataOut </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_ChannelDir  ----------------------------
// SVD Line: 6485

unsigned int GPIO0_ChannelDir __AT (0x40015028);



// -------------------------  Field Item: GPIO0_ChannelDir_ChannelDir  ----------------------------
// SVD Line: 6494

//  <item> SFDITEM_FIELD__GPIO0_ChannelDir_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_ChannelDir >> 0) & 0x1FFFFF), ((GPIO0_ChannelDir = (GPIO0_ChannelDir & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO0_ChannelDir  --------------------------------
// SVD Line: 6485

//  <rtree> SFDITEM_REG__GPIO0_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015028) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_ChannelDir >> 0) & 0xFFFFFFFF), ((GPIO0_ChannelDir = (GPIO0_ChannelDir & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_ChannelDir_ChannelDir </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_DoutClear  -----------------------------
// SVD Line: 6502

unsigned int GPIO0_DoutClear __AT (0x4001502C);



// --------------------------  Field Item: GPIO0_DoutClear_DoutClear  -----------------------------
// SVD Line: 6511

//  <item> SFDITEM_FIELD__GPIO0_DoutClear_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x4001502C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DoutClear >> 0) & 0x1FFFFF), ((GPIO0_DoutClear = (GPIO0_DoutClear & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_DoutClear  --------------------------------
// SVD Line: 6502

//  <rtree> SFDITEM_REG__GPIO0_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001502C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DoutClear >> 0) & 0xFFFFFFFF), ((GPIO0_DoutClear = (GPIO0_DoutClear & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DoutClear_DoutClear </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO0_DoutSet  ------------------------------
// SVD Line: 6519

unsigned int GPIO0_DoutSet __AT (0x40015030);



// ----------------------------  Field Item: GPIO0_DoutSet_DoutSet  -------------------------------
// SVD Line: 6528

//  <item> SFDITEM_FIELD__GPIO0_DoutSet_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DoutSet >> 0) & 0x1FFFFF), ((GPIO0_DoutSet = (GPIO0_DoutSet & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_DoutSet  ---------------------------------
// SVD Line: 6519

//  <rtree> SFDITEM_REG__GPIO0_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015030) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DoutSet >> 0) & 0xFFFFFFFF), ((GPIO0_DoutSet = (GPIO0_DoutSet & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DoutSet_DoutSet </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO0_IOIE  -------------------------------
// SVD Line: 6536

unsigned int GPIO0_IOIE __AT (0x40015034);



// ---------------------------  Field Item: GPIO0_IOIE_gpio_ie_reg  -------------------------------
// SVD Line: 6545

//  <item> SFDITEM_FIELD__GPIO0_IOIE_gpio_ie_reg
//    <name> gpio_ie_reg </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IOIE >> 0) & 0x1FFFFF), ((GPIO0_IOIE = (GPIO0_IOIE & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO0_IOIE  -----------------------------------
// SVD Line: 6536

//  <rtree> SFDITEM_REG__GPIO0_IOIE
//    <name> IOIE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015034) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IOIE >> 0) & 0xFFFFFFFF), ((GPIO0_IOIE = (GPIO0_IOIE & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IOIE_gpio_ie_reg </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO0_IntrEn  ------------------------------
// SVD Line: 6553

unsigned int GPIO0_IntrEn __AT (0x40015050);



// -----------------------------  Field Item: GPIO0_IntrEn_IntEn  ---------------------------------
// SVD Line: 6562

//  <item> SFDITEM_FIELD__GPIO0_IntrEn_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IntrEn >> 0) & 0x1FFFFF), ((GPIO0_IntrEn = (GPIO0_IntrEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO0_IntrEn  ----------------------------------
// SVD Line: 6553

//  <rtree> SFDITEM_REG__GPIO0_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015050) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrEn >> 0) & 0xFFFFFFFF), ((GPIO0_IntrEn = (GPIO0_IntrEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrEn_IntEn </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrMode0  -----------------------------
// SVD Line: 6570

unsigned int GPIO0_IntrMode0 __AT (0x40015054);



// --------------------------  Field Item: GPIO0_IntrMode0_Ch0IntrM  ------------------------------
// SVD Line: 6579

//  <item> SFDITEM_FIELD__GPIO0_IntrMode0_Ch0IntrM
//    <name> Ch0IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40015054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IntrMode0 >> 0) & 0x7), ((GPIO0_IntrMode0 = (GPIO0_IntrMode0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_IntrMode0  --------------------------------
// SVD Line: 6570

//  <rtree> SFDITEM_REG__GPIO0_IntrMode0
//    <name> IntrMode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015054) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrMode0 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode0 = (GPIO0_IntrMode0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrMode0_Ch0IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrMode1  -----------------------------
// SVD Line: 6587

unsigned int GPIO0_IntrMode1 __AT (0x40015058);



// --------------------------  Field Item: GPIO0_IntrMode1_Ch8IntrM  ------------------------------
// SVD Line: 6596

//  <item> SFDITEM_FIELD__GPIO0_IntrMode1_Ch8IntrM
//    <name> Ch8IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40015058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IntrMode1 >> 0) & 0x7), ((GPIO0_IntrMode1 = (GPIO0_IntrMode1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_IntrMode1  --------------------------------
// SVD Line: 6587

//  <rtree> SFDITEM_REG__GPIO0_IntrMode1
//    <name> IntrMode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015058) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrMode1 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode1 = (GPIO0_IntrMode1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrMode1_Ch8IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrMode2  -----------------------------
// SVD Line: 6604

unsigned int GPIO0_IntrMode2 __AT (0x4001505C);



// --------------------------  Field Item: GPIO0_IntrMode2_Ch16IntrM  -----------------------------
// SVD Line: 6613

//  <item> SFDITEM_FIELD__GPIO0_IntrMode2_Ch16IntrM
//    <name> Ch16IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4001505C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_IntrMode2 >> 0) & 0x7), ((GPIO0_IntrMode2 = (GPIO0_IntrMode2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO0_IntrMode2  --------------------------------
// SVD Line: 6604

//  <rtree> SFDITEM_REG__GPIO0_IntrMode2
//    <name> IntrMode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001505C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrMode2 >> 0) & 0xFFFFFFFF), ((GPIO0_IntrMode2 = (GPIO0_IntrMode2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrMode2_Ch16IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_IntrStatus  ----------------------------
// SVD Line: 6621

unsigned int GPIO0_IntrStatus __AT (0x40015064);



// -------------------------  Field Item: GPIO0_IntrStatus_IntrStatus  ----------------------------
// SVD Line: 6630

//  <item> SFDITEM_FIELD__GPIO0_IntrStatus_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_IntrStatus >> 0) & 0x1FFFFF), ((GPIO0_IntrStatus = (GPIO0_IntrStatus & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO0_IntrStatus  --------------------------------
// SVD Line: 6621

//  <rtree> SFDITEM_REG__GPIO0_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015064) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_IntrStatus >> 0) & 0xFFFFFFFF), ((GPIO0_IntrStatus = (GPIO0_IntrStatus & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_IntrStatus_IntrStatus </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO0_DeBounceEn  ----------------------------
// SVD Line: 6638

unsigned int GPIO0_DeBounceEn __AT (0x40015070);



// -------------------------  Field Item: GPIO0_DeBounceEn_DeBounceEn  ----------------------------
// SVD Line: 6647

//  <item> SFDITEM_FIELD__GPIO0_DeBounceEn_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40015070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO0_DeBounceEn >> 0) & 0x1FFFFF), ((GPIO0_DeBounceEn = (GPIO0_DeBounceEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO0_DeBounceEn  --------------------------------
// SVD Line: 6638

//  <rtree> SFDITEM_REG__GPIO0_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015070) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DeBounceEn >> 0) & 0xFFFFFFFF), ((GPIO0_DeBounceEn = (GPIO0_DeBounceEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DeBounceEn_DeBounceEn </item>
//  </rtree>
//  


// ------------------------  Register Item Address: GPIO0_DeBounceCtrl  ---------------------------
// SVD Line: 6655

unsigned int GPIO0_DeBounceCtrl __AT (0x40015074);



// ------------------------  Field Item: GPIO0_DeBounceCtrl_DBPreScale  ---------------------------
// SVD Line: 6664

//  <item> SFDITEM_FIELD__GPIO0_DeBounceCtrl_DBPreScale
//    <name> DBPreScale </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40015074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO0_DeBounceCtrl >> 0) & 0xFF), ((GPIO0_DeBounceCtrl = (GPIO0_DeBounceCtrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: GPIO0_DeBounceCtrl  -------------------------------
// SVD Line: 6655

//  <rtree> SFDITEM_REG__GPIO0_DeBounceCtrl
//    <name> DeBounceCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40015074) reg description: </i>
//    <loc> ( (unsigned int)((GPIO0_DeBounceCtrl >> 0) & 0xFFFFFFFF), ((GPIO0_DeBounceCtrl = (GPIO0_DeBounceCtrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO0_DeBounceCtrl_DBPreScale </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIO0  -------------------------------------
// SVD Line: 6394

//  <view> GPIO0
//    <name> GPIO0 </name>
//    <item> SFDITEM_REG__GPIO0_IdRev </item>
//    <item> SFDITEM_REG__GPIO0_Cfg </item>
//    <item> SFDITEM_REG__GPIO0_DataIn </item>
//    <item> SFDITEM_REG__GPIO0_DataOut </item>
//    <item> SFDITEM_REG__GPIO0_ChannelDir </item>
//    <item> SFDITEM_REG__GPIO0_DoutClear </item>
//    <item> SFDITEM_REG__GPIO0_DoutSet </item>
//    <item> SFDITEM_REG__GPIO0_IOIE </item>
//    <item> SFDITEM_REG__GPIO0_IntrEn </item>
//    <item> SFDITEM_REG__GPIO0_IntrMode0 </item>
//    <item> SFDITEM_REG__GPIO0_IntrMode1 </item>
//    <item> SFDITEM_REG__GPIO0_IntrMode2 </item>
//    <item> SFDITEM_REG__GPIO0_IntrStatus </item>
//    <item> SFDITEM_REG__GPIO0_DeBounceEn </item>
//    <item> SFDITEM_REG__GPIO0_DeBounceCtrl </item>
//  </view>
//  


// ---------------------------  Register Item Address: GPIO1_IdRev  -------------------------------
// SVD Line: 6685

unsigned int GPIO1_IdRev __AT (0x40016000);



// ----------------------------  Field Item: GPIO1_IdRev_RevMinor  --------------------------------
// SVD Line: 6694

//  <item> SFDITEM_FIELD__GPIO1_IdRev_RevMinor
//    <name> RevMinor </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40016000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IdRev >> 0) & 0xF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: GPIO1_IdRev_RevMajor  --------------------------------
// SVD Line: 6700

//  <item> SFDITEM_FIELD__GPIO1_IdRev_RevMajor
//    <name> RevMajor </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40016000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IdRev >> 4) & 0xF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: GPIO1_IdRev_ID  -----------------------------------
// SVD Line: 6706

//  <item> SFDITEM_FIELD__GPIO1_IdRev_ID
//    <name> ID </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40016000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IdRev >> 8) & 0xFFFFFF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO1_IdRev  ----------------------------------
// SVD Line: 6685

//  <rtree> SFDITEM_REG__GPIO1_IdRev
//    <name> IdRev </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016000) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IdRev >> 0) & 0xFFFFFFFF), ((GPIO1_IdRev = (GPIO1_IdRev & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IdRev_RevMinor </item>
//    <item> SFDITEM_FIELD__GPIO1_IdRev_RevMajor </item>
//    <item> SFDITEM_FIELD__GPIO1_IdRev_ID </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_Cfg  --------------------------------
// SVD Line: 6714

unsigned int GPIO1_Cfg __AT (0x40016010);



// ----------------------------  Field Item: GPIO1_Cfg_ChannelNum  --------------------------------
// SVD Line: 6723

//  <item> SFDITEM_FIELD__GPIO1_Cfg_ChannelNum
//    <name> ChannelNum </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40016010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_Cfg >> 0) & 0x3F), ((GPIO1_Cfg = (GPIO1_Cfg & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: GPIO1_Cfg  -----------------------------------
// SVD Line: 6714

//  <rtree> SFDITEM_REG__GPIO1_Cfg
//    <name> Cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016010) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_Cfg >> 0) & 0xFFFFFFFF), ((GPIO1_Cfg = (GPIO1_Cfg & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_Cfg_ChannelNum </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO1_DataIn  ------------------------------
// SVD Line: 6731

unsigned int GPIO1_DataIn __AT (0x40016020);



// -----------------------------  Field Item: GPIO1_DataIn_DataIn  --------------------------------
// SVD Line: 6740

//  <item> SFDITEM_FIELD__GPIO1_DataIn_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DataIn >> 0) & 0x1FFFFF), ((GPIO1_DataIn = (GPIO1_DataIn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_DataIn  ----------------------------------
// SVD Line: 6731

//  <rtree> SFDITEM_REG__GPIO1_DataIn
//    <name> DataIn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016020) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DataIn >> 0) & 0xFFFFFFFF), ((GPIO1_DataIn = (GPIO1_DataIn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DataIn_DataIn </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO1_DataOut  ------------------------------
// SVD Line: 6748

unsigned int GPIO1_DataOut __AT (0x40016024);



// ----------------------------  Field Item: GPIO1_DataOut_DataOut  -------------------------------
// SVD Line: 6757

//  <item> SFDITEM_FIELD__GPIO1_DataOut_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DataOut >> 0) & 0x1FFFFF), ((GPIO1_DataOut = (GPIO1_DataOut & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_DataOut  ---------------------------------
// SVD Line: 6748

//  <rtree> SFDITEM_REG__GPIO1_DataOut
//    <name> DataOut </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016024) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DataOut >> 0) & 0xFFFFFFFF), ((GPIO1_DataOut = (GPIO1_DataOut & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DataOut_DataOut </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_ChannelDir  ----------------------------
// SVD Line: 6765

unsigned int GPIO1_ChannelDir __AT (0x40016028);



// -------------------------  Field Item: GPIO1_ChannelDir_ChannelDir  ----------------------------
// SVD Line: 6774

//  <item> SFDITEM_FIELD__GPIO1_ChannelDir_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_ChannelDir >> 0) & 0x1FFFFF), ((GPIO1_ChannelDir = (GPIO1_ChannelDir & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO1_ChannelDir  --------------------------------
// SVD Line: 6765

//  <rtree> SFDITEM_REG__GPIO1_ChannelDir
//    <name> ChannelDir </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016028) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_ChannelDir >> 0) & 0xFFFFFFFF), ((GPIO1_ChannelDir = (GPIO1_ChannelDir & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_ChannelDir_ChannelDir </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_DoutClear  -----------------------------
// SVD Line: 6782

unsigned int GPIO1_DoutClear __AT (0x4001602C);



// --------------------------  Field Item: GPIO1_DoutClear_DoutClear  -----------------------------
// SVD Line: 6791

//  <item> SFDITEM_FIELD__GPIO1_DoutClear_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x4001602C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DoutClear >> 0) & 0x1FFFFF), ((GPIO1_DoutClear = (GPIO1_DoutClear & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_DoutClear  --------------------------------
// SVD Line: 6782

//  <rtree> SFDITEM_REG__GPIO1_DoutClear
//    <name> DoutClear </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001602C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DoutClear >> 0) & 0xFFFFFFFF), ((GPIO1_DoutClear = (GPIO1_DoutClear & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DoutClear_DoutClear </item>
//  </rtree>
//  


// --------------------------  Register Item Address: GPIO1_DoutSet  ------------------------------
// SVD Line: 6799

unsigned int GPIO1_DoutSet __AT (0x40016030);



// ----------------------------  Field Item: GPIO1_DoutSet_DoutSet  -------------------------------
// SVD Line: 6808

//  <item> SFDITEM_FIELD__GPIO1_DoutSet_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DoutSet >> 0) & 0x1FFFFF), ((GPIO1_DoutSet = (GPIO1_DoutSet & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_DoutSet  ---------------------------------
// SVD Line: 6799

//  <rtree> SFDITEM_REG__GPIO1_DoutSet
//    <name> DoutSet </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016030) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DoutSet >> 0) & 0xFFFFFFFF), ((GPIO1_DoutSet = (GPIO1_DoutSet & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DoutSet_DoutSet </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: GPIO1_IOIE  -------------------------------
// SVD Line: 6816

unsigned int GPIO1_IOIE __AT (0x40016034);



// ---------------------------  Field Item: GPIO1_IOIE_gpio_ie_reg  -------------------------------
// SVD Line: 6825

//  <item> SFDITEM_FIELD__GPIO1_IOIE_gpio_ie_reg
//    <name> gpio_ie_reg </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IOIE >> 0) & 0x1FFFFF), ((GPIO1_IOIE = (GPIO1_IOIE & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: GPIO1_IOIE  -----------------------------------
// SVD Line: 6816

//  <rtree> SFDITEM_REG__GPIO1_IOIE
//    <name> IOIE </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016034) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IOIE >> 0) & 0xFFFFFFFF), ((GPIO1_IOIE = (GPIO1_IOIE & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IOIE_gpio_ie_reg </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: GPIO1_IntrEn  ------------------------------
// SVD Line: 6833

unsigned int GPIO1_IntrEn __AT (0x40016050);



// -----------------------------  Field Item: GPIO1_IntrEn_IntEn  ---------------------------------
// SVD Line: 6842

//  <item> SFDITEM_FIELD__GPIO1_IntrEn_IntEn
//    <name> IntEn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IntrEn >> 0) & 0x1FFFFF), ((GPIO1_IntrEn = (GPIO1_IntrEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: GPIO1_IntrEn  ----------------------------------
// SVD Line: 6833

//  <rtree> SFDITEM_REG__GPIO1_IntrEn
//    <name> IntrEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016050) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrEn >> 0) & 0xFFFFFFFF), ((GPIO1_IntrEn = (GPIO1_IntrEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrEn_IntEn </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrMode0  -----------------------------
// SVD Line: 6850

unsigned int GPIO1_IntrMode0 __AT (0x40016054);



// --------------------------  Field Item: GPIO1_IntrMode0_Ch0IntrM  ------------------------------
// SVD Line: 6859

//  <item> SFDITEM_FIELD__GPIO1_IntrMode0_Ch0IntrM
//    <name> Ch0IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40016054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IntrMode0 >> 0) & 0x7), ((GPIO1_IntrMode0 = (GPIO1_IntrMode0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_IntrMode0  --------------------------------
// SVD Line: 6850

//  <rtree> SFDITEM_REG__GPIO1_IntrMode0
//    <name> IntrMode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016054) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrMode0 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode0 = (GPIO1_IntrMode0 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrMode0_Ch0IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrMode1  -----------------------------
// SVD Line: 6867

unsigned int GPIO1_IntrMode1 __AT (0x40016058);



// --------------------------  Field Item: GPIO1_IntrMode1_Ch8IntrM  ------------------------------
// SVD Line: 6876

//  <item> SFDITEM_FIELD__GPIO1_IntrMode1_Ch8IntrM
//    <name> Ch8IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40016058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IntrMode1 >> 0) & 0x7), ((GPIO1_IntrMode1 = (GPIO1_IntrMode1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_IntrMode1  --------------------------------
// SVD Line: 6867

//  <rtree> SFDITEM_REG__GPIO1_IntrMode1
//    <name> IntrMode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016058) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrMode1 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode1 = (GPIO1_IntrMode1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrMode1_Ch8IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrMode2  -----------------------------
// SVD Line: 6884

unsigned int GPIO1_IntrMode2 __AT (0x4001605C);



// --------------------------  Field Item: GPIO1_IntrMode2_Ch16IntrM  -----------------------------
// SVD Line: 6893

//  <item> SFDITEM_FIELD__GPIO1_IntrMode2_Ch16IntrM
//    <name> Ch16IntrM </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4001605C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_IntrMode2 >> 0) & 0x7), ((GPIO1_IntrMode2 = (GPIO1_IntrMode2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: GPIO1_IntrMode2  --------------------------------
// SVD Line: 6884

//  <rtree> SFDITEM_REG__GPIO1_IntrMode2
//    <name> IntrMode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001605C) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrMode2 >> 0) & 0xFFFFFFFF), ((GPIO1_IntrMode2 = (GPIO1_IntrMode2 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrMode2_Ch16IntrM </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_IntrStatus  ----------------------------
// SVD Line: 6901

unsigned int GPIO1_IntrStatus __AT (0x40016064);



// -------------------------  Field Item: GPIO1_IntrStatus_IntrStatus  ----------------------------
// SVD Line: 6910

//  <item> SFDITEM_FIELD__GPIO1_IntrStatus_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_IntrStatus >> 0) & 0x1FFFFF), ((GPIO1_IntrStatus = (GPIO1_IntrStatus & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO1_IntrStatus  --------------------------------
// SVD Line: 6901

//  <rtree> SFDITEM_REG__GPIO1_IntrStatus
//    <name> IntrStatus </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016064) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_IntrStatus >> 0) & 0xFFFFFFFF), ((GPIO1_IntrStatus = (GPIO1_IntrStatus & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_IntrStatus_IntrStatus </item>
//  </rtree>
//  


// -------------------------  Register Item Address: GPIO1_DeBounceEn  ----------------------------
// SVD Line: 6918

unsigned int GPIO1_DeBounceEn __AT (0x40016070);



// -------------------------  Field Item: GPIO1_DeBounceEn_DeBounceEn  ----------------------------
// SVD Line: 6927

//  <item> SFDITEM_FIELD__GPIO1_DeBounceEn_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 20..0] RW (@ 0x40016070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((GPIO1_DeBounceEn >> 0) & 0x1FFFFF), ((GPIO1_DeBounceEn = (GPIO1_DeBounceEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: GPIO1_DeBounceEn  --------------------------------
// SVD Line: 6918

//  <rtree> SFDITEM_REG__GPIO1_DeBounceEn
//    <name> DeBounceEn </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016070) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DeBounceEn >> 0) & 0xFFFFFFFF), ((GPIO1_DeBounceEn = (GPIO1_DeBounceEn & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DeBounceEn_DeBounceEn </item>
//  </rtree>
//  


// ------------------------  Register Item Address: GPIO1_DeBounceCtrl  ---------------------------
// SVD Line: 6935

unsigned int GPIO1_DeBounceCtrl __AT (0x40016074);



// ------------------------  Field Item: GPIO1_DeBounceCtrl_DBPreScale  ---------------------------
// SVD Line: 6944

//  <item> SFDITEM_FIELD__GPIO1_DeBounceCtrl_DBPreScale
//    <name> DBPreScale </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40016074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((GPIO1_DeBounceCtrl >> 0) & 0xFF), ((GPIO1_DeBounceCtrl = (GPIO1_DeBounceCtrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: GPIO1_DeBounceCtrl  -------------------------------
// SVD Line: 6935

//  <rtree> SFDITEM_REG__GPIO1_DeBounceCtrl
//    <name> DeBounceCtrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40016074) reg description: </i>
//    <loc> ( (unsigned int)((GPIO1_DeBounceCtrl >> 0) & 0xFFFFFFFF), ((GPIO1_DeBounceCtrl = (GPIO1_DeBounceCtrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__GPIO1_DeBounceCtrl_DBPreScale </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: GPIO1  -------------------------------------
// SVD Line: 6674

//  <view> GPIO1
//    <name> GPIO1 </name>
//    <item> SFDITEM_REG__GPIO1_IdRev </item>
//    <item> SFDITEM_REG__GPIO1_Cfg </item>
//    <item> SFDITEM_REG__GPIO1_DataIn </item>
//    <item> SFDITEM_REG__GPIO1_DataOut </item>
//    <item> SFDITEM_REG__GPIO1_ChannelDir </item>
//    <item> SFDITEM_REG__GPIO1_DoutClear </item>
//    <item> SFDITEM_REG__GPIO1_DoutSet </item>
//    <item> SFDITEM_REG__GPIO1_IOIE </item>
//    <item> SFDITEM_REG__GPIO1_IntrEn </item>
//    <item> SFDITEM_REG__GPIO1_IntrMode0 </item>
//    <item> SFDITEM_REG__GPIO1_IntrMode1 </item>
//    <item> SFDITEM_REG__GPIO1_IntrMode2 </item>
//    <item> SFDITEM_REG__GPIO1_IntrStatus </item>
//    <item> SFDITEM_REG__GPIO1_DeBounceEn </item>
//    <item> SFDITEM_REG__GPIO1_DeBounceCtrl </item>
//  </view>
//  


// ------------------------  Register Item Address: CACHE_CTRL_enable  ----------------------------
// SVD Line: 6965

unsigned int CACHE_CTRL_enable __AT (0x40140000);



// -----------------------  Field Item: CACHE_CTRL_enable_blk_cache_en0  --------------------------
// SVD Line: 6974

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en0
//    <name> blk_cache_en0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.0..0> blk_cache_en0
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_cache_en1  --------------------------
// SVD Line: 6980

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en1
//    <name> blk_cache_en1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.1..1> blk_cache_en1
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_cache_en2  --------------------------
// SVD Line: 6986

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en2
//    <name> blk_cache_en2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.2..2> blk_cache_en2
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_cache_en3  --------------------------
// SVD Line: 6992

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en3
//    <name> blk_cache_en3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.3..3> blk_cache_en3
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_cache_en4  --------------------------
// SVD Line: 6998

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en4
//    <name> blk_cache_en4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.4..4> blk_cache_en4
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_cache_en5  --------------------------
// SVD Line: 7004

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en5
//    <name> blk_cache_en5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.5..5> blk_cache_en5
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_cache_en6  --------------------------
// SVD Line: 7010

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en6
//    <name> blk_cache_en6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.6..6> blk_cache_en6
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_cache_en7  --------------------------
// SVD Line: 7016

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en7
//    <name> blk_cache_en7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.7..7> blk_cache_en7
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_remap_en0  --------------------------
// SVD Line: 7022

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en0
//    <name> blk_remap_en0 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.8..8> blk_remap_en0
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_remap_en1  --------------------------
// SVD Line: 7028

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en1
//    <name> blk_remap_en1 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.9..9> blk_remap_en1
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_remap_en2  --------------------------
// SVD Line: 7034

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en2
//    <name> blk_remap_en2 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.10..10> blk_remap_en2
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_remap_en3  --------------------------
// SVD Line: 7040

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en3
//    <name> blk_remap_en3 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.11..11> blk_remap_en3
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_remap_en4  --------------------------
// SVD Line: 7046

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en4
//    <name> blk_remap_en4 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.12..12> blk_remap_en4
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_remap_en5  --------------------------
// SVD Line: 7052

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en5
//    <name> blk_remap_en5 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.13..13> blk_remap_en5
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_remap_en6  --------------------------
// SVD Line: 7058

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en6
//    <name> blk_remap_en6 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.14..14> blk_remap_en6
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_remap_en7  --------------------------
// SVD Line: 7064

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en7
//    <name> blk_remap_en7 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.15..15> blk_remap_en7
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_prot_en0  ---------------------------
// SVD Line: 7070

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en0
//    <name> blk_prot_en0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.16..16> blk_prot_en0
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_prot_en1  ---------------------------
// SVD Line: 7076

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en1
//    <name> blk_prot_en1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.17..17> blk_prot_en1
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_prot_en2  ---------------------------
// SVD Line: 7082

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en2
//    <name> blk_prot_en2 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.18..18> blk_prot_en2
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_prot_en3  ---------------------------
// SVD Line: 7088

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en3
//    <name> blk_prot_en3 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.19..19> blk_prot_en3
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_prot_en4  ---------------------------
// SVD Line: 7094

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en4
//    <name> blk_prot_en4 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.20..20> blk_prot_en4
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_prot_en5  ---------------------------
// SVD Line: 7100

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en5
//    <name> blk_prot_en5 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.21..21> blk_prot_en5
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_prot_en6  ---------------------------
// SVD Line: 7106

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en6
//    <name> blk_prot_en6 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.22..22> blk_prot_en6
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_enable_blk_prot_en7  ---------------------------
// SVD Line: 7112

//  <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en7
//    <name> blk_prot_en7 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40140000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_enable ) </loc>
//      <o.23..23> blk_prot_en7
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_enable  -------------------------------
// SVD Line: 6965

//  <rtree> SFDITEM_REG__CACHE_CTRL_enable
//    <name> enable </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140000) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_enable >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_enable = (CACHE_CTRL_enable & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en0 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en1 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en2 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en3 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en4 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en5 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en6 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_cache_en7 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en0 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en1 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en2 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en3 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en4 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en5 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en6 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_remap_en7 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en0 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en1 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en2 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en3 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en4 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en5 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en6 </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_enable_blk_prot_en7 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr1  --------------------------
// SVD Line: 7120

unsigned int CACHE_CTRL_base_addr1 __AT (0x40140004);



// --------------------------  Register Item: CACHE_CTRL_base_addr1  ------------------------------
// SVD Line: 7120

//  <item> SFDITEM_REG__CACHE_CTRL_base_addr1
//    <name> base_addr1 </name>
//    <i> [Bits 31..0] RW (@ 0x40140004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr1 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr1 = (CACHE_CTRL_base_addr1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr2  --------------------------
// SVD Line: 7130

unsigned int CACHE_CTRL_base_addr2 __AT (0x40140008);



// --------------------------  Register Item: CACHE_CTRL_base_addr2  ------------------------------
// SVD Line: 7130

//  <item> SFDITEM_REG__CACHE_CTRL_base_addr2
//    <name> base_addr2 </name>
//    <i> [Bits 31..0] RW (@ 0x40140008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr2 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr2 = (CACHE_CTRL_base_addr2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr3  --------------------------
// SVD Line: 7140

unsigned int CACHE_CTRL_base_addr3 __AT (0x4014000C);



// --------------------------  Register Item: CACHE_CTRL_base_addr3  ------------------------------
// SVD Line: 7140

//  <item> SFDITEM_REG__CACHE_CTRL_base_addr3
//    <name> base_addr3 </name>
//    <i> [Bits 31..0] RW (@ 0x4014000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr3 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr3 = (CACHE_CTRL_base_addr3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr4  --------------------------
// SVD Line: 7150

unsigned int CACHE_CTRL_base_addr4 __AT (0x40140010);



// --------------------------  Register Item: CACHE_CTRL_base_addr4  ------------------------------
// SVD Line: 7150

//  <item> SFDITEM_REG__CACHE_CTRL_base_addr4
//    <name> base_addr4 </name>
//    <i> [Bits 31..0] RW (@ 0x40140010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr4 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr4 = (CACHE_CTRL_base_addr4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr5  --------------------------
// SVD Line: 7160

unsigned int CACHE_CTRL_base_addr5 __AT (0x40140014);



// --------------------------  Register Item: CACHE_CTRL_base_addr5  ------------------------------
// SVD Line: 7160

//  <item> SFDITEM_REG__CACHE_CTRL_base_addr5
//    <name> base_addr5 </name>
//    <i> [Bits 31..0] RW (@ 0x40140014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr5 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr5 = (CACHE_CTRL_base_addr5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr6  --------------------------
// SVD Line: 7170

unsigned int CACHE_CTRL_base_addr6 __AT (0x40140018);



// --------------------------  Register Item: CACHE_CTRL_base_addr6  ------------------------------
// SVD Line: 7170

//  <item> SFDITEM_REG__CACHE_CTRL_base_addr6
//    <name> base_addr6 </name>
//    <i> [Bits 31..0] RW (@ 0x40140018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr6 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr6 = (CACHE_CTRL_base_addr6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register Item Address: CACHE_CTRL_base_addr7  --------------------------
// SVD Line: 7180

unsigned int CACHE_CTRL_base_addr7 __AT (0x4014001C);



// --------------------------  Register Item: CACHE_CTRL_base_addr7  ------------------------------
// SVD Line: 7180

//  <item> SFDITEM_REG__CACHE_CTRL_base_addr7
//    <name> base_addr7 </name>
//    <i> [Bits 31..0] RW (@ 0x4014001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_base_addr7 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_base_addr7 = (CACHE_CTRL_base_addr7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap0  ----------------------------
// SVD Line: 7190

unsigned int CACHE_CTRL_remap0 __AT (0x40140020);



// ----------------------------  Register Item: CACHE_CTRL_remap0  --------------------------------
// SVD Line: 7190

//  <item> SFDITEM_REG__CACHE_CTRL_remap0
//    <name> remap0 </name>
//    <i> [Bits 31..0] RW (@ 0x40140020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap0 = (CACHE_CTRL_remap0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap1  ----------------------------
// SVD Line: 7200

unsigned int CACHE_CTRL_remap1 __AT (0x40140024);



// ----------------------------  Register Item: CACHE_CTRL_remap1  --------------------------------
// SVD Line: 7200

//  <item> SFDITEM_REG__CACHE_CTRL_remap1
//    <name> remap1 </name>
//    <i> [Bits 31..0] RW (@ 0x40140024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap1 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap1 = (CACHE_CTRL_remap1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap2  ----------------------------
// SVD Line: 7210

unsigned int CACHE_CTRL_remap2 __AT (0x40140028);



// ----------------------------  Register Item: CACHE_CTRL_remap2  --------------------------------
// SVD Line: 7210

//  <item> SFDITEM_REG__CACHE_CTRL_remap2
//    <name> remap2 </name>
//    <i> [Bits 31..0] RW (@ 0x40140028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap2 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap2 = (CACHE_CTRL_remap2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap3  ----------------------------
// SVD Line: 7220

unsigned int CACHE_CTRL_remap3 __AT (0x4014002C);



// ----------------------------  Register Item: CACHE_CTRL_remap3  --------------------------------
// SVD Line: 7220

//  <item> SFDITEM_REG__CACHE_CTRL_remap3
//    <name> remap3 </name>
//    <i> [Bits 31..0] RW (@ 0x4014002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap3 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap3 = (CACHE_CTRL_remap3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap4  ----------------------------
// SVD Line: 7230

unsigned int CACHE_CTRL_remap4 __AT (0x40140030);



// ----------------------------  Register Item: CACHE_CTRL_remap4  --------------------------------
// SVD Line: 7230

//  <item> SFDITEM_REG__CACHE_CTRL_remap4
//    <name> remap4 </name>
//    <i> [Bits 31..0] RW (@ 0x40140030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap4 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap4 = (CACHE_CTRL_remap4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap5  ----------------------------
// SVD Line: 7240

unsigned int CACHE_CTRL_remap5 __AT (0x40140034);



// ----------------------------  Register Item: CACHE_CTRL_remap5  --------------------------------
// SVD Line: 7240

//  <item> SFDITEM_REG__CACHE_CTRL_remap5
//    <name> remap5 </name>
//    <i> [Bits 31..0] RW (@ 0x40140034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap5 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap5 = (CACHE_CTRL_remap5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap6  ----------------------------
// SVD Line: 7250

unsigned int CACHE_CTRL_remap6 __AT (0x40140038);



// ----------------------------  Register Item: CACHE_CTRL_remap6  --------------------------------
// SVD Line: 7250

//  <item> SFDITEM_REG__CACHE_CTRL_remap6
//    <name> remap6 </name>
//    <i> [Bits 31..0] RW (@ 0x40140038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap6 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap6 = (CACHE_CTRL_remap6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: CACHE_CTRL_remap7  ----------------------------
// SVD Line: 7260

unsigned int CACHE_CTRL_remap7 __AT (0x4014003C);



// ----------------------------  Register Item: CACHE_CTRL_remap7  --------------------------------
// SVD Line: 7260

//  <item> SFDITEM_REG__CACHE_CTRL_remap7
//    <name> remap7 </name>
//    <i> [Bits 31..0] RW (@ 0x4014003C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_remap7 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_remap7 = (CACHE_CTRL_remap7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register Item Address: CACHE_CTRL_cache_cfg0  --------------------------
// SVD Line: 7270

unsigned int CACHE_CTRL_cache_cfg0 __AT (0x40140040);



// ----------------------  Field Item: CACHE_CTRL_cache_cfg0_write_mode  --------------------------
// SVD Line: 7279

//  <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_write_mode
//    <name> write_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40140040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((CACHE_CTRL_cache_cfg0 >> 0) & 0x3), ((CACHE_CTRL_cache_cfg0 = (CACHE_CTRL_cache_cfg0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_cache_cfg0_hprot_byp  --------------------------
// SVD Line: 7285

//  <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_hprot_byp
//    <name> hprot_byp </name>
//    <rw> 
//    <i> [Bits 5..2] RW (@ 0x40140040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((CACHE_CTRL_cache_cfg0 >> 2) & 0xF), ((CACHE_CTRL_cache_cfg0 = (CACHE_CTRL_cache_cfg0 & ~(0xFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: CACHE_CTRL_cache_cfg0_hprot_bus_reg  ------------------------
// SVD Line: 7291

//  <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_hprot_bus_reg
//    <name> hprot_bus_reg </name>
//    <rw> 
//    <i> [Bits 9..6] RW (@ 0x40140040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((CACHE_CTRL_cache_cfg0 >> 6) & 0xF), ((CACHE_CTRL_cache_cfg0 = (CACHE_CTRL_cache_cfg0 & ~(0xFUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: CACHE_CTRL_cache_cfg0_hprot_cache_reg  -----------------------
// SVD Line: 7297

//  <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_hprot_cache_reg
//    <name> hprot_cache_reg </name>
//    <rw> 
//    <i> [Bits 13..10] RW (@ 0x40140040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((CACHE_CTRL_cache_cfg0 >> 10) & 0xF), ((CACHE_CTRL_cache_cfg0 = (CACHE_CTRL_cache_cfg0 & ~(0xFUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_cache_cfg0  -----------------------------
// SVD Line: 7270

//  <rtree> SFDITEM_REG__CACHE_CTRL_cache_cfg0
//    <name> cache_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140040) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cache_cfg0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cache_cfg0 = (CACHE_CTRL_cache_cfg0 & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_write_mode </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_hprot_byp </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_hprot_bus_reg </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cache_cfg0_hprot_cache_reg </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_bus_sts0  ---------------------------
// SVD Line: 7305

unsigned int CACHE_CTRL_bus_sts0 __AT (0x40140044);



// --------------------  Field Item: CACHE_CTRL_bus_sts0_prot_detect_addr  ------------------------
// SVD Line: 7314

//  <item> SFDITEM_FIELD__CACHE_CTRL_bus_sts0_prot_detect_addr
//    <name> prot_detect_addr </name>
//    <rw> 
//    <i> [Bits 27..0] RW (@ 0x40140044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_bus_sts0 >> 0) & 0xFFFFFFF), ((CACHE_CTRL_bus_sts0 = (CACHE_CTRL_bus_sts0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_bus_sts0  ------------------------------
// SVD Line: 7305

//  <rtree> SFDITEM_REG__CACHE_CTRL_bus_sts0
//    <name> bus_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140044) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_bus_sts0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_bus_sts0 = (CACHE_CTRL_bus_sts0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_bus_sts0_prot_detect_addr </item>
//  </rtree>
//  


// ----------------------  Register Item Address: CACHE_CTRL_cache_sts0  --------------------------
// SVD Line: 7322

unsigned int CACHE_CTRL_cache_sts0 __AT (0x40140048);



// -----------------------  Field Item: CACHE_CTRL_cache_sts0_cache_st  ---------------------------
// SVD Line: 7331

//  <item> SFDITEM_FIELD__CACHE_CTRL_cache_sts0_cache_st
//    <name> cache_st </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40140048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((CACHE_CTRL_cache_sts0 >> 0) & 0xF), ((CACHE_CTRL_cache_sts0 = (CACHE_CTRL_cache_sts0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: CACHE_CTRL_cache_sts0_cmd_st  ----------------------------
// SVD Line: 7337

//  <item> SFDITEM_FIELD__CACHE_CTRL_cache_sts0_cmd_st
//    <name> cmd_st </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40140048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((CACHE_CTRL_cache_sts0 >> 4) & 0x7), ((CACHE_CTRL_cache_sts0 = (CACHE_CTRL_cache_sts0 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: CACHE_CTRL_cache_sts0_write_ongoing  ------------------------
// SVD Line: 7343

//  <item> SFDITEM_FIELD__CACHE_CTRL_cache_sts0_write_ongoing
//    <name> write_ongoing </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40140048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_cache_sts0 ) </loc>
//      <o.7..7> write_ongoing
//    </check>
//  </item>
//  


// --------------------------  Register RTree: CACHE_CTRL_cache_sts0  -----------------------------
// SVD Line: 7322

//  <rtree> SFDITEM_REG__CACHE_CTRL_cache_sts0
//    <name> cache_sts0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140048) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cache_sts0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cache_sts0 = (CACHE_CTRL_cache_sts0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cache_sts0_cache_st </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cache_sts0_cmd_st </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cache_sts0_write_ongoing </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_cmd_cfg0  ---------------------------
// SVD Line: 7351

unsigned int CACHE_CTRL_cmd_cfg0 __AT (0x40140050);



// ----------------------  Field Item: CACHE_CTRL_cmd_cfg0_cmd_str_addr  --------------------------
// SVD Line: 7360

//  <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg0_cmd_str_addr
//    <name> cmd_str_addr </name>
//    <rw> 
//    <i> [Bits 27..0] RW (@ 0x40140050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg0 >> 0) & 0xFFFFFFF), ((CACHE_CTRL_cmd_cfg0 = (CACHE_CTRL_cmd_cfg0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_cmd_cfg0  ------------------------------
// SVD Line: 7351

//  <rtree> SFDITEM_REG__CACHE_CTRL_cmd_cfg0
//    <name> cmd_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140050) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg0 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cmd_cfg0 = (CACHE_CTRL_cmd_cfg0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg0_cmd_str_addr </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_cmd_cfg1  ---------------------------
// SVD Line: 7368

unsigned int CACHE_CTRL_cmd_cfg1 __AT (0x40140054);



// ----------------------  Field Item: CACHE_CTRL_cmd_cfg1_cmd_end_addr  --------------------------
// SVD Line: 7377

//  <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg1_cmd_end_addr
//    <name> cmd_end_addr </name>
//    <rw> 
//    <i> [Bits 27..0] RW (@ 0x40140054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg1 >> 0) & 0xFFFFFFF), ((CACHE_CTRL_cmd_cfg1 = (CACHE_CTRL_cmd_cfg1 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_cmd_cfg1  ------------------------------
// SVD Line: 7368

//  <rtree> SFDITEM_REG__CACHE_CTRL_cmd_cfg1
//    <name> cmd_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140054) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg1 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cmd_cfg1 = (CACHE_CTRL_cmd_cfg1 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg1_cmd_end_addr </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_cmd_cfg2  ---------------------------
// SVD Line: 7385

unsigned int CACHE_CTRL_cmd_cfg2 __AT (0x40140058);



// ------------------------  Field Item: CACHE_CTRL_cmd_cfg2_cmd_type  ----------------------------
// SVD Line: 7394

//  <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg2_cmd_type
//    <name> cmd_type </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40140058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((CACHE_CTRL_cmd_cfg2 >> 0) & 0x3F), ((CACHE_CTRL_cmd_cfg2 = (CACHE_CTRL_cmd_cfg2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_cmd_cfg2  ------------------------------
// SVD Line: 7385

//  <rtree> SFDITEM_REG__CACHE_CTRL_cmd_cfg2
//    <name> cmd_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140058) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_cmd_cfg2 >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_cmd_cfg2 = (CACHE_CTRL_cmd_cfg2 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_cmd_cfg2_cmd_type </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_int_en  ----------------------------
// SVD Line: 7402

unsigned int CACHE_CTRL_int_en __AT (0x40140060);



// ------------------------  Field Item: CACHE_CTRL_int_en_cmd_irq_en  ----------------------------
// SVD Line: 7411

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_en_cmd_irq_en
//    <name> cmd_irq_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_int_en ) </loc>
//      <o.0..0> cmd_irq_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: CACHE_CTRL_int_en_prot_irq_en  ---------------------------
// SVD Line: 7417

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_en_prot_irq_en
//    <name> prot_irq_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_int_en ) </loc>
//      <o.1..1> prot_irq_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: CACHE_CTRL_int_en  -------------------------------
// SVD Line: 7402

//  <rtree> SFDITEM_REG__CACHE_CTRL_int_en
//    <name> int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140060) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_int_en >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_en = (CACHE_CTRL_int_en & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_en_cmd_irq_en </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_en_prot_irq_en </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_int_raw  ---------------------------
// SVD Line: 7425

unsigned int CACHE_CTRL_int_raw __AT (0x40140064);



// -----------------------  Field Item: CACHE_CTRL_int_raw_cmd_irq_raw  ---------------------------
// SVD Line: 7434

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_raw_cmd_irq_raw
//    <name> cmd_irq_raw </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_int_raw ) </loc>
//      <o.0..0> cmd_irq_raw
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_int_raw_prot_irq_raw  --------------------------
// SVD Line: 7440

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_raw_prot_irq_raw
//    <name> prot_irq_raw </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140064) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_int_raw ) </loc>
//      <o.1..1> prot_irq_raw
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_int_raw  -------------------------------
// SVD Line: 7425

//  <rtree> SFDITEM_REG__CACHE_CTRL_int_raw
//    <name> int_raw </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140064) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_int_raw >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_raw = (CACHE_CTRL_int_raw & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_raw_cmd_irq_raw </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_raw_prot_irq_raw </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_int_mask  ---------------------------
// SVD Line: 7448

unsigned int CACHE_CTRL_int_mask __AT (0x40140068);



// ---------------------  Field Item: CACHE_CTRL_int_mask_cmd_irq_masked  -------------------------
// SVD Line: 7457

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_mask_cmd_irq_masked
//    <name> cmd_irq_masked </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40140068) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_int_mask ) </loc>
//      <o.0..0> cmd_irq_masked
//    </check>
//  </item>
//  


// ---------------------  Field Item: CACHE_CTRL_int_mask_prot_irq_masked  ------------------------
// SVD Line: 7463

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_mask_prot_irq_masked
//    <name> prot_irq_masked </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40140068) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_int_mask ) </loc>
//      <o.1..1> prot_irq_masked
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_int_mask  ------------------------------
// SVD Line: 7448

//  <rtree> SFDITEM_REG__CACHE_CTRL_int_mask
//    <name> int_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140068) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_int_mask >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_mask = (CACHE_CTRL_int_mask & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_mask_cmd_irq_masked </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_mask_prot_irq_masked </item>
//  </rtree>
//  


// ------------------------  Register Item Address: CACHE_CTRL_int_clr  ---------------------------
// SVD Line: 7471

unsigned int CACHE_CTRL_int_clr __AT (0x4014006C);



// -----------------------  Field Item: CACHE_CTRL_int_clr_cmd_irq_clr  ---------------------------
// SVD Line: 7480

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_clr_cmd_irq_clr
//    <name> cmd_irq_clr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4014006C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_int_clr ) </loc>
//      <o.0..0> cmd_irq_clr
//    </check>
//  </item>
//  


// -----------------------  Field Item: CACHE_CTRL_int_clr_prot_irq_clr  --------------------------
// SVD Line: 7486

//  <item> SFDITEM_FIELD__CACHE_CTRL_int_clr_prot_irq_clr
//    <name> prot_irq_clr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4014006C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_int_clr ) </loc>
//      <o.1..1> prot_irq_clr
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_int_clr  -------------------------------
// SVD Line: 7471

//  <rtree> SFDITEM_REG__CACHE_CTRL_int_clr
//    <name> int_clr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014006C) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_int_clr >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_int_clr = (CACHE_CTRL_int_clr & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_clr_cmd_irq_clr </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_int_clr_prot_irq_clr </item>
//  </rtree>
//  


// ---------------------  Register Item Address: CACHE_CTRL_write_hit_cnt  ------------------------
// SVD Line: 7494

unsigned int CACHE_CTRL_write_hit_cnt __AT (0x40140070);



// -------------------  Field Item: CACHE_CTRL_write_hit_cnt_write_hit_cnt  -----------------------
// SVD Line: 7503

//  <item> SFDITEM_FIELD__CACHE_CTRL_write_hit_cnt_write_hit_cnt
//    <name> write_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_write_hit_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_write_hit_cnt = (CACHE_CTRL_write_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: CACHE_CTRL_write_hit_cnt  ----------------------------
// SVD Line: 7494

//  <rtree> SFDITEM_REG__CACHE_CTRL_write_hit_cnt
//    <name> write_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140070) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_write_hit_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_write_hit_cnt = (CACHE_CTRL_write_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_write_hit_cnt_write_hit_cnt </item>
//  </rtree>
//  


// --------------------  Register Item Address: CACHE_CTRL_write_miss_cnt  ------------------------
// SVD Line: 7511

unsigned int CACHE_CTRL_write_miss_cnt __AT (0x40140074);



// ------------------  Field Item: CACHE_CTRL_write_miss_cnt_write_miss_cnt  ----------------------
// SVD Line: 7520

//  <item> SFDITEM_FIELD__CACHE_CTRL_write_miss_cnt_write_miss_cnt
//    <name> write_miss_cnt </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x40140074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_write_miss_cnt >> 0) & 0x3FFFFFFF), ((CACHE_CTRL_write_miss_cnt = (CACHE_CTRL_write_miss_cnt & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: CACHE_CTRL_write_miss_cnt_write_cnt_run  ----------------------
// SVD Line: 7526

//  <item> SFDITEM_FIELD__CACHE_CTRL_write_miss_cnt_write_cnt_run
//    <name> write_cnt_run </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40140074) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_write_miss_cnt ) </loc>
//      <o.30..30> write_cnt_run
//    </check>
//  </item>
//  


// -------------------  Field Item: CACHE_CTRL_write_miss_cnt_write_cnt_clr  ----------------------
// SVD Line: 7532

//  <item> SFDITEM_FIELD__CACHE_CTRL_write_miss_cnt_write_cnt_clr
//    <name> write_cnt_clr </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40140074) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_write_miss_cnt ) </loc>
//      <o.31..31> write_cnt_clr
//    </check>
//  </item>
//  


// ------------------------  Register RTree: CACHE_CTRL_write_miss_cnt  ---------------------------
// SVD Line: 7511

//  <rtree> SFDITEM_REG__CACHE_CTRL_write_miss_cnt
//    <name> write_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140074) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_write_miss_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_write_miss_cnt = (CACHE_CTRL_write_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_write_miss_cnt_write_miss_cnt </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_write_miss_cnt_write_cnt_run </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_write_miss_cnt_write_cnt_clr </item>
//  </rtree>
//  


// ---------------------  Register Item Address: CACHE_CTRL_read_hit_cnt  -------------------------
// SVD Line: 7540

unsigned int CACHE_CTRL_read_hit_cnt __AT (0x40140078);



// --------------------  Field Item: CACHE_CTRL_read_hit_cnt_read_hit_cnt  ------------------------
// SVD Line: 7549

//  <item> SFDITEM_FIELD__CACHE_CTRL_read_hit_cnt_read_hit_cnt
//    <name> read_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140078) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_read_hit_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_read_hit_cnt = (CACHE_CTRL_read_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: CACHE_CTRL_read_hit_cnt  ----------------------------
// SVD Line: 7540

//  <rtree> SFDITEM_REG__CACHE_CTRL_read_hit_cnt
//    <name> read_hit_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140078) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_read_hit_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_read_hit_cnt = (CACHE_CTRL_read_hit_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_read_hit_cnt_read_hit_cnt </item>
//  </rtree>
//  


// ---------------------  Register Item Address: CACHE_CTRL_read_miss_cnt  ------------------------
// SVD Line: 7557

unsigned int CACHE_CTRL_read_miss_cnt __AT (0x4014007C);



// -------------------  Field Item: CACHE_CTRL_read_miss_cnt_read_miss_cnt  -----------------------
// SVD Line: 7566

//  <item> SFDITEM_FIELD__CACHE_CTRL_read_miss_cnt_read_miss_cnt
//    <name> read_miss_cnt </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x4014007C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_read_miss_cnt >> 0) & 0x3FFFFFFF), ((CACHE_CTRL_read_miss_cnt = (CACHE_CTRL_read_miss_cnt & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: CACHE_CTRL_read_miss_cnt_read_cnt_run  -----------------------
// SVD Line: 7572

//  <item> SFDITEM_FIELD__CACHE_CTRL_read_miss_cnt_read_cnt_run
//    <name> read_cnt_run </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x4014007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_read_miss_cnt ) </loc>
//      <o.30..30> read_cnt_run
//    </check>
//  </item>
//  


// --------------------  Field Item: CACHE_CTRL_read_miss_cnt_read_cnt_clr  -----------------------
// SVD Line: 7578

//  <item> SFDITEM_FIELD__CACHE_CTRL_read_miss_cnt_read_cnt_clr
//    <name> read_cnt_clr </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x4014007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_read_miss_cnt ) </loc>
//      <o.31..31> read_cnt_clr
//    </check>
//  </item>
//  


// ------------------------  Register RTree: CACHE_CTRL_read_miss_cnt  ----------------------------
// SVD Line: 7557

//  <rtree> SFDITEM_REG__CACHE_CTRL_read_miss_cnt
//    <name> read_miss_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4014007C) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_read_miss_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_read_miss_cnt = (CACHE_CTRL_read_miss_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_read_miss_cnt_read_miss_cnt </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_read_miss_cnt_read_cnt_run </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_read_miss_cnt_read_cnt_clr </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_hact_cnt  ---------------------------
// SVD Line: 7586

unsigned int CACHE_CTRL_hact_cnt __AT (0x40140080);



// ------------------------  Field Item: CACHE_CTRL_hact_cnt_hact_cnt  ----------------------------
// SVD Line: 7595

//  <item> SFDITEM_FIELD__CACHE_CTRL_hact_cnt_hact_cnt
//    <name> hact_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_hact_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_hact_cnt = (CACHE_CTRL_hact_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_hact_cnt  ------------------------------
// SVD Line: 7586

//  <rtree> SFDITEM_REG__CACHE_CTRL_hact_cnt
//    <name> hact_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140080) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_hact_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_hact_cnt = (CACHE_CTRL_hact_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_hact_cnt_hact_cnt </item>
//  </rtree>
//  


// -----------------------  Register Item Address: CACHE_CTRL_hrdy_cnt  ---------------------------
// SVD Line: 7603

unsigned int CACHE_CTRL_hrdy_cnt __AT (0x40140084);



// ------------------------  Field Item: CACHE_CTRL_hrdy_cnt_hrdy_cnt  ----------------------------
// SVD Line: 7612

//  <item> SFDITEM_FIELD__CACHE_CTRL_hrdy_cnt_hrdy_cnt
//    <name> hrdy_cnt </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x40140084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((CACHE_CTRL_hrdy_cnt >> 0) & 0x3FFFFFFF), ((CACHE_CTRL_hrdy_cnt = (CACHE_CTRL_hrdy_cnt & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: CACHE_CTRL_hrdy_cnt_hact_hrdy_run  -------------------------
// SVD Line: 7618

//  <item> SFDITEM_FIELD__CACHE_CTRL_hrdy_cnt_hact_hrdy_run
//    <name> hact_hrdy_run </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40140084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_hrdy_cnt ) </loc>
//      <o.30..30> hact_hrdy_run
//    </check>
//  </item>
//  


// ----------------------  Field Item: CACHE_CTRL_hrdy_cnt_hact_hrdy_clr  -------------------------
// SVD Line: 7624

//  <item> SFDITEM_FIELD__CACHE_CTRL_hrdy_cnt_hact_hrdy_clr
//    <name> hact_hrdy_clr </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40140084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) CACHE_CTRL_hrdy_cnt ) </loc>
//      <o.31..31> hact_hrdy_clr
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: CACHE_CTRL_hrdy_cnt  ------------------------------
// SVD Line: 7603

//  <rtree> SFDITEM_REG__CACHE_CTRL_hrdy_cnt
//    <name> hrdy_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40140084) reg description: </i>
//    <loc> ( (unsigned int)((CACHE_CTRL_hrdy_cnt >> 0) & 0xFFFFFFFF), ((CACHE_CTRL_hrdy_cnt = (CACHE_CTRL_hrdy_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CACHE_CTRL_hrdy_cnt_hrdy_cnt </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_hrdy_cnt_hact_hrdy_run </item>
//    <item> SFDITEM_FIELD__CACHE_CTRL_hrdy_cnt_hact_hrdy_clr </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: CACHE_CTRL  ----------------------------------
// SVD Line: 6954

//  <view> CACHE_CTRL
//    <name> CACHE_CTRL </name>
//    <item> SFDITEM_REG__CACHE_CTRL_enable </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr1 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr2 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr3 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr4 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr5 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr6 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_base_addr7 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap1 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap2 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap3 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap4 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap5 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap6 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_remap7 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cache_cfg0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_bus_sts0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cache_sts0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cmd_cfg0 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cmd_cfg1 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_cmd_cfg2 </item>
//    <item> SFDITEM_REG__CACHE_CTRL_int_en </item>
//    <item> SFDITEM_REG__CACHE_CTRL_int_raw </item>
//    <item> SFDITEM_REG__CACHE_CTRL_int_mask </item>
//    <item> SFDITEM_REG__CACHE_CTRL_int_clr </item>
//    <item> SFDITEM_REG__CACHE_CTRL_write_hit_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_write_miss_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_read_hit_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_read_miss_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_hact_cnt </item>
//    <item> SFDITEM_REG__CACHE_CTRL_hrdy_cnt </item>
//  </view>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_spi_cmd_addr  -----------------------
// SVD Line: 7645

unsigned int FLASH_SPI_CTRL_spi_cmd_addr __AT (0x40150000);



// ---------------------  Field Item: FLASH_SPI_CTRL_spi_cmd_addr_tx_cmd  -------------------------
// SVD Line: 7654

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_tx_cmd
//    <name> tx_cmd </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_cmd_addr >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_cmd_addr = (FLASH_SPI_CTRL_spi_cmd_addr & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_cmd_addr_tx_addr  ------------------------
// SVD Line: 7660

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_tx_addr
//    <name> tx_addr </name>
//    <rw> 
//    <i> [Bits 31..8] RW (@ 0x40150000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cmd_addr >> 8) & 0xFFFFFF), ((FLASH_SPI_CTRL_spi_cmd_addr = (FLASH_SPI_CTRL_spi_cmd_addr & ~(0xFFFFFFUL << 8 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: FLASH_SPI_CTRL_spi_cmd_addr  --------------------------
// SVD Line: 7645

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_cmd_addr
//    <name> spi_cmd_addr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150000) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cmd_addr >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_cmd_addr = (FLASH_SPI_CTRL_spi_cmd_addr & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_tx_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cmd_addr_tx_addr </item>
//  </rtree>
//  


// ------------------  Register Item Address: FLASH_SPI_CTRL_spi_block_size  ----------------------
// SVD Line: 7668

unsigned int FLASH_SPI_CTRL_spi_block_size __AT (0x40150004);



// ------------------  Field Item: FLASH_SPI_CTRL_spi_block_size_tx_modebit  ----------------------
// SVD Line: 7677

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_tx_modebit
//    <name> tx_modebit </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_block_size >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_block_size = (FLASH_SPI_CTRL_spi_block_size & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: FLASH_SPI_CTRL_spi_block_size_tx_block_size  --------------------
// SVD Line: 7683

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_tx_block_size
//    <name> tx_block_size </name>
//    <rw> 
//    <i> [Bits 16..8] RW (@ 0x40150004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_SPI_CTRL_spi_block_size >> 8) & 0x1FF), ((FLASH_SPI_CTRL_spi_block_size = (FLASH_SPI_CTRL_spi_block_size & ~(0x1FFUL << 8 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_spi_block_size  -------------------------
// SVD Line: 7668

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_block_size
//    <name> spi_block_size </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150004) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_block_size >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_block_size = (FLASH_SPI_CTRL_spi_block_size & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_tx_modebit </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_block_size_tx_block_size </item>
//  </rtree>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_spi_data_fifo  ----------------------
// SVD Line: 7691

unsigned int FLASH_SPI_CTRL_spi_data_fifo __AT (0x40150008);



// -----------------  Field Item: FLASH_SPI_CTRL_spi_data_fifo_spi_data_fifo  ---------------------
// SVD Line: 7700

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_data_fifo_spi_data_fifo
//    <name> spi_data_fifo </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_data_fifo >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_data_fifo = (FLASH_SPI_CTRL_spi_data_fifo & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_spi_data_fifo  --------------------------
// SVD Line: 7691

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_data_fifo
//    <name> spi_data_fifo </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150008) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_data_fifo >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_data_fifo = (FLASH_SPI_CTRL_spi_data_fifo & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_data_fifo_spi_data_fifo </item>
//  </rtree>
//  


// --------------------  Register Item Address: FLASH_SPI_CTRL_spi_status  ------------------------
// SVD Line: 7708

unsigned int FLASH_SPI_CTRL_spi_status __AT (0x4015000C);



// ---------------------  Field Item: FLASH_SPI_CTRL_spi_status_busy_stat  ------------------------
// SVD Line: 7717

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_busy_stat
//    <name> busy_stat </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.0..0> busy_stat
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_tx_fifo_empty  ----------------------
// SVD Line: 7723

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_tx_fifo_empty
//    <name> tx_fifo_empty </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.1..1> tx_fifo_empty
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_tx_fifo_full  -----------------------
// SVD Line: 7729

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_tx_fifo_full
//    <name> tx_fifo_full </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.2..2> tx_fifo_full
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_rx_fifo_empty  ----------------------
// SVD Line: 7735

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_rx_fifo_empty
//    <name> rx_fifo_empty </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.3..3> rx_fifo_empty
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_rx_fifo_count  ----------------------
// SVD Line: 7741

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_rx_fifo_count
//    <name> rx_fifo_count </name>
//    <rw> 
//    <i> [Bits 8..4] RW (@ 0x4015000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_status >> 4) & 0x1F), ((FLASH_SPI_CTRL_spi_status = (FLASH_SPI_CTRL_spi_status & ~(0x1FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: FLASH_SPI_CTRL_spi_status_read_state_busy  ---------------------
// SVD Line: 7747

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_read_state_busy
//    <name> read_state_busy </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.9..9> read_state_busy
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_status_main_fsm_idle  ----------------------
// SVD Line: 7753

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_main_fsm_idle
//    <name> main_fsm_idle </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.10..10> main_fsm_idle
//    </check>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_status_irq_trig  -------------------------
// SVD Line: 7759

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_irq_trig
//    <name> irq_trig </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4015000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_status ) </loc>
//      <o.11..11> irq_trig
//    </check>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_spi_status  ---------------------------
// SVD Line: 7708

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_status
//    <name> spi_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015000C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_status = (FLASH_SPI_CTRL_spi_status & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_busy_stat </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_tx_fifo_empty </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_tx_fifo_full </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_rx_fifo_empty </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_rx_fifo_count </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_read_state_busy </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_main_fsm_idle </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_status_irq_trig </item>
//  </rtree>
//  


// ---------------------  Register Item Address: FLASH_SPI_CTRL_rx_status  ------------------------
// SVD Line: 7767

unsigned int FLASH_SPI_CTRL_rx_status __AT (0x40150010);



// ---------------------  Field Item: FLASH_SPI_CTRL_rx_status_rx_status  -------------------------
// SVD Line: 7776

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_rx_status_rx_status
//    <name> rx_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_rx_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_rx_status = (FLASH_SPI_CTRL_rx_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_rx_status  ----------------------------
// SVD Line: 7767

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_rx_status
//    <name> rx_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150010) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_rx_status >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_rx_status = (FLASH_SPI_CTRL_rx_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_rx_status_rx_status </item>
//  </rtree>
//  


// --------------------  Register Item Address: FLASH_SPI_CTRL_spi_config  ------------------------
// SVD Line: 7784

unsigned int FLASH_SPI_CTRL_spi_config __AT (0x40150014);



// ---------------------  Field Item: FLASH_SPI_CTRL_spi_config_quad_mode  ------------------------
// SVD Line: 7793

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_quad_mode
//    <name> quad_mode </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_config ) </loc>
//      <o.0..0> quad_mode
//    </check>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_config_wprotect_pin  -----------------------
// SVD Line: 7799

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_wprotect_pin
//    <name> wprotect_pin </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40150014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_config ) </loc>
//      <o.1..1> wprotect_pin
//    </check>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_config_hold_pin  -------------------------
// SVD Line: 7805

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_hold_pin
//    <name> hold_pin </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40150014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_config ) </loc>
//      <o.2..2> hold_pin
//    </check>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_spi_config  ---------------------------
// SVD Line: 7784

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_config
//    <name> spi_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150014) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_config = (FLASH_SPI_CTRL_spi_config & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_quad_mode </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_wprotect_pin </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_config_hold_pin </item>
//  </rtree>
//  


// -----------------  Register Item Address: FLASH_SPI_CTRL_spi_fifo_control  ---------------------
// SVD Line: 7813

unsigned int FLASH_SPI_CTRL_spi_fifo_control __AT (0x40150018);



// -----------------  Field Item: FLASH_SPI_CTRL_spi_fifo_control_rx_fifo_clr  --------------------
// SVD Line: 7822

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_rx_fifo_clr
//    <name> rx_fifo_clr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_fifo_control ) </loc>
//      <o.0..0> rx_fifo_clr
//    </check>
//  </item>
//  


// -----------------  Field Item: FLASH_SPI_CTRL_spi_fifo_control_tx_fifo_clr  --------------------
// SVD Line: 7828

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_tx_fifo_clr
//    <name> tx_fifo_clr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40150018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_fifo_control ) </loc>
//      <o.1..1> tx_fifo_clr
//    </check>
//  </item>
//  


// ---------------------  Register RTree: FLASH_SPI_CTRL_spi_fifo_control  ------------------------
// SVD Line: 7813

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_fifo_control
//    <name> spi_fifo_control </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150018) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_fifo_control >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_fifo_control = (FLASH_SPI_CTRL_spi_fifo_control & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_rx_fifo_clr </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_fifo_control_tx_fifo_clr </item>
//  </rtree>
//  


// --------------------  Register Item Address: FLASH_SPI_CTRL_spi_cs_size  -----------------------
// SVD Line: 7836

unsigned int FLASH_SPI_CTRL_spi_cs_size __AT (0x4015001C);



// --------------------  Field Item: FLASH_SPI_CTRL_spi_cs_size_spi_cs_num  -----------------------
// SVD Line: 7845

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_cs_num
//    <name> spi_cs_num </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4015001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_cs_size ) </loc>
//      <o.0..0> spi_cs_num
//    </check>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_cs_size_spi_size  ------------------------
// SVD Line: 7851

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_size
//    <name> spi_size </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4015001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_cs_size >> 1) & 0x3), ((FLASH_SPI_CTRL_spi_cs_size = (FLASH_SPI_CTRL_spi_cs_size & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_cs_size_spi_128m  ------------------------
// SVD Line: 7857

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_128m
//    <name> spi_128m </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4015001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_cs_size ) </loc>
//      <o.3..3> spi_128m
//    </check>
//  </item>
//  


// -----------------------  Register RTree: FLASH_SPI_CTRL_spi_cs_size  ---------------------------
// SVD Line: 7836

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_cs_size
//    <name> spi_cs_size </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015001C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_cs_size >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_cs_size = (FLASH_SPI_CTRL_spi_cs_size & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_cs_num </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_size </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_cs_size_spi_128m </item>
//  </rtree>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_spi_read_cmd  -----------------------
// SVD Line: 7865

unsigned int FLASH_SPI_CTRL_spi_read_cmd __AT (0x40150020);



// ------------------  Field Item: FLASH_SPI_CTRL_spi_read_cmd_qread_cmd_int  ---------------------
// SVD Line: 7874

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_qread_cmd_int
//    <name> qread_cmd_int </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_read_cmd >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: FLASH_SPI_CTRL_spi_read_cmd_fread_cmd  -----------------------
// SVD Line: 7880

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_fread_cmd
//    <name> fread_cmd </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40150020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_read_cmd >> 8) & 0xFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: FLASH_SPI_CTRL_spi_read_cmd_read_cmd  ------------------------
// SVD Line: 7886

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_read_cmd
//    <name> read_cmd </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40150020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_read_cmd >> 16) & 0xFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_spi_read_cmd_protect  ------------------------
// SVD Line: 7892

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_protect
//    <name> protect </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40150020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_read_cmd >> 24) & 0xFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: FLASH_SPI_CTRL_spi_read_cmd  --------------------------
// SVD Line: 7865

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_read_cmd
//    <name> spi_read_cmd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150020) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_read_cmd >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_read_cmd = (FLASH_SPI_CTRL_spi_read_cmd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_qread_cmd_int </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_fread_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_read_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_read_cmd_protect </item>
//  </rtree>
//  


// ------------------  Register Item Address: FLASH_SPI_CTRL_spi_nand_config  ---------------------
// SVD Line: 7900

unsigned int FLASH_SPI_CTRL_spi_nand_config __AT (0x40150024);



// -------------------  Field Item: FLASH_SPI_CTRL_spi_nand_config_nand_sel  ----------------------
// SVD Line: 7909

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_nand_sel
//    <name> nand_sel </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_nand_config ) </loc>
//      <o.0..0> nand_sel
//    </check>
//  </item>
//  


// ------------------  Field Item: FLASH_SPI_CTRL_spi_nand_config_nand_addr  ----------------------
// SVD Line: 7915

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_nand_addr
//    <name> nand_addr </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40150024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_nand_config >> 1) & 0x3), ((FLASH_SPI_CTRL_spi_nand_config = (FLASH_SPI_CTRL_spi_nand_config & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: FLASH_SPI_CTRL_spi_nand_config  -------------------------
// SVD Line: 7900

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config
//    <name> spi_nand_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150024) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_nand_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_nand_config = (FLASH_SPI_CTRL_spi_nand_config & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_nand_sel </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config_nand_addr </item>
//  </rtree>
//  


// -----------------  Register Item Address: FLASH_SPI_CTRL_spi_nand_config2  ---------------------
// SVD Line: 7923

unsigned int FLASH_SPI_CTRL_spi_nand_config2 __AT (0x40150028);



// ----------------  Field Item: FLASH_SPI_CTRL_spi_nand_config2_get_sts_addr  --------------------
// SVD Line: 7932

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_get_sts_addr
//    <name> get_sts_addr </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_nand_config2 >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: FLASH_SPI_CTRL_spi_nand_config2_program_exe_cmd  ------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_program_exe_cmd
//    <name> program_exe_cmd </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40150028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_nand_config2 >> 8) & 0xFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: FLASH_SPI_CTRL_spi_nand_config2_sts_qip  ----------------------
// SVD Line: 7944

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_sts_qip
//    <name> sts_qip </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40150028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_nand_config2 >> 16) & 0xFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register RTree: FLASH_SPI_CTRL_spi_nand_config2  ------------------------
// SVD Line: 7923

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config2
//    <name> spi_nand_config2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150028) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_nand_config2 >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_nand_config2 = (FLASH_SPI_CTRL_spi_nand_config2 & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_get_sts_addr </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_program_exe_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_nand_config2_sts_qip </item>
//  </rtree>
//  


// -------------  Register Item Address: FLASH_SPI_CTRL_spi_256_512_flash_config  -----------------
// SVD Line: 7952

unsigned int FLASH_SPI_CTRL_spi_256_512_flash_config __AT (0x4015002C);



// -----------  Field Item: FLASH_SPI_CTRL_spi_256_512_flash_config_four_byte_addr  ---------------
// SVD Line: 7961

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_four_byte_addr
//    <name> four_byte_addr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4015002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_256_512_flash_config ) </loc>
//      <o.0..0> four_byte_addr
//    </check>
//  </item>
//  


// -----------  Field Item: FLASH_SPI_CTRL_spi_256_512_flash_config_dummy_cycle_en  ---------------
// SVD Line: 7967

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_dummy_cycle_en
//    <name> dummy_cycle_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4015002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_spi_256_512_flash_config ) </loc>
//      <o.1..1> dummy_cycle_en
//    </check>
//  </item>
//  


// -----------------  Register RTree: FLASH_SPI_CTRL_spi_256_512_flash_config  --------------------
// SVD Line: 7952

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_256_512_flash_config
//    <name> spi_256_512_flash_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015002C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_256_512_flash_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_256_512_flash_config = (FLASH_SPI_CTRL_spi_256_512_flash_config & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_four_byte_addr </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_256_512_flash_config_dummy_cycle_en </item>
//  </rtree>
//  


// ---------------  Register Item Address: FLASH_SPI_CTRL_spi_128_flash_config  -------------------
// SVD Line: 7975

unsigned int FLASH_SPI_CTRL_spi_128_flash_config __AT (0x40150030);



// -------------  Field Item: FLASH_SPI_CTRL_spi_128_flash_config_first_128m_cmd  -----------------
// SVD Line: 7984

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_first_128m_cmd
//    <name> first_128m_cmd </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40150030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_128_flash_config >> 0) & 0xFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: FLASH_SPI_CTRL_spi_128_flash_config_second_128m_cmd  ----------------
// SVD Line: 7990

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_second_128m_cmd
//    <name> second_128m_cmd </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40150030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_128_flash_config >> 8) & 0xFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: FLASH_SPI_CTRL_spi_128_flash_config_third_128m_cmd  -----------------
// SVD Line: 7996

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_third_128m_cmd
//    <name> third_128m_cmd </name>
//    <rw> 
//    <i> [Bits 23..16] RW (@ 0x40150030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_128_flash_config >> 16) & 0xFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: FLASH_SPI_CTRL_spi_128_flash_config_fourth_128m_cmd  ----------------
// SVD Line: 8002

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_fourth_128m_cmd
//    <name> fourth_128m_cmd </name>
//    <rw> 
//    <i> [Bits 31..24] RW (@ 0x40150030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_spi_128_flash_config >> 24) & 0xFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register RTree: FLASH_SPI_CTRL_spi_128_flash_config  ----------------------
// SVD Line: 7975

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_spi_128_flash_config
//    <name> spi_128_flash_config </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150030) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_spi_128_flash_config >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_spi_128_flash_config = (FLASH_SPI_CTRL_spi_128_flash_config & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_first_128m_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_second_128m_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_third_128m_cmd </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_spi_128_flash_config_fourth_128m_cmd </item>
//  </rtree>
//  


// -------------------  Register Item Address: FLASH_SPI_CTRL_timeout_value  ----------------------
// SVD Line: 8010

unsigned int FLASH_SPI_CTRL_timeout_value __AT (0x40150034);



// -----------------  Field Item: FLASH_SPI_CTRL_timeout_value_timeout_value  ---------------------
// SVD Line: 8019

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_timeout_value_timeout_value
//    <name> timeout_value </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((FLASH_SPI_CTRL_timeout_value >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_timeout_value = (FLASH_SPI_CTRL_timeout_value & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_timeout_value  --------------------------
// SVD Line: 8010

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_timeout_value
//    <name> timeout_value </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150034) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_timeout_value >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_timeout_value = (FLASH_SPI_CTRL_timeout_value & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_timeout_value_timeout_value </item>
//  </rtree>
//  


// ---------------------  Register Item Address: FLASH_SPI_CTRL_tsus_tres  ------------------------
// SVD Line: 8027

unsigned int FLASH_SPI_CTRL_tsus_tres __AT (0x4015003C);



// ---------------------  Field Item: FLASH_SPI_CTRL_tsus_tres_tsus_value  ------------------------
// SVD Line: 8036

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_tsus_value
//    <name> tsus_value </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4015003C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_SPI_CTRL_tsus_tres >> 0) & 0xFFFF), ((FLASH_SPI_CTRL_tsus_tres = (FLASH_SPI_CTRL_tsus_tres & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: FLASH_SPI_CTRL_tsus_tres_tres_value  ------------------------
// SVD Line: 8042

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_tres_value
//    <name> tres_value </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x4015003C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((FLASH_SPI_CTRL_tsus_tres >> 16) & 0xFFFF), ((FLASH_SPI_CTRL_tsus_tres = (FLASH_SPI_CTRL_tsus_tres & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_tsus_tres  ----------------------------
// SVD Line: 8027

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_tsus_tres
//    <name> tsus_tres </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4015003C) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_tsus_tres >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_tsus_tres = (FLASH_SPI_CTRL_tsus_tres & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_tsus_value </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_tsus_tres_tres_value </item>
//  </rtree>
//  


// ---------------------  Register Item Address: FLASH_SPI_CTRL_flash_irq  ------------------------
// SVD Line: 8050

unsigned int FLASH_SPI_CTRL_flash_irq __AT (0x40150040);



// ----------------------  Field Item: FLASH_SPI_CTRL_flash_irq_reg_irq  --------------------------
// SVD Line: 8059

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_reg_irq
//    <name> reg_irq </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_flash_irq ) </loc>
//      <o.0..0> reg_irq
//    </check>
//  </item>
//  


// ------------------------  Register RTree: FLASH_SPI_CTRL_flash_irq  ----------------------------
// SVD Line: 8050

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq
//    <name> flash_irq </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150040) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_flash_irq >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_flash_irq = (FLASH_SPI_CTRL_flash_irq & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_reg_irq </item>
//  </rtree>
//  


// ------------------  Register Item Address: FLASH_SPI_CTRL_flash_irq_mask  ----------------------
// SVD Line: 8067

unsigned int FLASH_SPI_CTRL_flash_irq_mask __AT (0x40150044);



// -----------------  Field Item: FLASH_SPI_CTRL_flash_irq_mask_reg_irq_mask  ---------------------
// SVD Line: 8076

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_reg_irq_mask
//    <name> reg_irq_mask </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40150044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_flash_irq_mask ) </loc>
//      <o.0..0> reg_irq_mask
//    </check>
//  </item>
//  


// ---------------  Field Item: FLASH_SPI_CTRL_flash_irq_mask_tx_fifo_trig_mask  ------------------
// SVD Line: 8082

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_tx_fifo_trig_mask
//    <name> tx_fifo_trig_mask </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40150044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) FLASH_SPI_CTRL_flash_irq_mask ) </loc>
//      <o.1..1> tx_fifo_trig_mask
//    </check>
//  </item>
//  


// ---------------  Field Item: FLASH_SPI_CTRL_flash_irq_mask_tx_fifo_trig_cfg  -------------------
// SVD Line: 8088

//  <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_tx_fifo_trig_cfg
//    <name> tx_fifo_trig_cfg </name>
//    <rw> 
//    <i> [Bits 7..2] RW (@ 0x40150044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((FLASH_SPI_CTRL_flash_irq_mask >> 2) & 0x3F), ((FLASH_SPI_CTRL_flash_irq_mask = (FLASH_SPI_CTRL_flash_irq_mask & ~(0x3FUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: FLASH_SPI_CTRL_flash_irq_mask  -------------------------
// SVD Line: 8067

//  <rtree> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq_mask
//    <name> flash_irq_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40150044) reg description: </i>
//    <loc> ( (unsigned int)((FLASH_SPI_CTRL_flash_irq_mask >> 0) & 0xFFFFFFFF), ((FLASH_SPI_CTRL_flash_irq_mask = (FLASH_SPI_CTRL_flash_irq_mask & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_reg_irq_mask </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_tx_fifo_trig_mask </item>
//    <item> SFDITEM_FIELD__FLASH_SPI_CTRL_flash_irq_mask_tx_fifo_trig_cfg </item>
//  </rtree>
//  


// -----------------------------  Peripheral View: FLASH_SPI_CTRL  --------------------------------
// SVD Line: 7634

//  <view> FLASH_SPI_CTRL
//    <name> FLASH_SPI_CTRL </name>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_cmd_addr </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_block_size </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_data_fifo </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_status </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_rx_status </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_fifo_control </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_cs_size </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_read_cmd </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_nand_config2 </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_256_512_flash_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_spi_128_flash_config </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_timeout_value </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_tsus_tres </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq </item>
//    <item> SFDITEM_REG__FLASH_SPI_CTRL_flash_irq_mask </item>
//  </view>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg0  ----------------------------
// SVD Line: 8109

unsigned int sys_ctrl_cgu_cfg0 __AT (0x40000000);



// ----------------------------  Register Item: sys_ctrl_cgu_cfg0  --------------------------------
// SVD Line: 8109

//  <item> SFDITEM_REG__sys_ctrl_cgu_cfg0
//    <name> cgu_cfg0 </name>
//    <i> [Bits 31..0] RW (@ 0x40000000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_cgu_cfg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg0 = (sys_ctrl_cgu_cfg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg1  ----------------------------
// SVD Line: 8119

unsigned int sys_ctrl_cgu_cfg1 __AT (0x40000004);



// ---------------------  Field Item: sys_ctrl_cgu_cfg1_auto_cg_mem_ctrl  -------------------------
// SVD Line: 8128

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_auto_cg_mem_ctrl
//    <name> auto_cg_mem_ctrl </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40000004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg1 >> 0) & 0x3F), ((sys_ctrl_cgu_cfg1 = (sys_ctrl_cgu_cfg1 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg1_div_i2s_denom  --------------------------
// SVD Line: 8134

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_div_i2s_denom
//    <name> div_i2s_denom </name>
//    <rw> 
//    <i> [Bits 9..6] RW (@ 0x40000004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg1 >> 6) & 0xF), ((sys_ctrl_cgu_cfg1 = (sys_ctrl_cgu_cfg1 & ~(0xFUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg1_div_i2s_update  --------------------------
// SVD Line: 8140

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_div_i2s_update
//    <name> div_i2s_update </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg1 ) </loc>
//      <o.10..10> div_i2s_update
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_cgu_cfg1_sel_clk_i2s  ---------------------------
// SVD Line: 8146

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_sel_clk_i2s
//    <name> sel_clk_i2s </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg1 ) </loc>
//      <o.11..11> sel_clk_i2s
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg1_sel_clk_audio_enc  ------------------------
// SVD Line: 8152

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_sel_clk_audio_enc
//    <name> sel_clk_audio_enc </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg1 ) </loc>
//      <o.12..12> sel_clk_audio_enc
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_cgu_cfg1_sel_clk_ks  ----------------------------
// SVD Line: 8158

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_sel_clk_ks
//    <name> sel_clk_ks </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg1 ) </loc>
//      <o.13..13> sel_clk_ks
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg1  -------------------------------
// SVD Line: 8119

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg1
//    <name> cgu_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000004) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg1 = (sys_ctrl_cgu_cfg1 & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_auto_cg_mem_ctrl </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_div_i2s_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_div_i2s_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_sel_clk_i2s </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_sel_clk_audio_enc </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg1_sel_clk_ks </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg2  ----------------------------
// SVD Line: 8166

unsigned int sys_ctrl_cgu_cfg2 __AT (0x40000008);



// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_dma_gate  -------------------------
// SVD Line: 8175

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_dma_gate
//    <name> ahb_clk_dma_gate </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.0..0> ahb_clk_dma_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_lle_gate  -------------------------
// SVD Line: 8181

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_lle_gate
//    <name> ahb_clk_lle_gate </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.1..1> ahb_clk_lle_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_cpu_gate  -------------------------
// SVD Line: 8187

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cpu_gate
//    <name> ahb_clk_cpu_gate </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.2..2> ahb_clk_cpu_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_cache_gate  ------------------------
// SVD Line: 8193

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cache_gate
//    <name> ahb_clk_cache_gate </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.3..3> ahb_clk_cache_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_rom_gate  -------------------------
// SVD Line: 8199

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_rom_gate
//    <name> ahb_clk_rom_gate </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.4..4> ahb_clk_rom_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_sm0_gate  -------------------------
// SVD Line: 8205

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm0_gate
//    <name> ahb_clk_sm0_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.5..5> ahb_clk_sm0_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_sm1_gate  -------------------------
// SVD Line: 8211

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm1_gate
//    <name> ahb_clk_sm1_gate </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.6..6> ahb_clk_sm1_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_sm2_gate  -------------------------
// SVD Line: 8217

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm2_gate
//    <name> ahb_clk_sm2_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.7..7> ahb_clk_sm2_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg2_ahb_clk_aon_gate  -------------------------
// SVD Line: 8223

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aon_gate
//    <name> ahb_clk_aon_gate </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg2 ) </loc>
//      <o.8..8> ahb_clk_aon_gate
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg2  -------------------------------
// SVD Line: 8166

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg2
//    <name> cgu_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000008) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg2 = (sys_ctrl_cgu_cfg2 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_dma_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_lle_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cpu_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_cache_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_rom_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_sm2_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg2_ahb_clk_aon_gate </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg3  ----------------------------
// SVD Line: 8231

unsigned int sys_ctrl_cgu_cfg3 __AT (0x4000000C);



// -------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_sysctrl_gate  -----------------------
// SVD Line: 8240

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_sysctrl_gate
//    <name> apb_clk_sysctrl_gate </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.0..0> apb_clk_sysctrl_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_wdt_gate  -------------------------
// SVD Line: 8246

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_wdt_gate
//    <name> apb_clk_wdt_gate </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.1..1> apb_clk_wdt_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_timer0_gate  -----------------------
// SVD Line: 8252

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer0_gate
//    <name> apb_clk_timer0_gate </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.2..2> apb_clk_timer0_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_timer1_gate  -----------------------
// SVD Line: 8258

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer1_gate
//    <name> apb_clk_timer1_gate </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.3..3> apb_clk_timer1_gate
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_audio_enc_gate  ----------------------
// SVD Line: 8264

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_audio_enc_gate
//    <name> apb_clk_audio_enc_gate </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.4..4> apb_clk_audio_enc_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_pwm_gate  -------------------------
// SVD Line: 8270

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_pwm_gate
//    <name> apb_clk_pwm_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.5..5> apb_clk_pwm_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_iomux_gate  ------------------------
// SVD Line: 8276

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_iomux_gate
//    <name> apb_clk_iomux_gate </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.6..6> apb_clk_iomux_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_trng_gate  ------------------------
// SVD Line: 8282

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_trng_gate
//    <name> apb_clk_trng_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.7..7> apb_clk_trng_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_pdm_gate  -------------------------
// SVD Line: 8288

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_pdm_gate
//    <name> apb_clk_pdm_gate </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.8..8> apb_clk_pdm_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_qdec_gate  ------------------------
// SVD Line: 8294

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_qdec_gate
//    <name> apb_clk_qdec_gate </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.9..9> apb_clk_qdec_gate
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg3_apb_clk_key_scanner_gate  ---------------------
// SVD Line: 8300

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_key_scanner_gate
//    <name> apb_clk_key_scanner_gate </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000000C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg3 ) </loc>
//      <o.10..10> apb_clk_key_scanner_gate
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg3  -------------------------------
// SVD Line: 8231

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg3
//    <name> cgu_cfg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000000C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg3 = (sys_ctrl_cgu_cfg3 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_sysctrl_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_wdt_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_timer1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_audio_enc_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_pwm_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_iomux_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_trng_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_pdm_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_qdec_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg3_apb_clk_key_scanner_gate </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg4  ----------------------------
// SVD Line: 8308

unsigned int sys_ctrl_cgu_cfg4 __AT (0x40000010);



// ------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_sysctrl_gate_dr  ---------------------
// SVD Line: 8317

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_sysctrl_gate_dr
//    <name> apb_clk_sysctrl_gate_dr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.0..0> apb_clk_sysctrl_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_wdt_gate_dr  -----------------------
// SVD Line: 8323

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_wdt_gate_dr
//    <name> apb_clk_wdt_gate_dr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.1..1> apb_clk_wdt_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_timer0_gate_dr  ----------------------
// SVD Line: 8329

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer0_gate_dr
//    <name> apb_clk_timer0_gate_dr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.2..2> apb_clk_timer0_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_timer1_gate_dr  ----------------------
// SVD Line: 8335

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer1_gate_dr
//    <name> apb_clk_timer1_gate_dr </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.3..3> apb_clk_timer1_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_audio_enc_gate_dr  --------------------
// SVD Line: 8341

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_audio_enc_gate_dr
//    <name> apb_clk_audio_enc_gate_dr </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.4..4> apb_clk_audio_enc_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_pwm_gate_dr  -----------------------
// SVD Line: 8347

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_pwm_gate_dr
//    <name> apb_clk_pwm_gate_dr </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.5..5> apb_clk_pwm_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_iomux_gate_dr  ----------------------
// SVD Line: 8353

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_iomux_gate_dr
//    <name> apb_clk_iomux_gate_dr </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.6..6> apb_clk_iomux_gate_dr
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg4_apb_clk_trng_gate_dr  -----------------------
// SVD Line: 8359

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_trng_gate_dr
//    <name> apb_clk_trng_gate_dr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg4 ) </loc>
//      <o.7..7> apb_clk_trng_gate_dr
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg4  -------------------------------
// SVD Line: 8308

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg4
//    <name> cgu_cfg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000010) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg4 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg4 = (sys_ctrl_cgu_cfg4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_sysctrl_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_wdt_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_timer1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_audio_enc_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_pwm_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_iomux_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg4_apb_clk_trng_gate_dr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg5  ----------------------------
// SVD Line: 8367

unsigned int sys_ctrl_cgu_cfg5 __AT (0x40000014);



// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_timer0_gate  -------------------------
// SVD Line: 8376

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer0_gate
//    <name> fclk_timer0_gate </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.0..0> fclk_timer0_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_timer1_gate  -------------------------
// SVD Line: 8382

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer1_gate
//    <name> fclk_timer1_gate </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.1..1> fclk_timer1_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_audio_enc_gate  -----------------------
// SVD Line: 8388

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_audio_enc_gate
//    <name> fclk_audio_enc_gate </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.2..2> fclk_audio_enc_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_flash_gate  -------------------------
// SVD Line: 8394

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_flash_gate
//    <name> fclk_flash_gate </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.3..3> fclk_flash_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_uart0_gate  -------------------------
// SVD Line: 8400

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_uart0_gate
//    <name> fclk_uart0_gate </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.4..4> fclk_uart0_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_uart1_gate  -------------------------
// SVD Line: 8406

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_uart1_gate
//    <name> fclk_uart1_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.5..5> fclk_uart1_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_qspi_gate  --------------------------
// SVD Line: 8412

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_qspi_gate
//    <name> fclk_qspi_gate </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.6..6> fclk_qspi_gate
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_spi_gate  --------------------------
// SVD Line: 8418

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_spi_gate
//    <name> fclk_spi_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.7..7> fclk_spi_gate
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg5_fclk_i2s_gate  --------------------------
// SVD Line: 8424

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_i2s_gate
//    <name> fclk_i2s_gate </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg5 ) </loc>
//      <o.8..8> fclk_i2s_gate
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg5  -------------------------------
// SVD Line: 8367

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg5
//    <name> cgu_cfg5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000014) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg5 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg5 = (sys_ctrl_cgu_cfg5 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_timer1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_audio_enc_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_flash_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_uart0_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_uart1_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_qspi_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_spi_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg5_fclk_i2s_gate </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg6  ----------------------------
// SVD Line: 8432

unsigned int sys_ctrl_cgu_cfg6 __AT (0x40000018);



// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_timer0_gate_dr  -----------------------
// SVD Line: 8441

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer0_gate_dr
//    <name> fclk_timer0_gate_dr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.0..0> fclk_timer0_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_timer1_gate_dr  -----------------------
// SVD Line: 8447

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer1_gate_dr
//    <name> fclk_timer1_gate_dr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.1..1> fclk_timer1_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_audio_enc_gate_dr  ----------------------
// SVD Line: 8453

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_audio_enc_gate_dr
//    <name> fclk_audio_enc_gate_dr </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.2..2> fclk_audio_enc_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_flash_gate_dr  ------------------------
// SVD Line: 8459

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_flash_gate_dr
//    <name> fclk_flash_gate_dr </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.3..3> fclk_flash_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_uart0_gate_dr  ------------------------
// SVD Line: 8465

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_uart0_gate_dr
//    <name> fclk_uart0_gate_dr </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.4..4> fclk_uart0_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_uart1_gate_dr  ------------------------
// SVD Line: 8471

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_uart1_gate_dr
//    <name> fclk_uart1_gate_dr </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.5..5> fclk_uart1_gate_dr
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_qspi_gate_dr  ------------------------
// SVD Line: 8477

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_qspi_gate_dr
//    <name> fclk_qspi_gate_dr </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.6..6> fclk_qspi_gate_dr
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_spi_gate_dr  -------------------------
// SVD Line: 8483

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_spi_gate_dr
//    <name> fclk_spi_gate_dr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.7..7> fclk_spi_gate_dr
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg6_fclk_i2s_gate_dr  -------------------------
// SVD Line: 8489

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_i2s_gate_dr
//    <name> fclk_i2s_gate_dr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg6 ) </loc>
//      <o.8..8> fclk_i2s_gate_dr
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg6  -------------------------------
// SVD Line: 8432

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg6
//    <name> cgu_cfg6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000018) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg6 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg6 = (sys_ctrl_cgu_cfg6 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_timer1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_audio_enc_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_flash_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_uart0_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_uart1_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_qspi_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_spi_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg6_fclk_i2s_gate_dr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg7  ----------------------------
// SVD Line: 8497

unsigned int sys_ctrl_cgu_cfg7 __AT (0x4000001C);



// -----------------------  Field Item: sys_ctrl_cgu_cfg7_lle_hclk_gate  --------------------------
// SVD Line: 8506

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_hclk_gate
//    <name> lle_hclk_gate </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.0..0> lle_hclk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cc1_clk_gate  -------------------------
// SVD Line: 8512

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc1_clk_gate
//    <name> lle_cc1_clk_gate </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.1..1> lle_cc1_clk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cc2_clk_gate  -------------------------
// SVD Line: 8518

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc2_clk_gate
//    <name> lle_cc2_clk_gate </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.2..2> lle_cc2_clk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_aes_clk_gate  -------------------------
// SVD Line: 8524

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_aes_clk_gate
//    <name> lle_aes_clk_gate </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.3..3> lle_aes_clk_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate  -----------------------
// SVD Line: 8530

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate
//    <name> lle_rfctrl_clk_gate </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.4..4> lle_rfctrl_clk_gate
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate  ----------------------
// SVD Line: 8536

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate
//    <name> lle_decoder_hclk_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.5..5> lle_decoder_hclk_gate
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate  ----------------------
// SVD Line: 8542

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate
//    <name> lle_encoder_hclk_gate </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.6..6> lle_encoder_hclk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_crc_clk_gate  -------------------------
// SVD Line: 8548

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_crc_clk_gate
//    <name> lle_crc_clk_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.7..7> lle_crc_clk_gate
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg7_lle_whitening_clk_gate  ----------------------
// SVD Line: 8554

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_whitening_clk_gate
//    <name> lle_whitening_clk_gate </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.8..8> lle_whitening_clk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cte_clk_gate  -------------------------
// SVD Line: 8560

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cte_clk_gate
//    <name> lle_cte_clk_gate </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.9..9> lle_cte_clk_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_cgu_cfg7_lle_hclk_gate_dr  -------------------------
// SVD Line: 8566

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_hclk_gate_dr
//    <name> lle_hclk_gate_dr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.10..10> lle_hclk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cc1_clk_gate_dr  -----------------------
// SVD Line: 8572

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc1_clk_gate_dr
//    <name> lle_cc1_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.11..11> lle_cc1_clk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cc2_clk_gate_dr  -----------------------
// SVD Line: 8578

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc2_clk_gate_dr
//    <name> lle_cc2_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.12..12> lle_cc2_clk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_aes_clk_gate_dr  -----------------------
// SVD Line: 8584

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_aes_clk_gate_dr
//    <name> lle_aes_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.13..13> lle_aes_clk_gate_dr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate_dr  ----------------------
// SVD Line: 8590

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate_dr
//    <name> lle_rfctrl_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.14..14> lle_rfctrl_clk_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate_dr  ---------------------
// SVD Line: 8596

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate_dr
//    <name> lle_decoder_hclk_gate_dr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.15..15> lle_decoder_hclk_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate_dr  ---------------------
// SVD Line: 8602

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate_dr
//    <name> lle_encoder_hclk_gate_dr </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.16..16> lle_encoder_hclk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_crc_clk_gate_dr  -----------------------
// SVD Line: 8608

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_crc_clk_gate_dr
//    <name> lle_crc_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.17..17> lle_crc_clk_gate_dr
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_cgu_cfg7_lle_whitening_clk_gate_dr  --------------------
// SVD Line: 8614

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_whitening_clk_gate_dr
//    <name> lle_whitening_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.18..18> lle_whitening_clk_gate_dr
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_cgu_cfg7_lle_cte_clk_gate_dr  -----------------------
// SVD Line: 8620

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cte_clk_gate_dr
//    <name> lle_cte_clk_gate_dr </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4000001C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg7 ) </loc>
//      <o.19..19> lle_cte_clk_gate_dr
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg7  -------------------------------
// SVD Line: 8497

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg7
//    <name> cgu_cfg7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000001C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg7 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg7 = (sys_ctrl_cgu_cfg7 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_hclk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc1_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc2_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_aes_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_crc_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_whitening_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cte_clk_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_hclk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc1_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cc2_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_aes_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_rfctrl_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_decoder_hclk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_encoder_hclk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_crc_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_whitening_clk_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg7_lle_cte_clk_gate_dr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_rstu_cfg0  ---------------------------
// SVD Line: 8628

unsigned int sys_ctrl_rstu_cfg0 __AT (0x40000020);



// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_rom_sw  --------------------------
// SVD Line: 8637

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_rom_sw
//    <name> hrstn_rom_sw </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.0..0> hrstn_rom_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_sm0_sw  --------------------------
// SVD Line: 8643

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm0_sw
//    <name> hrstn_sm0_sw </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.1..1> hrstn_sm0_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_sm1_sw  --------------------------
// SVD Line: 8649

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm1_sw
//    <name> hrstn_sm1_sw </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.2..2> hrstn_sm1_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_sm2_sw  --------------------------
// SVD Line: 8655

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm2_sw
//    <name> hrstn_sm2_sw </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.3..3> hrstn_sm2_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_rstu_cfg0_hrstn_dma_sw  --------------------------
// SVD Line: 8661

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_dma_sw
//    <name> hrstn_dma_sw </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg0 ) </loc>
//      <o.4..4> hrstn_dma_sw
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_rstu_cfg0  -------------------------------
// SVD Line: 8628

//  <rtree> SFDITEM_REG__sys_ctrl_rstu_cfg0
//    <name> rstu_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000020) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_rstu_cfg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rstu_cfg0 = (sys_ctrl_rstu_cfg0 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_rom_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm0_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm1_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_sm2_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg0_hrstn_dma_sw </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_rstu_cfg1  ---------------------------
// SVD Line: 8669

unsigned int sys_ctrl_rstu_cfg1 __AT (0x40000024);



// ----------------------  Field Item: sys_ctrl_rstu_cfg1_prstn_gpio1_sw  -------------------------
// SVD Line: 8678

//  <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_prstn_gpio1_sw
//    <name> prstn_gpio1_sw </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_rstu_cfg1 ) </loc>
//      <o.0..0> prstn_gpio1_sw
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_rstu_cfg1  -------------------------------
// SVD Line: 8669

//  <rtree> SFDITEM_REG__sys_ctrl_rstu_cfg1
//    <name> rstu_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000024) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_rstu_cfg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rstu_cfg1 = (sys_ctrl_rstu_cfg1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_rstu_cfg1_prstn_gpio1_sw </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_sys_ctrl_0  ---------------------------
// SVD Line: 8686

unsigned int sys_ctrl_sys_ctrl_0 __AT (0x40000028);



// ---------------------  Field Item: sys_ctrl_sys_ctrl_0_sel_sys_dcachen  ------------------------
// SVD Line: 8695

//  <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_sel_sys_dcachen
//    <name> sel_sys_dcachen </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_ctrl_0 ) </loc>
//      <o.0..0> sel_sys_dcachen
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_sys_ctrl_0  ------------------------------
// SVD Line: 8686

//  <rtree> SFDITEM_REG__sys_ctrl_sys_ctrl_0
//    <name> sys_ctrl_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000028) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_ctrl_0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_ctrl_0 = (sys_ctrl_sys_ctrl_0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_ctrl_0_sel_sys_dcachen </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg8  ----------------------------
// SVD Line: 8703

unsigned int sys_ctrl_cgu_cfg8 __AT (0x4000002C);



// -----------------------  Field Item: sys_ctrl_cgu_cfg8_div_adc_denom  --------------------------
// SVD Line: 8712

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_denom
//    <name> div_adc_denom </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4000002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg8 >> 0) & 0x3F), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_cgu_cfg8_div_adc_num  ---------------------------
// SVD Line: 8718

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_num
//    <name> div_adc_num </name>
//    <rw> 
//    <i> [Bits 11..6] RW (@ 0x4000002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg8 >> 6) & 0x3F), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0x3FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg8_div_adc_update  --------------------------
// SVD Line: 8724

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_update
//    <name> div_adc_update </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x4000002C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg8 ) </loc>
//      <o.12..12> div_adc_update
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg8  -------------------------------
// SVD Line: 8703

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg8
//    <name> cgu_cfg8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000002C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg8 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg8 = (sys_ctrl_cgu_cfg8 & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_num </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg8_div_adc_update </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_dma_ctrl_0  ---------------------------
// SVD Line: 8732

unsigned int sys_ctrl_dma_ctrl_0 __AT (0x40000030);



// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch0_sel  --------------------------
// SVD Line: 8741

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch0_sel
//    <name> dma_ch0_sel </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 0) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch1_sel  --------------------------
// SVD Line: 8747

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch1_sel
//    <name> dma_ch1_sel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 4) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch2_sel  --------------------------
// SVD Line: 8753

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch2_sel
//    <name> dma_ch2_sel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 8) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch3_sel  --------------------------
// SVD Line: 8759

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch3_sel
//    <name> dma_ch3_sel </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 12) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch4_sel  --------------------------
// SVD Line: 8765

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch4_sel
//    <name> dma_ch4_sel </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 16) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch5_sel  --------------------------
// SVD Line: 8771

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch5_sel
//    <name> dma_ch5_sel </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 20) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch6_sel  --------------------------
// SVD Line: 8777

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch6_sel
//    <name> dma_ch6_sel </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 24) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_0_dma_ch7_sel  --------------------------
// SVD Line: 8783

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch7_sel
//    <name> dma_ch7_sel </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40000030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_0 >> 28) & 0xF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_dma_ctrl_0  ------------------------------
// SVD Line: 8732

//  <rtree> SFDITEM_REG__sys_ctrl_dma_ctrl_0
//    <name> dma_ctrl_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000030) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_dma_ctrl_0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_dma_ctrl_0 = (sys_ctrl_dma_ctrl_0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch0_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch1_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch2_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch3_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch4_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch5_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch6_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_0_dma_ch7_sel </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_dma_ctrl_1  ---------------------------
// SVD Line: 8791

unsigned int sys_ctrl_dma_ctrl_1 __AT (0x40000034);



// -----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch8_sel  --------------------------
// SVD Line: 8800

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch8_sel
//    <name> dma_ch8_sel </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 0) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch9_sel  --------------------------
// SVD Line: 8806

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch9_sel
//    <name> dma_ch9_sel </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 4) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch10_sel  --------------------------
// SVD Line: 8812

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch10_sel
//    <name> dma_ch10_sel </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 8) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch11_sel  --------------------------
// SVD Line: 8818

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch11_sel
//    <name> dma_ch11_sel </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 12) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch12_sel  --------------------------
// SVD Line: 8824

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch12_sel
//    <name> dma_ch12_sel </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 16) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch13_sel  --------------------------
// SVD Line: 8830

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch13_sel
//    <name> dma_ch13_sel </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 20) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch14_sel  --------------------------
// SVD Line: 8836

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch14_sel
//    <name> dma_ch14_sel </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 24) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dma_ctrl_1_dma_ch15_sel  --------------------------
// SVD Line: 8842

//  <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch15_sel
//    <name> dma_ch15_sel </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40000034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dma_ctrl_1 >> 28) & 0xF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_dma_ctrl_1  ------------------------------
// SVD Line: 8791

//  <rtree> SFDITEM_REG__sys_ctrl_dma_ctrl_1
//    <name> dma_ctrl_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000034) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_dma_ctrl_1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_dma_ctrl_1 = (sys_ctrl_dma_ctrl_1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch8_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch9_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch10_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch11_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch12_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch13_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch14_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dma_ctrl_1_dma_ch15_sel </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_pll_ctrl_reg  --------------------------
// SVD Line: 8850

unsigned int sys_ctrl_pll_ctrl_reg __AT (0x40000040);



// --------------------------  Register Item: sys_ctrl_pll_ctrl_reg  ------------------------------
// SVD Line: 8850

//  <item> SFDITEM_REG__sys_ctrl_pll_ctrl_reg
//    <name> pll_ctrl_reg </name>
//    <i> [Bits 31..0] RW (@ 0x40000040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_pll_ctrl_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_pll_ctrl_reg = (sys_ctrl_pll_ctrl_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register Item Address: sys_ctrl_ana_ctrl_reg  --------------------------
// SVD Line: 8860

unsigned int sys_ctrl_ana_ctrl_reg __AT (0x40000044);



// ----------------  Field Item: sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pdr_rstn  -------------------
// SVD Line: 8869

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pdr_rstn
//    <name> reg_bypass_pmu_pdr_rstn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.0..0> reg_bypass_pmu_pdr_rstn
//    </check>
//  </item>
//  


// ----------------  Field Item: sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pvd_rstn  -------------------
// SVD Line: 8875

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pvd_rstn
//    <name> reg_bypass_pmu_pvd_rstn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.1..1> reg_bypass_pmu_pvd_rstn
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_reg_pmu_pvd_pol  -----------------------
// SVD Line: 8881

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_pmu_pvd_pol
//    <name> reg_pmu_pvd_pol </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.2..2> reg_pmu_pvd_pol
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_pmu_pdr_en  ------------------------
// SVD Line: 8887

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pdr_en
//    <name> int_pmu_pdr_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.3..3> int_pmu_pdr_en
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_ana_ctrl_reg_int_pmu_pvd_en  ------------------------
// SVD Line: 8893

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pvd_en
//    <name> int_pmu_pvd_en </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.4..4> int_pmu_pvd_en
//    </check>
//  </item>
//  


// ----------------  Field Item: sys_ctrl_ana_ctrl_reg_int_rcmfd_trim_done_en  --------------------
// SVD Line: 8899

//  <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_rcmfd_trim_done_en
//    <name> int_rcmfd_trim_done_en </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_ana_ctrl_reg ) </loc>
//      <o.5..5> int_rcmfd_trim_done_en
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_ana_ctrl_reg  -----------------------------
// SVD Line: 8860

//  <rtree> SFDITEM_REG__sys_ctrl_ana_ctrl_reg
//    <name> ana_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000044) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_ana_ctrl_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_ana_ctrl_reg = (sys_ctrl_ana_ctrl_reg & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pdr_rstn </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_bypass_pmu_pvd_rstn </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_reg_pmu_pvd_pol </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pdr_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_pmu_pvd_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_ana_ctrl_reg_int_rcmfd_trim_done_en </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_qdec_cfg  ----------------------------
// SVD Line: 8907

unsigned int sys_ctrl_qdec_cfg __AT (0x40000054);



// -------------------  Field Item: sys_ctrl_qdec_cfg_qdec_slclk_eq_sysclk  -----------------------
// SVD Line: 8916

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_slclk_eq_sysclk
//    <name> qdec_slclk_eq_sysclk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.0..0> qdec_slclk_eq_sysclk
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_div_qdec_denom  --------------------------
// SVD Line: 8922

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_div_qdec_denom
//    <name> div_qdec_denom </name>
//    <rw> 
//    <i> [Bits 10..1] RW (@ 0x40000054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_qdec_cfg >> 1) & 0x3FF), ((sys_ctrl_qdec_cfg = (sys_ctrl_qdec_cfg & ~(0x3FFUL << 1 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_div_qdec_update  -------------------------
// SVD Line: 8928

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_div_qdec_update
//    <name> div_qdec_update </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.11..11> div_qdec_update
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_fclk_qdec_gate  --------------------------
// SVD Line: 8934

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_fclk_qdec_gate
//    <name> fclk_qdec_gate </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.12..12> fclk_qdec_gate
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_qdec_cfg_fclk_qdec_gate_dr  ------------------------
// SVD Line: 8940

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_fclk_qdec_gate_dr
//    <name> fclk_qdec_gate_dr </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.13..13> fclk_qdec_gate_dr
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_qdec_cfg_rstn_qdec_sw  ---------------------------
// SVD Line: 8946

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_rstn_qdec_sw
//    <name> rstn_qdec_sw </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.14..14> rstn_qdec_sw
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_qdec_cfg_sel_clk_qdec  ---------------------------
// SVD Line: 8952

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_sel_clk_qdec
//    <name> sel_clk_qdec </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.15..15> sel_clk_qdec
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_qdec_index_cfg  --------------------------
// SVD Line: 8958

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_cfg
//    <name> qdec_index_cfg </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x40000054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_qdec_cfg >> 16) & 0x7), ((sys_ctrl_qdec_cfg = (sys_ctrl_qdec_cfg & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_qdec_cfg_qdec_index_sel  --------------------------
// SVD Line: 8964

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_sel
//    <name> qdec_index_sel </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.19..19> qdec_index_sel
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_qdec_cfg_qdec_index_reg_en  ------------------------
// SVD Line: 8970

//  <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_reg_en
//    <name> qdec_index_reg_en </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40000054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_qdec_cfg ) </loc>
//      <o.20..20> qdec_index_reg_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_qdec_cfg  -------------------------------
// SVD Line: 8907

//  <rtree> SFDITEM_REG__sys_ctrl_qdec_cfg
//    <name> qdec_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000054) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_qdec_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_qdec_cfg = (sys_ctrl_qdec_cfg & ~(0x1FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_slclk_eq_sysclk </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_div_qdec_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_div_qdec_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_fclk_qdec_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_fclk_qdec_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_rstn_qdec_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_sel_clk_qdec </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_cfg </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_sel </item>
//    <item> SFDITEM_FIELD__sys_ctrl_qdec_cfg_qdec_index_reg_en </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_sys_io_status  -------------------------
// SVD Line: 8978

unsigned int sys_ctrl_sys_io_status __AT (0x40000060);



// --------------------------  Register Item: sys_ctrl_sys_io_status  -----------------------------
// SVD Line: 8978

//  <item> SFDITEM_REG__sys_ctrl_sys_io_status
//    <name> sys_io_status </name>
//    <i> [Bits 31..0] RW (@ 0x40000060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_io_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_status = (sys_ctrl_sys_io_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register Item Address: sys_ctrl_sys_io_wk_source  ------------------------
// SVD Line: 8988

unsigned int sys_ctrl_sys_io_wk_source __AT (0x40000064);



// ---------------  Field Item: sys_ctrl_sys_io_wk_source_sys_io_wk_source_lsb  -------------------
// SVD Line: 8997

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_wk_source_sys_io_wk_source_lsb
//    <name> sys_io_wk_source_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_io_wk_source >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_wk_source = (sys_ctrl_sys_io_wk_source & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_sys_io_wk_source  ---------------------------
// SVD Line: 8988

//  <rtree> SFDITEM_REG__sys_ctrl_sys_io_wk_source
//    <name> sys_io_wk_source </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000064) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_io_wk_source >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_wk_source = (sys_ctrl_sys_io_wk_source & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_wk_source_sys_io_wk_source_lsb </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_sys_io_in_status  ------------------------
// SVD Line: 9005

unsigned int sys_ctrl_sys_io_in_status __AT (0x40000068);



// ---------------------  Field Item: sys_ctrl_sys_io_in_status_io_in_lsb  ------------------------
// SVD Line: 9014

//  <item> SFDITEM_FIELD__sys_ctrl_sys_io_in_status_io_in_lsb
//    <name> io_in_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_sys_io_in_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_in_status = (sys_ctrl_sys_io_in_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_sys_io_in_status  ---------------------------
// SVD Line: 9005

//  <rtree> SFDITEM_REG__sys_ctrl_sys_io_in_status
//    <name> sys_io_in_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000068) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_io_in_status >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_io_in_status = (sys_ctrl_sys_io_in_status & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_io_in_status_io_in_lsb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_p_cap_ctrl  ---------------------------
// SVD Line: 9022

unsigned int sys_ctrl_p_cap_ctrl __AT (0x40000070);



// -----------------------  Field Item: sys_ctrl_p_cap_ctrl_p_cap_mode  ---------------------------
// SVD Line: 9031

//  <item> SFDITEM_FIELD__sys_ctrl_p_cap_ctrl_p_cap_mode
//    <name> p_cap_mode </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40000070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_p_cap_ctrl >> 0) & 0x7), ((sys_ctrl_p_cap_ctrl = (sys_ctrl_p_cap_ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_p_cap_ctrl_p_cap_in0_sel  -------------------------
// SVD Line: 9037

//  <item> SFDITEM_FIELD__sys_ctrl_p_cap_ctrl_p_cap_in0_sel
//    <name> p_cap_in0_sel </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000070) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_p_cap_ctrl ) </loc>
//      <o.3..3> p_cap_in0_sel
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_p_cap_ctrl  ------------------------------
// SVD Line: 9022

//  <rtree> SFDITEM_REG__sys_ctrl_p_cap_ctrl
//    <name> p_cap_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000070) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_p_cap_ctrl >> 0) & 0xFFFFFFFF), ((sys_ctrl_p_cap_ctrl = (sys_ctrl_p_cap_ctrl & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_p_cap_ctrl_p_cap_mode </item>
//    <item> SFDITEM_FIELD__sys_ctrl_p_cap_ctrl_p_cap_in0_sel </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_sys_eco_reg  --------------------------
// SVD Line: 9045

unsigned int sys_ctrl_sys_eco_reg __AT (0x40000074);



// -----------------------  Field Item: sys_ctrl_sys_eco_reg_sys_eco_0  ---------------------------
// SVD Line: 9054

//  <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_sys_eco_0
//    <name> sys_eco_0 </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_sys_eco_reg >> 0) & 0xFFFF), ((sys_ctrl_sys_eco_reg = (sys_ctrl_sys_eco_reg & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_sys_eco_reg_sys_eco_1  ---------------------------
// SVD Line: 9060

//  <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_sys_eco_1
//    <name> sys_eco_1 </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40000074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_sys_eco_reg >> 16) & 0xFFFF), ((sys_ctrl_sys_eco_reg = (sys_ctrl_sys_eco_reg & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_sys_eco_reg  ------------------------------
// SVD Line: 9045

//  <rtree> SFDITEM_REG__sys_ctrl_sys_eco_reg
//    <name> sys_eco_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000074) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_eco_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_eco_reg = (sys_ctrl_sys_eco_reg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_sys_eco_0 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_eco_reg_sys_eco_1 </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_sys_lock  ----------------------------
// SVD Line: 9068

unsigned int sys_ctrl_sys_lock __AT (0x4000007C);



// --------------------------  Field Item: sys_ctrl_sys_lock_lock_sw  -----------------------------
// SVD Line: 9077

//  <item> SFDITEM_FIELD__sys_ctrl_sys_lock_lock_sw
//    <name> lock_sw </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000007C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_sys_lock ) </loc>
//      <o.0..0> lock_sw
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_sys_lock  -------------------------------
// SVD Line: 9068

//  <rtree> SFDITEM_REG__sys_ctrl_sys_lock
//    <name> sys_lock </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000007C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_sys_lock >> 0) & 0xFFFFFFFF), ((sys_ctrl_sys_lock = (sys_ctrl_sys_lock & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_sys_lock_lock_sw </item>
//  </rtree>
//  


// -------------------------  Register Item Address: sys_ctrl_usb_cfg  ----------------------------
// SVD Line: 9085

unsigned int sys_ctrl_usb_cfg __AT (0x40000080);



// -----------------------  Field Item: sys_ctrl_usb_cfg_div_usb_denom  ---------------------------
// SVD Line: 9094

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_div_usb_denom
//    <name> div_usb_denom </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_usb_cfg >> 0) & 0xF), ((sys_ctrl_usb_cfg = (sys_ctrl_usb_cfg & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_usb_cfg_div_usb_update  --------------------------
// SVD Line: 9100

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_div_usb_update
//    <name> div_usb_update </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.4..4> div_usb_update
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_usb_cfg_fclk_usb_gate  ---------------------------
// SVD Line: 9106

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_fclk_usb_gate
//    <name> fclk_usb_gate </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.5..5> fclk_usb_gate
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_usb_cfg_fclk_usb_gate_dr  -------------------------
// SVD Line: 9112

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_fclk_usb_gate_dr
//    <name> fclk_usb_gate_dr </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.6..6> fclk_usb_gate_dr
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_usb_cfg_ahb_clk_usb_gate  -------------------------
// SVD Line: 9118

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_ahb_clk_usb_gate
//    <name> ahb_clk_usb_gate </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.7..7> ahb_clk_usb_gate
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_usb_cfg_ahb_clk_usb_gate_dr  ------------------------
// SVD Line: 9124

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_ahb_clk_usb_gate_dr
//    <name> ahb_clk_usb_gate_dr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.8..8> ahb_clk_usb_gate_dr
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_usb_cfg_rstn_usb_sw  ----------------------------
// SVD Line: 9130

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_rstn_usb_sw
//    <name> rstn_usb_sw </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.9..9> rstn_usb_sw
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_usb_cfg_hrstn_usb_sw  ---------------------------
// SVD Line: 9136

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_hrstn_usb_sw
//    <name> hrstn_usb_sw </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.10..10> hrstn_usb_sw
//    </check>
//  </item>
//  


// -------------------------  Field Item: sys_ctrl_usb_cfg_usb_id_sw  -----------------------------
// SVD Line: 9142

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_usb_id_sw
//    <name> usb_id_sw </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.11..11> usb_id_sw
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_usb_cfg_usb_id_mode  ----------------------------
// SVD Line: 9148

//  <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_usb_id_mode
//    <name> usb_id_mode </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40000080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_usb_cfg ) </loc>
//      <o.12..12> usb_id_mode
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_usb_cfg  --------------------------------
// SVD Line: 9085

//  <rtree> SFDITEM_REG__sys_ctrl_usb_cfg
//    <name> usb_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000080) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_usb_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_usb_cfg = (sys_ctrl_usb_cfg & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_div_usb_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_div_usb_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_fclk_usb_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_fclk_usb_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_ahb_clk_usb_gate </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_ahb_clk_usb_gate_dr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_rstn_usb_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_hrstn_usb_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_usb_id_sw </item>
//    <item> SFDITEM_FIELD__sys_ctrl_usb_cfg_usb_id_mode </item>
//  </rtree>
//  


// -------------------------  Register Item Address: sys_ctrl_chip_id  ----------------------------
// SVD Line: 9156

unsigned int sys_ctrl_chip_id __AT (0x40000160);



// -------------------------  Field Item: sys_ctrl_chip_id_version_id  ----------------------------
// SVD Line: 9165

//  <item> SFDITEM_FIELD__sys_ctrl_chip_id_version_id
//    <name> version_id </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40000160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_chip_id >> 0) & 0xF), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sys_ctrl_chip_id_metal_id  -----------------------------
// SVD Line: 9171

//  <item> SFDITEM_FIELD__sys_ctrl_chip_id_metal_id
//    <name> metal_id </name>
//    <rw> 
//    <i> [Bits 8..4] RW (@ 0x40000160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_chip_id >> 4) & 0x1F), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0x1FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sys_ctrl_chip_id_bond_id  ------------------------------
// SVD Line: 9177

//  <item> SFDITEM_FIELD__sys_ctrl_chip_id_bond_id
//    <name> bond_id </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40000160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_chip_id >> 9) & 0x7), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sys_ctrl_chip_id_prod_id  ------------------------------
// SVD Line: 9183

//  <item> SFDITEM_FIELD__sys_ctrl_chip_id_prod_id
//    <name> prod_id </name>
//    <rw> 
//    <i> [Bits 31..12] RW (@ 0x40000160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_chip_id >> 12) & 0xFFFFF), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0xFFFFFUL << 12 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_chip_id  --------------------------------
// SVD Line: 9156

//  <rtree> SFDITEM_REG__sys_ctrl_chip_id
//    <name> chip_id </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000160) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_chip_id >> 0) & 0xFFFFFFFF), ((sys_ctrl_chip_id = (sys_ctrl_chip_id & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_chip_id_version_id </item>
//    <item> SFDITEM_FIELD__sys_ctrl_chip_id_metal_id </item>
//    <item> SFDITEM_FIELD__sys_ctrl_chip_id_bond_id </item>
//    <item> SFDITEM_FIELD__sys_ctrl_chip_id_prod_id </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_rf_ctrl0  ----------------------------
// SVD Line: 9191

unsigned int sys_ctrl_rf_ctrl0 __AT (0x40000164);



// ----------------------------  Register Item: sys_ctrl_rf_ctrl0  --------------------------------
// SVD Line: 9191

//  <item> SFDITEM_REG__sys_ctrl_rf_ctrl0
//    <name> rf_ctrl0 </name>
//    <i> [Bits 31..0] RW (@ 0x40000164) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_rf_ctrl0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rf_ctrl0 = (sys_ctrl_rf_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: sys_ctrl_rf_ctrl1  ----------------------------
// SVD Line: 9201

unsigned int sys_ctrl_rf_ctrl1 __AT (0x40000168);



// --------------------  Field Item: sys_ctrl_rf_ctrl1_reg_rcosc_trim_rtc  ------------------------
// SVD Line: 9210

//  <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl1_reg_rcosc_trim_rtc
//    <name> reg_rcosc_trim_rtc </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40000168) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_rf_ctrl1 >> 0) & 0x3F), ((sys_ctrl_rf_ctrl1 = (sys_ctrl_rf_ctrl1 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_rf_ctrl1_reg_rcosc_trim_fine_rtc  ---------------------
// SVD Line: 9216

//  <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl1_reg_rcosc_trim_fine_rtc
//    <name> reg_rcosc_trim_fine_rtc </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40000168) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_rf_ctrl1 >> 6) & 0x3), ((sys_ctrl_rf_ctrl1 = (sys_ctrl_rf_ctrl1 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_rf_ctrl1_reg_sparertc_rtc  -------------------------
// SVD Line: 9222

//  <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl1_reg_sparertc_rtc
//    <name> reg_sparertc_rtc </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40000168) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_rf_ctrl1 >> 8) & 0x7), ((sys_ctrl_rf_ctrl1 = (sys_ctrl_rf_ctrl1 & ~(0x7UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_rf_ctrl1  -------------------------------
// SVD Line: 9201

//  <rtree> SFDITEM_REG__sys_ctrl_rf_ctrl1
//    <name> rf_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000168) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_rf_ctrl1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_rf_ctrl1 = (sys_ctrl_rf_ctrl1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl1_reg_rcosc_trim_rtc </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl1_reg_rcosc_trim_fine_rtc </item>
//    <item> SFDITEM_FIELD__sys_ctrl_rf_ctrl1_reg_sparertc_rtc </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_mem_cfg_reg0  --------------------------
// SVD Line: 9230

unsigned int sys_ctrl_mem_cfg_reg0 __AT (0x40000170);



// ---------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_sys_mem00  ------------------------
// SVD Line: 9239

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_sys_mem00
//    <name> cfg_sys_mem00 </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 0) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_sys_mem10  ------------------------
// SVD Line: 9245

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_sys_mem10
//    <name> cfg_sys_mem10 </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 5) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_lle_mem0  -------------------------
// SVD Line: 9251

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_lle_mem0
//    <name> cfg_lle_mem0 </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 10) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_lle_mem1  -------------------------
// SVD Line: 9257

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_lle_mem1
//    <name> cfg_lle_mem1 </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 15) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_mem_cfg_reg0_cfg_rom  ---------------------------
// SVD Line: 9263

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_rom
//    <name> cfg_rom </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40000170) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg0 >> 20) & 0x1F), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_mem_cfg_reg0  -----------------------------
// SVD Line: 9230

//  <rtree> SFDITEM_REG__sys_ctrl_mem_cfg_reg0
//    <name> mem_cfg_reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000170) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_mem_cfg_reg0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_mem_cfg_reg0 = (sys_ctrl_mem_cfg_reg0 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_sys_mem00 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_sys_mem10 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_lle_mem0 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_lle_mem1 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg0_cfg_rom </item>
//  </rtree>
//  


// ----------------------  Register Item Address: sys_ctrl_mem_cfg_reg1  --------------------------
// SVD Line: 9271

unsigned int sys_ctrl_mem_cfg_reg1 __AT (0x40000174);



// -----------------  Field Item: sys_ctrl_mem_cfg_reg1_cfg_dcache_share_mem  ---------------------
// SVD Line: 9280

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_dcache_share_mem
//    <name> cfg_dcache_share_mem </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40000174) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg1 >> 0) & 0x1F), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_mem_cfg_reg1_cfg_dtag_mem  -------------------------
// SVD Line: 9286

//  <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_dtag_mem
//    <name> cfg_dtag_mem </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40000174) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_mem_cfg_reg1 >> 5) & 0x1F), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_mem_cfg_reg1  -----------------------------
// SVD Line: 9271

//  <rtree> SFDITEM_REG__sys_ctrl_mem_cfg_reg1
//    <name> mem_cfg_reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000174) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_mem_cfg_reg1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_mem_cfg_reg1 = (sys_ctrl_mem_cfg_reg1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_dcache_share_mem </item>
//    <item> SFDITEM_FIELD__sys_ctrl_mem_cfg_reg1_cfg_dtag_mem </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_remap_cfg  ---------------------------
// SVD Line: 9294

unsigned int sys_ctrl_remap_cfg __AT (0x40000178);



// -----------------------  Field Item: sys_ctrl_remap_cfg_start_remap  ---------------------------
// SVD Line: 9303

//  <item> SFDITEM_FIELD__sys_ctrl_remap_cfg_start_remap
//    <name> start_remap </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000178) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_remap_cfg ) </loc>
//      <o.0..0> start_remap
//    </check>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_remap_cfg_remap_flag  ---------------------------
// SVD Line: 9309

//  <item> SFDITEM_FIELD__sys_ctrl_remap_cfg_remap_flag
//    <name> remap_flag </name>
//    <rw> 
//    <i> [Bits 4..1] RW (@ 0x40000178) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_remap_cfg >> 1) & 0xF), ((sys_ctrl_remap_cfg = (sys_ctrl_remap_cfg & ~(0xFUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_remap_cfg  -------------------------------
// SVD Line: 9294

//  <rtree> SFDITEM_REG__sys_ctrl_remap_cfg
//    <name> remap_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000178) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_remap_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_remap_cfg = (sys_ctrl_remap_cfg & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_remap_cfg_start_remap </item>
//    <item> SFDITEM_FIELD__sys_ctrl_remap_cfg_remap_flag </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_dbg_cfg_reg  --------------------------
// SVD Line: 9317

unsigned int sys_ctrl_dbg_cfg_reg __AT (0x40000190);



// -----------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_en_clk  --------------------------
// SVD Line: 9326

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_en_clk
//    <name> dbg_en_clk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000190) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_dbg_cfg_reg ) </loc>
//      <o.0..0> dbg_en_clk
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_sel_clk  --------------------------
// SVD Line: 9332

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_sel_clk
//    <name> dbg_sel_clk </name>
//    <rw> 
//    <i> [Bits 5..1] RW (@ 0x40000190) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dbg_cfg_reg >> 1) & 0x1F), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0x1FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_en_data  --------------------------
// SVD Line: 9338

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_en_data
//    <name> dbg_en_data </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000190) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_dbg_cfg_reg ) </loc>
//      <o.6..6> dbg_en_data
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_sel_data  -------------------------
// SVD Line: 9344

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_sel_data
//    <name> dbg_sel_data </name>
//    <rw> 
//    <i> [Bits 11..7] RW (@ 0x40000190) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dbg_cfg_reg >> 7) & 0x1F), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0x1FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: sys_ctrl_dbg_cfg_reg_dbg_swap  ---------------------------
// SVD Line: 9350

//  <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_swap
//    <name> dbg_swap </name>
//    <rw> 
//    <i> [Bits 16..12] RW (@ 0x40000190) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_dbg_cfg_reg >> 12) & 0x1F), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0x1FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_dbg_cfg_reg  ------------------------------
// SVD Line: 9317

//  <rtree> SFDITEM_REG__sys_ctrl_dbg_cfg_reg
//    <name> dbg_cfg_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000190) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_dbg_cfg_reg >> 0) & 0xFFFFFFFF), ((sys_ctrl_dbg_cfg_reg = (sys_ctrl_dbg_cfg_reg & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_en_clk </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_sel_clk </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_en_data </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_sel_data </item>
//    <item> SFDITEM_FIELD__sys_ctrl_dbg_cfg_reg_dbg_swap </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_io_vdd_ok  ---------------------------
// SVD Line: 9358

unsigned int sys_ctrl_io_vdd_ok __AT (0x400001C4);



// -----------------------  Field Item: sys_ctrl_io_vdd_ok_sys_io_vddok  --------------------------
// SVD Line: 9367

//  <item> SFDITEM_FIELD__sys_ctrl_io_vdd_ok_sys_io_vddok
//    <name> sys_io_vddok </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400001C4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_io_vdd_ok ) </loc>
//      <o.0..0> sys_io_vddok
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_io_vdd_ok  -------------------------------
// SVD Line: 9358

//  <rtree> SFDITEM_REG__sys_ctrl_io_vdd_ok
//    <name> io_vdd_ok </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001C4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_io_vdd_ok >> 0) & 0xFFFFFFFF), ((sys_ctrl_io_vdd_ok = (sys_ctrl_io_vdd_ok & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_io_vdd_ok_sys_io_vddok </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_vld_clk_rd  ---------------------------
// SVD Line: 9375

unsigned int sys_ctrl_vld_clk_rd __AT (0x400001C8);



// ---------------------------  Register Item: sys_ctrl_vld_clk_rd  -------------------------------
// SVD Line: 9375

//  <item> SFDITEM_REG__sys_ctrl_vld_clk_rd
//    <name> vld_clk_rd </name>
//    <i> [Bits 31..0] RW (@ 0x400001C8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_vld_clk_rd >> 0) & 0xFFFFFFFF), ((sys_ctrl_vld_clk_rd = (sys_ctrl_vld_clk_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: sys_ctrl_vld_clk_rd1  --------------------------
// SVD Line: 9385

unsigned int sys_ctrl_vld_clk_rd1 __AT (0x400001CC);



// -------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk0_clk_qdec  -----------------------
// SVD Line: 9394

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_clk_qdec
//    <name> vld_clk0_clk_qdec </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.0..0> vld_clk0_clk_qdec
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk1_clk_qdec  -----------------------
// SVD Line: 9400

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_clk_qdec
//    <name> vld_clk1_clk_qdec </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.1..1> vld_clk1_clk_qdec
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk0_glc_fast  -----------------------
// SVD Line: 9406

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_glc_fast
//    <name> vld_clk0_glc_fast </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.2..2> vld_clk0_glc_fast
//    </check>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk1_glc_fast  -----------------------
// SVD Line: 9412

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_glc_fast
//    <name> vld_clk1_glc_fast </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.3..3> vld_clk1_glc_fast
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk0_timer0_fast  ---------------------
// SVD Line: 9418

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_timer0_fast
//    <name> vld_clk0_timer0_fast </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.4..4> vld_clk0_timer0_fast
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_vld_clk_rd1_vld_clk1_timer0_fast  ---------------------
// SVD Line: 9424

//  <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_timer0_fast
//    <name> vld_clk1_timer0_fast </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400001CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_vld_clk_rd1 ) </loc>
//      <o.5..5> vld_clk1_timer0_fast
//    </check>
//  </item>
//  


// --------------------------  Register RTree: sys_ctrl_vld_clk_rd1  ------------------------------
// SVD Line: 9385

//  <rtree> SFDITEM_REG__sys_ctrl_vld_clk_rd1
//    <name> vld_clk_rd1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001CC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_vld_clk_rd1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_vld_clk_rd1 = (sys_ctrl_vld_clk_rd1 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_clk_qdec </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_clk_qdec </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_glc_fast </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_glc_fast </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk0_timer0_fast </item>
//    <item> SFDITEM_FIELD__sys_ctrl_vld_clk_rd1_vld_clk1_timer0_fast </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io0  ---------------------------
// SVD Line: 9432

unsigned int sys_ctrl_reg_rd_io0 __AT (0x400001D0);



// ---------------------  Field Item: sys_ctrl_reg_rd_io0_reg_rd_io_o_lsb  ------------------------
// SVD Line: 9441

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io0_reg_rd_io_o_lsb
//    <name> reg_rd_io_o_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io0 = (sys_ctrl_reg_rd_io0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io0  ------------------------------
// SVD Line: 9432

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io0
//    <name> reg_rd_io0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io0 = (sys_ctrl_reg_rd_io0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io0_reg_rd_io_o_lsb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io1  ---------------------------
// SVD Line: 9449

unsigned int sys_ctrl_reg_rd_io1 __AT (0x400001D4);



// --------------------  Field Item: sys_ctrl_reg_rd_io1_reg_rd_io_oe_lsb  ------------------------
// SVD Line: 9458

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io1_reg_rd_io_oe_lsb
//    <name> reg_rd_io_oe_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io1 = (sys_ctrl_reg_rd_io1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io1  ------------------------------
// SVD Line: 9449

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io1
//    <name> reg_rd_io1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io1 = (sys_ctrl_reg_rd_io1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io1_reg_rd_io_oe_lsb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io2  ---------------------------
// SVD Line: 9466

unsigned int sys_ctrl_reg_rd_io2 __AT (0x400001D8);



// --------------------  Field Item: sys_ctrl_reg_rd_io2_reg_rd_io_ie_lsb  ------------------------
// SVD Line: 9475

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io2_reg_rd_io_ie_lsb
//    <name> reg_rd_io_ie_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_reg_rd_io2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io2 = (sys_ctrl_reg_rd_io2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io2  ------------------------------
// SVD Line: 9466

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io2
//    <name> reg_rd_io2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001D8) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io2 = (sys_ctrl_reg_rd_io2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io2_reg_rd_io_ie_lsb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_reg_rd_io3  ---------------------------
// SVD Line: 9483

unsigned int sys_ctrl_reg_rd_io3 __AT (0x400001DC);



// ---------------------  Field Item: sys_ctrl_reg_rd_io3_reg_rd_io_o_msb  ------------------------
// SVD Line: 9492

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_o_msb
//    <name> reg_rd_io_o_msb </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400001DC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_reg_rd_io3 >> 0) & 0x3FF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_reg_rd_io3_reg_rd_io_oe_msb  ------------------------
// SVD Line: 9498

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_oe_msb
//    <name> reg_rd_io_oe_msb </name>
//    <rw> 
//    <i> [Bits 19..10] RW (@ 0x400001DC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_reg_rd_io3 >> 10) & 0x3FF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0x3FFUL << 10 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_reg_rd_io3_reg_rd_io_ie_msb  ------------------------
// SVD Line: 9504

//  <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_ie_msb
//    <name> reg_rd_io_ie_msb </name>
//    <rw> 
//    <i> [Bits 29..20] RW (@ 0x400001DC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_reg_rd_io3 >> 20) & 0x3FF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0x3FFUL << 20 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_reg_rd_io3  ------------------------------
// SVD Line: 9483

//  <rtree> SFDITEM_REG__sys_ctrl_reg_rd_io3
//    <name> reg_rd_io3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001DC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_reg_rd_io3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_reg_rd_io3 = (sys_ctrl_reg_rd_io3 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_o_msb </item>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_oe_msb </item>
//    <item> SFDITEM_FIELD__sys_ctrl_reg_rd_io3_reg_rd_io_ie_msb </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_clk_out_func_cfg  ------------------------
// SVD Line: 9512

unsigned int sys_ctrl_clk_out_func_cfg __AT (0x400001E0);



// ---------------  Field Item: sys_ctrl_clk_out_func_cfg_div_clkout_func_denom  ------------------
// SVD Line: 9521

//  <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_div_clkout_func_denom
//    <name> div_clkout_func_denom </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400001E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_clk_out_func_cfg >> 0) & 0x3FF), ((sys_ctrl_clk_out_func_cfg = (sys_ctrl_clk_out_func_cfg & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: sys_ctrl_clk_out_func_cfg_div_clkout_func_update  ------------------
// SVD Line: 9527

//  <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_div_clkout_func_update
//    <name> div_clkout_func_update </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400001E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_clk_out_func_cfg ) </loc>
//      <o.10..10> div_clkout_func_update
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_clk_out_func_cfg_en_clkout_func  ----------------------
// SVD Line: 9533

//  <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_en_clkout_func
//    <name> en_clkout_func </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400001E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_clk_out_func_cfg ) </loc>
//      <o.11..11> en_clkout_func
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_clk_out_func_cfg_sel_clk_func_out  ---------------------
// SVD Line: 9539

//  <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_sel_clk_func_out
//    <name> sel_clk_func_out </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x400001E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_clk_out_func_cfg ) </loc>
//      <o.12..12> sel_clk_func_out
//    </check>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_clk_out_func_cfg  ---------------------------
// SVD Line: 9512

//  <rtree> SFDITEM_REG__sys_ctrl_clk_out_func_cfg
//    <name> clk_out_func_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001E0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_clk_out_func_cfg >> 0) & 0xFFFFFFFF), ((sys_ctrl_clk_out_func_cfg = (sys_ctrl_clk_out_func_cfg & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_div_clkout_func_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_div_clkout_func_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_en_clkout_func </item>
//    <item> SFDITEM_FIELD__sys_ctrl_clk_out_func_cfg_sel_clk_func_out </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG0  -----------------------
// SVD Line: 9547

unsigned int sys_ctrl_REG_GPIOTE_CONFIG0 __AT (0x400001F0);



// ---------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG0_gpiote_config0_mode  ------------------
// SVD Line: 9556

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG0_gpiote_config0_mode
//    <name> gpiote_config0_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400001F0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_REG_GPIOTE_CONFIG0 >> 0) & 0x3), ((sys_ctrl_REG_GPIOTE_CONFIG0 = (sys_ctrl_REG_GPIOTE_CONFIG0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG0  --------------------------
// SVD Line: 9547

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG0
//    <name> REG_GPIOTE_CONFIG0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001F0) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG0 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG0 = (sys_ctrl_REG_GPIOTE_CONFIG0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG0_gpiote_config0_mode </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG1  -----------------------
// SVD Line: 9564

unsigned int sys_ctrl_REG_GPIOTE_CONFIG1 __AT (0x400001F4);



// ---------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG1_gpiote_config1_mode  ------------------
// SVD Line: 9573

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG1_gpiote_config1_mode
//    <name> gpiote_config1_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400001F4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_REG_GPIOTE_CONFIG1 >> 0) & 0x3), ((sys_ctrl_REG_GPIOTE_CONFIG1 = (sys_ctrl_REG_GPIOTE_CONFIG1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG1  --------------------------
// SVD Line: 9564

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG1
//    <name> REG_GPIOTE_CONFIG1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001F4) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG1 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG1 = (sys_ctrl_REG_GPIOTE_CONFIG1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG1_gpiote_config1_mode </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG2  -----------------------
// SVD Line: 9581

unsigned int sys_ctrl_REG_GPIOTE_CONFIG2 __AT (0x400001F8);



// ---------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG2_gpiote_config2_mode  ------------------
// SVD Line: 9590

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG2_gpiote_config2_mode
//    <name> gpiote_config2_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400001F8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_REG_GPIOTE_CONFIG2 >> 0) & 0x3), ((sys_ctrl_REG_GPIOTE_CONFIG2 = (sys_ctrl_REG_GPIOTE_CONFIG2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG2  --------------------------
// SVD Line: 9581

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG2
//    <name> REG_GPIOTE_CONFIG2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001F8) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG2 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG2 = (sys_ctrl_REG_GPIOTE_CONFIG2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG2_gpiote_config2_mode </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG3  -----------------------
// SVD Line: 9598

unsigned int sys_ctrl_REG_GPIOTE_CONFIG3 __AT (0x400001FC);



// ---------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG3_gpiote_config3_mode  ------------------
// SVD Line: 9607

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG3_gpiote_config3_mode
//    <name> gpiote_config3_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400001FC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_REG_GPIOTE_CONFIG3 >> 0) & 0x3), ((sys_ctrl_REG_GPIOTE_CONFIG3 = (sys_ctrl_REG_GPIOTE_CONFIG3 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG3  --------------------------
// SVD Line: 9598

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG3
//    <name> REG_GPIOTE_CONFIG3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400001FC) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG3 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG3 = (sys_ctrl_REG_GPIOTE_CONFIG3 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG3_gpiote_config3_mode </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG4  -----------------------
// SVD Line: 9615

unsigned int sys_ctrl_REG_GPIOTE_CONFIG4 __AT (0x40000200);



// ---------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG4_gpiote_config4_mode  ------------------
// SVD Line: 9624

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG4_gpiote_config4_mode
//    <name> gpiote_config4_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000200) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_REG_GPIOTE_CONFIG4 >> 0) & 0x3), ((sys_ctrl_REG_GPIOTE_CONFIG4 = (sys_ctrl_REG_GPIOTE_CONFIG4 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG4  --------------------------
// SVD Line: 9615

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG4
//    <name> REG_GPIOTE_CONFIG4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000200) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG4 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG4 = (sys_ctrl_REG_GPIOTE_CONFIG4 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG4_gpiote_config4_mode </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG5  -----------------------
// SVD Line: 9632

unsigned int sys_ctrl_REG_GPIOTE_CONFIG5 __AT (0x40000204);



// ---------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG5_gpiote_config5_mode  ------------------
// SVD Line: 9641

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG5_gpiote_config5_mode
//    <name> gpiote_config5_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000204) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_REG_GPIOTE_CONFIG5 >> 0) & 0x3), ((sys_ctrl_REG_GPIOTE_CONFIG5 = (sys_ctrl_REG_GPIOTE_CONFIG5 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG5  --------------------------
// SVD Line: 9632

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG5
//    <name> REG_GPIOTE_CONFIG5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000204) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG5 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG5 = (sys_ctrl_REG_GPIOTE_CONFIG5 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG5_gpiote_config5_mode </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG6  -----------------------
// SVD Line: 9649

unsigned int sys_ctrl_REG_GPIOTE_CONFIG6 __AT (0x40000208);



// ---------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG6_gpiote_config6_mode  ------------------
// SVD Line: 9658

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG6_gpiote_config6_mode
//    <name> gpiote_config6_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40000208) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_REG_GPIOTE_CONFIG6 >> 0) & 0x3), ((sys_ctrl_REG_GPIOTE_CONFIG6 = (sys_ctrl_REG_GPIOTE_CONFIG6 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG6  --------------------------
// SVD Line: 9649

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG6
//    <name> REG_GPIOTE_CONFIG6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000208) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG6 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG6 = (sys_ctrl_REG_GPIOTE_CONFIG6 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG6_gpiote_config6_mode </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_REG_GPIOTE_CONFIG7  -----------------------
// SVD Line: 9666

unsigned int sys_ctrl_REG_GPIOTE_CONFIG7 __AT (0x4000020C);



// ---------------  Field Item: sys_ctrl_REG_GPIOTE_CONFIG7_gpiote_config7_mode  ------------------
// SVD Line: 9675

//  <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG7_gpiote_config7_mode
//    <name> gpiote_config7_mode </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000020C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_REG_GPIOTE_CONFIG7 >> 0) & 0x3), ((sys_ctrl_REG_GPIOTE_CONFIG7 = (sys_ctrl_REG_GPIOTE_CONFIG7 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_GPIOTE_CONFIG7  --------------------------
// SVD Line: 9666

//  <rtree> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG7
//    <name> REG_GPIOTE_CONFIG7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000020C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_GPIOTE_CONFIG7 >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_GPIOTE_CONFIG7 = (sys_ctrl_REG_GPIOTE_CONFIG7 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_GPIOTE_CONFIG7_gpiote_config7_mode </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_REG_DLY_CHAIN_EN  ------------------------
// SVD Line: 9683

unsigned int sys_ctrl_REG_DLY_CHAIN_EN __AT (0x40000210);



// -------------------  Field Item: sys_ctrl_REG_DLY_CHAIN_EN_dly_count_en  -----------------------
// SVD Line: 9692

//  <item> SFDITEM_FIELD__sys_ctrl_REG_DLY_CHAIN_EN_dly_count_en
//    <name> dly_count_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000210) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_REG_DLY_CHAIN_EN ) </loc>
//      <o.0..0> dly_count_en
//    </check>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_REG_DLY_CHAIN_EN  ---------------------------
// SVD Line: 9683

//  <rtree> SFDITEM_REG__sys_ctrl_REG_DLY_CHAIN_EN
//    <name> REG_DLY_CHAIN_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000210) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_DLY_CHAIN_EN >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_DLY_CHAIN_EN = (sys_ctrl_REG_DLY_CHAIN_EN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_DLY_CHAIN_EN_dly_count_en </item>
//  </rtree>
//  


// --------------------  Register Item Address: sys_ctrl_REG_DLY_CHAIN_CNT  -----------------------
// SVD Line: 9700

unsigned int sys_ctrl_REG_DLY_CHAIN_CNT __AT (0x40000214);



// ---------------------  Field Item: sys_ctrl_REG_DLY_CHAIN_CNT_dly_cnt  -------------------------
// SVD Line: 9709

//  <item> SFDITEM_FIELD__sys_ctrl_REG_DLY_CHAIN_CNT_dly_cnt
//    <name> dly_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000214) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sys_ctrl_REG_DLY_CHAIN_CNT >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_DLY_CHAIN_CNT = (sys_ctrl_REG_DLY_CHAIN_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_REG_DLY_CHAIN_CNT  ---------------------------
// SVD Line: 9700

//  <rtree> SFDITEM_REG__sys_ctrl_REG_DLY_CHAIN_CNT
//    <name> REG_DLY_CHAIN_CNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000214) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_DLY_CHAIN_CNT >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_DLY_CHAIN_CNT = (sys_ctrl_REG_DLY_CHAIN_CNT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_DLY_CHAIN_CNT_dly_cnt </item>
//  </rtree>
//  


// ---------------------  Register Item Address: sys_ctrl_REG_RSTNSRC_DET  ------------------------
// SVD Line: 9717

unsigned int sys_ctrl_REG_RSTNSRC_DET __AT (0x40000218);



// -------------------  Field Item: sys_ctrl_REG_RSTNSRC_DET_enable_rstnsrc  ----------------------
// SVD Line: 9726

//  <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_enable_rstnsrc
//    <name> enable_rstnsrc </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000218) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_REG_RSTNSRC_DET ) </loc>
//      <o.0..0> enable_rstnsrc
//    </check>
//  </item>
//  


// ----------------  Field Item: sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_chiprstn  -------------------
// SVD Line: 9732

//  <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_chiprstn
//    <name> det_rstnsrc_chiprstn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000218) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_REG_RSTNSRC_DET ) </loc>
//      <o.1..1> det_rstnsrc_chiprstn
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_wdt  ----------------------
// SVD Line: 9738

//  <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_wdt
//    <name> det_rstnsrc_wdt </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000218) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_REG_RSTNSRC_DET ) </loc>
//      <o.2..2> det_rstnsrc_wdt
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_pdr  ----------------------
// SVD Line: 9744

//  <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_pdr
//    <name> det_rstnsrc_pdr </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000218) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_REG_RSTNSRC_DET ) </loc>
//      <o.3..3> det_rstnsrc_pdr
//    </check>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_pvd  ----------------------
// SVD Line: 9750

//  <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_pvd
//    <name> det_rstnsrc_pvd </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000218) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_REG_RSTNSRC_DET ) </loc>
//      <o.4..4> det_rstnsrc_pvd
//    </check>
//  </item>
//  


// --------------  Field Item: sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_global_soft  ------------------
// SVD Line: 9756

//  <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_global_soft
//    <name> det_rstnsrc_global_soft </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000218) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_REG_RSTNSRC_DET ) </loc>
//      <o.5..5> det_rstnsrc_global_soft
//    </check>
//  </item>
//  


// -----------------  Field Item: sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_sysreq  --------------------
// SVD Line: 9762

//  <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_sysreq
//    <name> det_rstnsrc_sysreq </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000218) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_REG_RSTNSRC_DET ) </loc>
//      <o.6..6> det_rstnsrc_sysreq
//    </check>
//  </item>
//  


// ----------------  Field Item: sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_pmu_bod  --------------------
// SVD Line: 9768

//  <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_pmu_bod
//    <name> det_rstnsrc_pmu_bod </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000218) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_REG_RSTNSRC_DET ) </loc>
//      <o.7..7> det_rstnsrc_pmu_bod
//    </check>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_REG_RSTNSRC_DET  ----------------------------
// SVD Line: 9717

//  <rtree> SFDITEM_REG__sys_ctrl_REG_RSTNSRC_DET
//    <name> REG_RSTNSRC_DET </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000218) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_REG_RSTNSRC_DET >> 0) & 0xFFFFFFFF), ((sys_ctrl_REG_RSTNSRC_DET = (sys_ctrl_REG_RSTNSRC_DET & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_enable_rstnsrc </item>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_chiprstn </item>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_wdt </item>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_pdr </item>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_pvd </item>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_global_soft </item>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_sysreq </item>
//    <item> SFDITEM_FIELD__sys_ctrl_REG_RSTNSRC_DET_det_rstnsrc_pmu_bod </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_cgu_cfg9  ----------------------------
// SVD Line: 9776

unsigned int sys_ctrl_cgu_cfg9 __AT (0x4000021C);



// --------------------  Field Item: sys_ctrl_cgu_cfg9_div_qdec_pclk_denom  -----------------------
// SVD Line: 9785

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_qdec_pclk_denom
//    <name> div_qdec_pclk_denom </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000021C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg9 >> 0) & 0xF), ((sys_ctrl_cgu_cfg9 = (sys_ctrl_cgu_cfg9 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: sys_ctrl_cgu_cfg9_div_qdec_pclk_update  -----------------------
// SVD Line: 9791

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_qdec_pclk_update
//    <name> div_qdec_pclk_update </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000021C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg9 ) </loc>
//      <o.4..4> div_qdec_pclk_update
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_cgu_cfg9_div_sdm_denom  --------------------------
// SVD Line: 9797

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_sdm_denom
//    <name> div_sdm_denom </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x4000021C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_cgu_cfg9 >> 5) & 0x1F), ((sys_ctrl_cgu_cfg9 = (sys_ctrl_cgu_cfg9 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_cgu_cfg9_div_sdm_update  --------------------------
// SVD Line: 9803

//  <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_sdm_update
//    <name> div_sdm_update </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000021C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_cgu_cfg9 ) </loc>
//      <o.10..10> div_sdm_update
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: sys_ctrl_cgu_cfg9  -------------------------------
// SVD Line: 9776

//  <rtree> SFDITEM_REG__sys_ctrl_cgu_cfg9
//    <name> cgu_cfg9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000021C) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_cgu_cfg9 >> 0) & 0xFFFFFFFF), ((sys_ctrl_cgu_cfg9 = (sys_ctrl_cgu_cfg9 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_qdec_pclk_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_qdec_pclk_update </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_sdm_denom </item>
//    <item> SFDITEM_FIELD__sys_ctrl_cgu_cfg9_div_sdm_update </item>
//  </rtree>
//  


// ---------------------  Register Item Address: sys_ctrl_pwm_timer_b_inv  ------------------------
// SVD Line: 9811

unsigned int sys_ctrl_pwm_timer_b_inv __AT (0x40000220);



// ---------------------  Field Item: sys_ctrl_pwm_timer_b_inv_pwm_0b_inv  ------------------------
// SVD Line: 9820

//  <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_pwm_0b_inv
//    <name> pwm_0b_inv </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000220) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_pwm_timer_b_inv ) </loc>
//      <o.0..0> pwm_0b_inv
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_pwm_timer_b_inv_pwm_1b_inv  ------------------------
// SVD Line: 9826

//  <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_pwm_1b_inv
//    <name> pwm_1b_inv </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000220) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_pwm_timer_b_inv ) </loc>
//      <o.1..1> pwm_1b_inv
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_pwm_timer_b_inv_pwm_2b_inv  ------------------------
// SVD Line: 9832

//  <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_pwm_2b_inv
//    <name> pwm_2b_inv </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000220) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_pwm_timer_b_inv ) </loc>
//      <o.2..2> pwm_2b_inv
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_pwm_timer_b_inv_pwm_3b_inv  ------------------------
// SVD Line: 9838

//  <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_pwm_3b_inv
//    <name> pwm_3b_inv </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000220) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_pwm_timer_b_inv ) </loc>
//      <o.3..3> pwm_3b_inv
//    </check>
//  </item>
//  


// ------------------------  Register RTree: sys_ctrl_pwm_timer_b_inv  ----------------------------
// SVD Line: 9811

//  <rtree> SFDITEM_REG__sys_ctrl_pwm_timer_b_inv
//    <name> pwm_timer_b_inv </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000220) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_pwm_timer_b_inv >> 0) & 0xFFFFFFFF), ((sys_ctrl_pwm_timer_b_inv = (sys_ctrl_pwm_timer_b_inv & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_pwm_0b_inv </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_pwm_1b_inv </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_pwm_2b_inv </item>
//    <item> SFDITEM_FIELD__sys_ctrl_pwm_timer_b_inv_pwm_3b_inv </item>
//  </rtree>
//  


// -------------------  Register Item Address: sys_ctrl_lle_tbcu_sleep_inc  -----------------------
// SVD Line: 9846

unsigned int sys_ctrl_lle_tbcu_sleep_inc __AT (0x40000224);



// ------------------  Field Item: sys_ctrl_lle_tbcu_sleep_inc_sleep_fra_inc  ---------------------
// SVD Line: 9855

//  <item> SFDITEM_FIELD__sys_ctrl_lle_tbcu_sleep_inc_sleep_fra_inc
//    <name> sleep_fra_inc </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40000224) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_lle_tbcu_sleep_inc >> 0) & 0xFFFF), ((sys_ctrl_lle_tbcu_sleep_inc = (sys_ctrl_lle_tbcu_sleep_inc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: sys_ctrl_lle_tbcu_sleep_inc_sleep_int_inc  ---------------------
// SVD Line: 9861

//  <item> SFDITEM_FIELD__sys_ctrl_lle_tbcu_sleep_inc_sleep_int_inc
//    <name> sleep_int_inc </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x40000224) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sys_ctrl_lle_tbcu_sleep_inc >> 16) & 0x3F), ((sys_ctrl_lle_tbcu_sleep_inc = (sys_ctrl_lle_tbcu_sleep_inc & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: sys_ctrl_lle_tbcu_sleep_inc  --------------------------
// SVD Line: 9846

//  <rtree> SFDITEM_REG__sys_ctrl_lle_tbcu_sleep_inc
//    <name> lle_tbcu_sleep_inc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000224) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_lle_tbcu_sleep_inc >> 0) & 0xFFFFFFFF), ((sys_ctrl_lle_tbcu_sleep_inc = (sys_ctrl_lle_tbcu_sleep_inc & ~(0x3FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_lle_tbcu_sleep_inc_sleep_fra_inc </item>
//    <item> SFDITEM_FIELD__sys_ctrl_lle_tbcu_sleep_inc_sleep_int_inc </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sys_ctrl_RC16M_CFG  ---------------------------
// SVD Line: 9869

unsigned int sys_ctrl_RC16M_CFG __AT (0x40000230);



// -----------------------  Field Item: sys_ctrl_RC16M_CFG_rc16m_trim_t  --------------------------
// SVD Line: 9878

//  <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_rc16m_trim_t
//    <name> rc16m_trim_t </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40000230) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_RC16M_CFG >> 0) & 0xFFF), ((sys_ctrl_RC16M_CFG = (sys_ctrl_RC16M_CFG & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: sys_ctrl_RC16M_CFG_ref_cnt  -----------------------------
// SVD Line: 9884

//  <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_ref_cnt
//    <name> ref_cnt </name>
//    <rw> 
//    <i> [Bits 27..12] RW (@ 0x40000230) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sys_ctrl_RC16M_CFG >> 12) & 0xFFFF), ((sys_ctrl_RC16M_CFG = (sys_ctrl_RC16M_CFG & ~(0xFFFFUL << 12 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_RC16M_CFG_calrc16m_done  --------------------------
// SVD Line: 9890

//  <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_calrc16m_done
//    <name> calrc16m_done </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40000230) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_RC16M_CFG ) </loc>
//      <o.28..28> calrc16m_done
//    </check>
//  </item>
//  


// ---------------------  Field Item: sys_ctrl_RC16M_CFG_rc16_freq_ext_en  ------------------------
// SVD Line: 9896

//  <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_rc16_freq_ext_en
//    <name> rc16_freq_ext_en </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40000230) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_RC16M_CFG ) </loc>
//      <o.29..29> rc16_freq_ext_en
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_RC16M_CFG_rc16m_cal_en  --------------------------
// SVD Line: 9902

//  <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_rc16m_cal_en
//    <name> rc16m_cal_en </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40000230) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_RC16M_CFG ) </loc>
//      <o.30..30> rc16m_cal_en
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_RC16M_CFG  -------------------------------
// SVD Line: 9869

//  <rtree> SFDITEM_REG__sys_ctrl_RC16M_CFG
//    <name> RC16M_CFG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000230) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_RC16M_CFG >> 0) & 0xFFFFFFFF), ((sys_ctrl_RC16M_CFG = (sys_ctrl_RC16M_CFG & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_rc16m_trim_t </item>
//    <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_ref_cnt </item>
//    <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_calrc16m_done </item>
//    <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_rc16_freq_ext_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_RC16M_CFG_rc16m_cal_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: sys_ctrl_PMU_STATUS  ---------------------------
// SVD Line: 9910

unsigned int sys_ctrl_PMU_STATUS __AT (0x40000234);



// -----------------------  Field Item: sys_ctrl_PMU_STATUS_bor33_out12  --------------------------
// SVD Line: 9919

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_bor33_out12
//    <name> bor33_out12 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40000234) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_PMU_STATUS ) </loc>
//      <o.0..0> bor33_out12
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_PMU_STATUS_lvd33_out12  --------------------------
// SVD Line: 9925

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_lvd33_out12
//    <name> lvd33_out12 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40000234) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_PMU_STATUS ) </loc>
//      <o.1..1> lvd33_out12
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_PMU_STATUS_bk_por12_core  -------------------------
// SVD Line: 9931

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_bk_por12_core
//    <name> bk_por12_core </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40000234) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_PMU_STATUS ) </loc>
//      <o.2..2> bk_por12_core
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_PMU_STATUS_por12_core  ---------------------------
// SVD Line: 9937

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_por12_core
//    <name> por12_core </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40000234) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_PMU_STATUS ) </loc>
//      <o.3..3> por12_core
//    </check>
//  </item>
//  


// -----------------------  Field Item: sys_ctrl_PMU_STATUS_bod12_out12  --------------------------
// SVD Line: 9943

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_bod12_out12
//    <name> bod12_out12 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40000234) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_PMU_STATUS ) </loc>
//      <o.4..4> bod12_out12
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_PMU_STATUS_ldo_lvd_mode  --------------------------
// SVD Line: 9949

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_ldo_lvd_mode
//    <name> ldo_lvd_mode </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40000234) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_PMU_STATUS ) </loc>
//      <o.5..5> ldo_lvd_mode
//    </check>
//  </item>
//  


// --------------------------  Field Item: sys_ctrl_PMU_STATUS_ssok  ------------------------------
// SVD Line: 9955

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_ssok
//    <name> ssok </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40000234) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_PMU_STATUS ) </loc>
//      <o.6..6> ssok
//    </check>
//  </item>
//  


// ----------------------  Field Item: sys_ctrl_PMU_STATUS_adc_vtest_en  --------------------------
// SVD Line: 9961

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_adc_vtest_en
//    <name> adc_vtest_en </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40000234) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_PMU_STATUS ) </loc>
//      <o.7..7> adc_vtest_en
//    </check>
//  </item>
//  


// --------------------  Field Item: sys_ctrl_PMU_STATUS_pd_pga_asdm_vref  ------------------------
// SVD Line: 9967

//  <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_pd_pga_asdm_vref
//    <name> pd_pga_asdm_vref </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40000234) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sys_ctrl_PMU_STATUS ) </loc>
//      <o.8..8> pd_pga_asdm_vref
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sys_ctrl_PMU_STATUS  ------------------------------
// SVD Line: 9910

//  <rtree> SFDITEM_REG__sys_ctrl_PMU_STATUS
//    <name> PMU_STATUS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40000234) reg description: </i>
//    <loc> ( (unsigned int)((sys_ctrl_PMU_STATUS >> 0) & 0xFFFFFFFF), ((sys_ctrl_PMU_STATUS = (sys_ctrl_PMU_STATUS & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_bor33_out12 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_lvd33_out12 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_bk_por12_core </item>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_por12_core </item>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_bod12_out12 </item>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_ldo_lvd_mode </item>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_ssok </item>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_adc_vtest_en </item>
//    <item> SFDITEM_FIELD__sys_ctrl_PMU_STATUS_pd_pga_asdm_vref </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: sys_ctrl  -----------------------------------
// SVD Line: 8098

//  <view> sys_ctrl
//    <name> sys_ctrl </name>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg0 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg1 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg2 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg3 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg4 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg5 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg6 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg7 </item>
//    <item> SFDITEM_REG__sys_ctrl_rstu_cfg0 </item>
//    <item> SFDITEM_REG__sys_ctrl_rstu_cfg1 </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_ctrl_0 </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg8 </item>
//    <item> SFDITEM_REG__sys_ctrl_dma_ctrl_0 </item>
//    <item> SFDITEM_REG__sys_ctrl_dma_ctrl_1 </item>
//    <item> SFDITEM_REG__sys_ctrl_pll_ctrl_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_ana_ctrl_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_qdec_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_io_status </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_io_wk_source </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_io_in_status </item>
//    <item> SFDITEM_REG__sys_ctrl_p_cap_ctrl </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_eco_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_sys_lock </item>
//    <item> SFDITEM_REG__sys_ctrl_usb_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_chip_id </item>
//    <item> SFDITEM_REG__sys_ctrl_rf_ctrl0 </item>
//    <item> SFDITEM_REG__sys_ctrl_rf_ctrl1 </item>
//    <item> SFDITEM_REG__sys_ctrl_mem_cfg_reg0 </item>
//    <item> SFDITEM_REG__sys_ctrl_mem_cfg_reg1 </item>
//    <item> SFDITEM_REG__sys_ctrl_remap_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_dbg_cfg_reg </item>
//    <item> SFDITEM_REG__sys_ctrl_io_vdd_ok </item>
//    <item> SFDITEM_REG__sys_ctrl_vld_clk_rd </item>
//    <item> SFDITEM_REG__sys_ctrl_vld_clk_rd1 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io0 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io1 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io2 </item>
//    <item> SFDITEM_REG__sys_ctrl_reg_rd_io3 </item>
//    <item> SFDITEM_REG__sys_ctrl_clk_out_func_cfg </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG0 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG1 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG2 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG3 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG4 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG5 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG6 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_GPIOTE_CONFIG7 </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_DLY_CHAIN_EN </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_DLY_CHAIN_CNT </item>
//    <item> SFDITEM_REG__sys_ctrl_REG_RSTNSRC_DET </item>
//    <item> SFDITEM_REG__sys_ctrl_cgu_cfg9 </item>
//    <item> SFDITEM_REG__sys_ctrl_pwm_timer_b_inv </item>
//    <item> SFDITEM_REG__sys_ctrl_lle_tbcu_sleep_inc </item>
//    <item> SFDITEM_REG__sys_ctrl_RC16M_CFG </item>
//    <item> SFDITEM_REG__sys_ctrl_PMU_STATUS </item>
//  </view>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl0  ----------------------
// SVD Line: 9988

unsigned int io_mux_ctrl_io_mux_out_ctrl0 __AT (0x40006000);



// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl0_io0_func_sel  ---------------------
// SVD Line: 9997

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io0_func_sel
//    <name> io0_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl0 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl0_io1_func_sel  ---------------------
// SVD Line: 10003

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io1_func_sel
//    <name> io1_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40006000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl0 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl0_io2_func_sel  ---------------------
// SVD Line: 10009

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io2_func_sel
//    <name> io2_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x40006000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl0 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl0_io3_func_sel  ---------------------
// SVD Line: 10015

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io3_func_sel
//    <name> io3_func_sel </name>
//    <rw> 
//    <i> [Bits 27..21] RW (@ 0x40006000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl0 >> 21) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0x7FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl0  --------------------------
// SVD Line: 9988

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl0
//    <name> io_mux_out_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006000) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl0 = (io_mux_ctrl_io_mux_out_ctrl0 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io0_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io1_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io2_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl0_io3_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl1  ----------------------
// SVD Line: 10023

unsigned int io_mux_ctrl_io_mux_out_ctrl1 __AT (0x40006004);



// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl1_io4_func_sel  ---------------------
// SVD Line: 10032

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io4_func_sel
//    <name> io4_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl1 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl1_io5_func_sel  ---------------------
// SVD Line: 10038

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io5_func_sel
//    <name> io5_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40006004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl1 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl1_io6_func_sel  ---------------------
// SVD Line: 10044

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io6_func_sel
//    <name> io6_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x40006004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl1 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl1_io7_func_sel  ---------------------
// SVD Line: 10050

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io7_func_sel
//    <name> io7_func_sel </name>
//    <rw> 
//    <i> [Bits 27..21] RW (@ 0x40006004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl1 >> 21) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0x7FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl1  --------------------------
// SVD Line: 10023

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl1
//    <name> io_mux_out_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006004) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl1 = (io_mux_ctrl_io_mux_out_ctrl1 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io4_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io5_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io6_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl1_io7_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl2  ----------------------
// SVD Line: 10058

unsigned int io_mux_ctrl_io_mux_out_ctrl2 __AT (0x40006008);



// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl2_io8_func_sel  ---------------------
// SVD Line: 10067

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io8_func_sel
//    <name> io8_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl2 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_out_ctrl2_io9_func_sel  ---------------------
// SVD Line: 10073

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io9_func_sel
//    <name> io9_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40006008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl2 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl2_io10_func_sel  ---------------------
// SVD Line: 10079

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io10_func_sel
//    <name> io10_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x40006008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl2 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl2_io11_func_sel  ---------------------
// SVD Line: 10085

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io11_func_sel
//    <name> io11_func_sel </name>
//    <rw> 
//    <i> [Bits 27..21] RW (@ 0x40006008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl2 >> 21) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0x7FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl2  --------------------------
// SVD Line: 10058

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl2
//    <name> io_mux_out_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006008) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl2 = (io_mux_ctrl_io_mux_out_ctrl2 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io8_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io9_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io10_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl2_io11_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl3  ----------------------
// SVD Line: 10093

unsigned int io_mux_ctrl_io_mux_out_ctrl3 __AT (0x4000600C);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl3_io12_func_sel  ---------------------
// SVD Line: 10102

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io12_func_sel
//    <name> io12_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x4000600C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl3 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl3_io13_func_sel  ---------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io13_func_sel
//    <name> io13_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x4000600C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl3 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl3_io14_func_sel  ---------------------
// SVD Line: 10114

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io14_func_sel
//    <name> io14_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x4000600C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl3 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl3_io15_func_sel  ---------------------
// SVD Line: 10120

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io15_func_sel
//    <name> io15_func_sel </name>
//    <rw> 
//    <i> [Bits 27..21] RW (@ 0x4000600C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl3 >> 21) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0x7FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl3  --------------------------
// SVD Line: 10093

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl3
//    <name> io_mux_out_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000600C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl3 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl3 = (io_mux_ctrl_io_mux_out_ctrl3 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io12_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io13_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io14_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl3_io15_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl4  ----------------------
// SVD Line: 10128

unsigned int io_mux_ctrl_io_mux_out_ctrl4 __AT (0x40006010);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io16_func_sel  ---------------------
// SVD Line: 10137

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io16_func_sel
//    <name> io16_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io17_func_sel  ---------------------
// SVD Line: 10143

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io17_func_sel
//    <name> io17_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io18_func_sel  ---------------------
// SVD Line: 10149

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io18_func_sel
//    <name> io18_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl4_io19_func_sel  ---------------------
// SVD Line: 10155

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io19_func_sel
//    <name> io19_func_sel </name>
//    <rw> 
//    <i> [Bits 27..21] RW (@ 0x40006010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl4 >> 21) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0x7FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl4  --------------------------
// SVD Line: 10128

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl4
//    <name> io_mux_out_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006010) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl4 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl4 = (io_mux_ctrl_io_mux_out_ctrl4 & ~(0xFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io16_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io17_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io18_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl4_io19_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl5  ----------------------
// SVD Line: 10163

unsigned int io_mux_ctrl_io_mux_out_ctrl5 __AT (0x40006014);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io20_func_sel  ---------------------
// SVD Line: 10172

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io20_func_sel
//    <name> io20_func_sel </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 0) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io21_func_sel  ---------------------
// SVD Line: 10178

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io21_func_sel
//    <name> io21_func_sel </name>
//    <rw> 
//    <i> [Bits 13..7] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 7) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x7FUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io22_func_sel  ---------------------
// SVD Line: 10184

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io22_func_sel
//    <name> io22_func_sel </name>
//    <rw> 
//    <i> [Bits 20..14] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 14) & 0x7F), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x7FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl5_io23_func_sel  ---------------------
// SVD Line: 10190

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io23_func_sel
//    <name> io23_func_sel </name>
//    <rw> 
//    <i> [Bits 26..21] RW (@ 0x40006014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl5 >> 21) & 0x3F), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x3FUL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl5  --------------------------
// SVD Line: 10163

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl5
//    <name> io_mux_out_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006014) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl5 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl5 = (io_mux_ctrl_io_mux_out_ctrl5 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io20_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io21_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io22_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl5_io23_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl6  ----------------------
// SVD Line: 10198

unsigned int io_mux_ctrl_io_mux_out_ctrl6 __AT (0x40006018);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io24_func_sel  ---------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io24_func_sel
//    <name> io24_func_sel </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 0) & 0x3F), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io25_func_sel  ---------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io25_func_sel
//    <name> io25_func_sel </name>
//    <rw> 
//    <i> [Bits 11..6] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 6) & 0x3F), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io26_func_sel  ---------------------
// SVD Line: 10219

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io26_func_sel
//    <name> io26_func_sel </name>
//    <rw> 
//    <i> [Bits 17..12] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 12) & 0x3F), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io27_func_sel  ---------------------
// SVD Line: 10225

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io27_func_sel
//    <name> io27_func_sel </name>
//    <rw> 
//    <i> [Bits 23..18] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 18) & 0x3F), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0x3FUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io28_func_sel  ---------------------
// SVD Line: 10231

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io28_func_sel
//    <name> io28_func_sel </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 24) & 0xF), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl6_io29_func_sel  ---------------------
// SVD Line: 10237

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io29_func_sel
//    <name> io29_func_sel </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40006018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl6 >> 28) & 0xF), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl6  --------------------------
// SVD Line: 10198

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl6
//    <name> io_mux_out_ctrl6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006018) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl6 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl6 = (io_mux_ctrl_io_mux_out_ctrl6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io24_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io25_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io26_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io27_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io28_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl6_io29_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl7  ----------------------
// SVD Line: 10245

unsigned int io_mux_ctrl_io_mux_out_ctrl7 __AT (0x4000601C);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl7_io30_func_sel  ---------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io30_func_sel
//    <name> io30_func_sel </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4000601C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl7 >> 0) & 0x3F), ((io_mux_ctrl_io_mux_out_ctrl7 = (io_mux_ctrl_io_mux_out_ctrl7 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl7_io31_func_sel  ---------------------
// SVD Line: 10260

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io31_func_sel
//    <name> io31_func_sel </name>
//    <rw> 
//    <i> [Bits 11..6] RW (@ 0x4000601C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl7 >> 6) & 0x3F), ((io_mux_ctrl_io_mux_out_ctrl7 = (io_mux_ctrl_io_mux_out_ctrl7 & ~(0x3FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl7_io32_func_sel  ---------------------
// SVD Line: 10266

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io32_func_sel
//    <name> io32_func_sel </name>
//    <rw> 
//    <i> [Bits 17..12] RW (@ 0x4000601C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl7 >> 12) & 0x3F), ((io_mux_ctrl_io_mux_out_ctrl7 = (io_mux_ctrl_io_mux_out_ctrl7 & ~(0x3FUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl7_io33_func_sel  ---------------------
// SVD Line: 10272

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io33_func_sel
//    <name> io33_func_sel </name>
//    <rw> 
//    <i> [Bits 21..18] RW (@ 0x4000601C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl7 >> 18) & 0xF), ((io_mux_ctrl_io_mux_out_ctrl7 = (io_mux_ctrl_io_mux_out_ctrl7 & ~(0xFUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl7_io34_func_sel  ---------------------
// SVD Line: 10278

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io34_func_sel
//    <name> io34_func_sel </name>
//    <rw> 
//    <i> [Bits 25..22] RW (@ 0x4000601C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl7 >> 22) & 0xF), ((io_mux_ctrl_io_mux_out_ctrl7 = (io_mux_ctrl_io_mux_out_ctrl7 & ~(0xFUL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl7_io35_func_sel  ---------------------
// SVD Line: 10284

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io35_func_sel
//    <name> io35_func_sel </name>
//    <rw> 
//    <i> [Bits 29..26] RW (@ 0x4000601C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl7 >> 26) & 0xF), ((io_mux_ctrl_io_mux_out_ctrl7 = (io_mux_ctrl_io_mux_out_ctrl7 & ~(0xFUL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl7  --------------------------
// SVD Line: 10245

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl7
//    <name> io_mux_out_ctrl7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000601C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl7 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl7 = (io_mux_ctrl_io_mux_out_ctrl7 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io30_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io31_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io32_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io33_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io34_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl7_io35_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_out_ctrl8  ----------------------
// SVD Line: 10292

unsigned int io_mux_ctrl_io_mux_out_ctrl8 __AT (0x40006020);



// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl8_io36_func_sel  ---------------------
// SVD Line: 10301

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io36_func_sel
//    <name> io36_func_sel </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40006020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl8 >> 0) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl8 = (io_mux_ctrl_io_mux_out_ctrl8 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl8_io37_func_sel  ---------------------
// SVD Line: 10307

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io37_func_sel
//    <name> io37_func_sel </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40006020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl8 >> 2) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl8 = (io_mux_ctrl_io_mux_out_ctrl8 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl8_io38_func_sel  ---------------------
// SVD Line: 10313

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io38_func_sel
//    <name> io38_func_sel </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl8 >> 4) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl8 = (io_mux_ctrl_io_mux_out_ctrl8 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl8_io39_func_sel  ---------------------
// SVD Line: 10319

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io39_func_sel
//    <name> io39_func_sel </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40006020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl8 >> 6) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl8 = (io_mux_ctrl_io_mux_out_ctrl8 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl8_io40_func_sel  ---------------------
// SVD Line: 10325

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io40_func_sel
//    <name> io40_func_sel </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40006020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl8 >> 8) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl8 = (io_mux_ctrl_io_mux_out_ctrl8 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_out_ctrl8_io41_func_sel  ---------------------
// SVD Line: 10331

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io41_func_sel
//    <name> io41_func_sel </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40006020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_out_ctrl8 >> 10) & 0x3), ((io_mux_ctrl_io_mux_out_ctrl8 = (io_mux_ctrl_io_mux_out_ctrl8 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_out_ctrl8  --------------------------
// SVD Line: 10292

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl8
//    <name> io_mux_out_ctrl8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006020) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_out_ctrl8 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_out_ctrl8 = (io_mux_ctrl_io_mux_out_ctrl8 & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io36_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io37_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io38_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io39_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io40_func_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_out_ctrl8_io41_func_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl0  -----------------------
// SVD Line: 10339

unsigned int io_mux_ctrl_io_mux_in_ctrl0 __AT (0x40006040);



// -------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_sw_tms_sel  -----------------------
// SVD Line: 10348

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_sw_tms_sel
//    <name> sw_tms_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_sw_tck_sel  -----------------------
// SVD Line: 10354

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_sw_tck_sel
//    <name> sw_tck_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_spi0_clk_in_sel  --------------------
// SVD Line: 10360

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_clk_in_sel
//    <name> spi0_clk_in_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_spi0_csn_in_sel  --------------------
// SVD Line: 10366

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_csn_in_sel
//    <name> spi0_csn_in_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl0_spi0_hold_in_sel  --------------------
// SVD Line: 10372

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_hold_in_sel
//    <name> spi0_hold_in_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40006040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl0 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl0  --------------------------
// SVD Line: 10339

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl0
//    <name> io_mux_in_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006040) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl0 = (io_mux_ctrl_io_mux_in_ctrl0 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_sw_tms_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_sw_tck_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_clk_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_csn_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl0_spi0_hold_in_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl1  -----------------------
// SVD Line: 10380

unsigned int io_mux_ctrl_io_mux_in_ctrl1 __AT (0x40006044);



// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi0_wp_in_sel  ---------------------
// SVD Line: 10389

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_wp_in_sel
//    <name> spi0_wp_in_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi0_miso_in_sel  --------------------
// SVD Line: 10395

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_miso_in_sel
//    <name> spi0_miso_in_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi0_mosi_in_sel  --------------------
// SVD Line: 10401

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_mosi_in_sel
//    <name> spi0_mosi_in_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi1_clk_in_sel  --------------------
// SVD Line: 10407

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi1_clk_in_sel
//    <name> spi1_clk_in_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl1_spi1_csn_in_sel  --------------------
// SVD Line: 10413

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi1_csn_in_sel
//    <name> spi1_csn_in_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40006044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl1 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl1  --------------------------
// SVD Line: 10380

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl1
//    <name> io_mux_in_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006044) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl1 = (io_mux_ctrl_io_mux_in_ctrl1 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_wp_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_miso_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi0_mosi_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi1_clk_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl1_spi1_csn_in_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl2  -----------------------
// SVD Line: 10421

unsigned int io_mux_ctrl_io_mux_in_ctrl2 __AT (0x40006048);



// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_spi1_miso_in_sel  --------------------
// SVD Line: 10430

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_miso_in_sel
//    <name> spi1_miso_in_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl2 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_spi1_mosi_in_sel  --------------------
// SVD Line: 10436

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_mosi_in_sel
//    <name> spi1_mosi_in_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl2 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_spi1_hold_in_sel  --------------------
// SVD Line: 10442

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_hold_in_sel
//    <name> spi1_hold_in_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl2 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl2_spi1_wp_in_sel  ---------------------
// SVD Line: 10448

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_wp_in_sel
//    <name> spi1_wp_in_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl2 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl2  --------------------------
// SVD Line: 10421

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl2
//    <name> io_mux_in_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006048) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl2 = (io_mux_ctrl_io_mux_in_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_miso_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_mosi_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_hold_in_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl2_spi1_wp_in_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl3  -----------------------
// SVD Line: 10456

unsigned int io_mux_ctrl_io_mux_in_ctrl3 __AT (0x4000604C);



// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_i2s_bclk_i_sel  ---------------------
// SVD Line: 10465

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_bclk_i_sel
//    <name> i2s_bclk_i_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_i2s_lrclk_i_sel  --------------------
// SVD Line: 10471

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_lrclk_i_sel
//    <name> i2s_lrclk_i_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_i2s_din_sel  ----------------------
// SVD Line: 10477

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_din_sel
//    <name> i2s_din_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_uart0_rxd_sel  ---------------------
// SVD Line: 10483

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_uart0_rxd_sel
//    <name> uart0_rxd_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl3_uart0_cts_sel  ---------------------
// SVD Line: 10489

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_uart0_cts_sel
//    <name> uart0_cts_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x4000604C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl3 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl3  --------------------------
// SVD Line: 10456

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl3
//    <name> io_mux_in_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000604C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl3 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl3 = (io_mux_ctrl_io_mux_in_ctrl3 & ~(0x1FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_bclk_i_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_lrclk_i_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_i2s_din_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_uart0_rxd_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl3_uart0_cts_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl4  -----------------------
// SVD Line: 10497

unsigned int io_mux_ctrl_io_mux_in_ctrl4 __AT (0x40006050);



// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_uart1_rxd_sel  ---------------------
// SVD Line: 10506

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_uart1_rxd_sel
//    <name> uart1_rxd_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl4 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_uart1_cts_sel  ---------------------
// SVD Line: 10512

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_uart1_cts_sel
//    <name> uart1_cts_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl4 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_i2c0_scl_i_sel  ---------------------
// SVD Line: 10518

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c0_scl_i_sel
//    <name> i2c0_scl_i_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl4 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl4_i2c0_sda_i_sel  ---------------------
// SVD Line: 10524

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c0_sda_i_sel
//    <name> i2c0_sda_i_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl4 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl4  --------------------------
// SVD Line: 10497

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl4
//    <name> io_mux_in_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006050) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl4 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl4 = (io_mux_ctrl_io_mux_in_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_uart1_rxd_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_uart1_cts_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c0_scl_i_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl4_i2c0_sda_i_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl5  -----------------------
// SVD Line: 10532

unsigned int io_mux_ctrl_io_mux_in_ctrl5 __AT (0x40006054);



// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_0_sel  --------------------
// SVD Line: 10541

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_0_sel
//    <name> key_in_col_0_sel </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 0) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_1_sel  --------------------
// SVD Line: 10547

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_1_sel
//    <name> key_in_col_1_sel </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 2) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_2_sel  --------------------
// SVD Line: 10553

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_2_sel
//    <name> key_in_col_2_sel </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 4) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_3_sel  --------------------
// SVD Line: 10559

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_3_sel
//    <name> key_in_col_3_sel </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 6) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_4_sel  --------------------
// SVD Line: 10565

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_4_sel
//    <name> key_in_col_4_sel </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 8) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_5_sel  --------------------
// SVD Line: 10571

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_5_sel
//    <name> key_in_col_5_sel </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 10) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_6_sel  --------------------
// SVD Line: 10577

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_6_sel
//    <name> key_in_col_6_sel </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 12) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_7_sel  --------------------
// SVD Line: 10583

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_7_sel
//    <name> key_in_col_7_sel </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 14) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_8_sel  --------------------
// SVD Line: 10589

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_8_sel
//    <name> key_in_col_8_sel </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 16) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_9_sel  --------------------
// SVD Line: 10595

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_9_sel
//    <name> key_in_col_9_sel </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 18) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_10_sel  -------------------
// SVD Line: 10601

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_10_sel
//    <name> key_in_col_10_sel </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 20) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_11_sel  -------------------
// SVD Line: 10607

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_11_sel
//    <name> key_in_col_11_sel </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 22) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_12_sel  -------------------
// SVD Line: 10613

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_12_sel
//    <name> key_in_col_12_sel </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 24) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_13_sel  -------------------
// SVD Line: 10619

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_13_sel
//    <name> key_in_col_13_sel </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 26) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl5_key_in_col_14_sel  -------------------
// SVD Line: 10625

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_14_sel
//    <name> key_in_col_14_sel </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40006054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl5 >> 28) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl5  --------------------------
// SVD Line: 10532

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl5
//    <name> io_mux_in_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006054) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl5 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl5 = (io_mux_ctrl_io_mux_in_ctrl5 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_0_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_1_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_2_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_3_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_4_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_5_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_6_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_7_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_8_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_9_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_10_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_11_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_12_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_13_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl5_key_in_col_14_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl6  -----------------------
// SVD Line: 10633

unsigned int io_mux_ctrl_io_mux_in_ctrl6 __AT (0x40006058);



// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_15_sel  -------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_15_sel
//    <name> key_in_col_15_sel </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 0) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_16_sel  -------------------
// SVD Line: 10648

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_16_sel
//    <name> key_in_col_16_sel </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 2) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_17_sel  -------------------
// SVD Line: 10654

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_17_sel
//    <name> key_in_col_17_sel </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 4) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_18_sel  -------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_18_sel
//    <name> key_in_col_18_sel </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 6) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_19_sel  -------------------
// SVD Line: 10666

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_19_sel
//    <name> key_in_col_19_sel </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 8) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_20_sel  -------------------
// SVD Line: 10672

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_20_sel
//    <name> key_in_col_20_sel </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 10) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_in_col_21_sel  -------------------
// SVD Line: 10678

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_21_sel
//    <name> key_in_col_21_sel </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 12) & 0x3), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_0_sel  ------------------
// SVD Line: 10684

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_0_sel
//    <name> key_out_row_in_0_sel </name>
//    <rw> 
//    <i> [Bits 16..14] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 14) & 0x7), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x7UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_1_sel  ------------------
// SVD Line: 10690

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_1_sel
//    <name> key_out_row_in_1_sel </name>
//    <rw> 
//    <i> [Bits 19..17] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 17) & 0x7), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x7UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_2_sel  ------------------
// SVD Line: 10696

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_2_sel
//    <name> key_out_row_in_2_sel </name>
//    <rw> 
//    <i> [Bits 22..20] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 20) & 0x7), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x7UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_3_sel  ------------------
// SVD Line: 10702

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_3_sel
//    <name> key_out_row_in_3_sel </name>
//    <rw> 
//    <i> [Bits 25..23] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 23) & 0x7), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x7UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_4_sel  ------------------
// SVD Line: 10708

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_4_sel
//    <name> key_out_row_in_4_sel </name>
//    <rw> 
//    <i> [Bits 28..26] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 26) & 0x7), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x7UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_5_sel  ------------------
// SVD Line: 10714

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_5_sel
//    <name> key_out_row_in_5_sel </name>
//    <rw> 
//    <i> [Bits 31..29] RW (@ 0x40006058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl6 >> 29) & 0x7), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0x7UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl6  --------------------------
// SVD Line: 10633

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl6
//    <name> io_mux_in_ctrl6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006058) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl6 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl6 = (io_mux_ctrl_io_mux_in_ctrl6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_15_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_16_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_17_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_18_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_19_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_20_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_in_col_21_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_0_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_1_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_2_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_3_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_4_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl6_key_out_row_in_5_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl7  -----------------------
// SVD Line: 10722

unsigned int io_mux_ctrl_io_mux_in_ctrl7 __AT (0x4000605C);



// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl7_key_out_row_in_6_sel  ------------------
// SVD Line: 10731

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl7_key_out_row_in_6_sel
//    <name> key_out_row_in_6_sel </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4000605C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl7 >> 0) & 0x7), ((io_mux_ctrl_io_mux_in_ctrl7 = (io_mux_ctrl_io_mux_in_ctrl7 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: io_mux_ctrl_io_mux_in_ctrl7_key_out_row_in_7_sel  ------------------
// SVD Line: 10737

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl7_key_out_row_in_7_sel
//    <name> key_out_row_in_7_sel </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x4000605C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl7 >> 3) & 0x7), ((io_mux_ctrl_io_mux_in_ctrl7 = (io_mux_ctrl_io_mux_in_ctrl7 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl7  --------------------------
// SVD Line: 10722

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl7
//    <name> io_mux_in_ctrl7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000605C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl7 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl7 = (io_mux_ctrl_io_mux_in_ctrl7 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl7_key_out_row_in_6_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl7_key_out_row_in_7_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl9  -----------------------
// SVD Line: 10745

unsigned int io_mux_ctrl_io_mux_in_ctrl9 __AT (0x40006064);



// -----------------------  Register Item: io_mux_ctrl_io_mux_in_ctrl9  ---------------------------
// SVD Line: 10745

//  <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl9
//    <name> io_mux_in_ctrl9 </name>
//    <i> [Bits 31..0] RW (@ 0x40006064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl9 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl9 = (io_mux_ctrl_io_mux_in_ctrl9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl10  ----------------------
// SVD Line: 10755

unsigned int io_mux_ctrl_io_mux_in_ctrl10 __AT (0x40006068);



// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in0_sel  ---------------------
// SVD Line: 10764

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in0_sel
//    <name> p_cap_in0_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in1_sel  ---------------------
// SVD Line: 10770

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in1_sel
//    <name> p_cap_in1_sel </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 5) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in2_sel  ---------------------
// SVD Line: 10776

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in2_sel
//    <name> p_cap_in2_sel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 10) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in3_sel  ---------------------
// SVD Line: 10782

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in3_sel
//    <name> p_cap_in3_sel </name>
//    <rw> 
//    <i> [Bits 19..15] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 15) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in4_sel  ---------------------
// SVD Line: 10788

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in4_sel
//    <name> p_cap_in4_sel </name>
//    <rw> 
//    <i> [Bits 24..20] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 20) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: io_mux_ctrl_io_mux_in_ctrl10_p_cap_in5_sel  ---------------------
// SVD Line: 10794

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in5_sel
//    <name> p_cap_in5_sel </name>
//    <rw> 
//    <i> [Bits 29..25] RW (@ 0x40006068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl10 >> 25) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x1FUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl10  --------------------------
// SVD Line: 10755

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl10
//    <name> io_mux_in_ctrl10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006068) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl10 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl10 = (io_mux_ctrl_io_mux_in_ctrl10 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in0_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in1_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in2_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in3_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in4_sel </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl10_p_cap_in5_sel </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_in_ctrl11  ----------------------
// SVD Line: 10802

unsigned int io_mux_ctrl_io_mux_in_ctrl11 __AT (0x4000606C);



// ------------------  Field Item: io_mux_ctrl_io_mux_in_ctrl11_dimc_dat_sel  ---------------------
// SVD Line: 10811

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl11_dimc_dat_sel
//    <name> dimc_dat_sel </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000606C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_in_ctrl11 >> 0) & 0x1F), ((io_mux_ctrl_io_mux_in_ctrl11 = (io_mux_ctrl_io_mux_in_ctrl11 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_mux_in_ctrl11  --------------------------
// SVD Line: 10802

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl11
//    <name> io_mux_in_ctrl11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000606C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_in_ctrl11 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_in_ctrl11 = (io_mux_ctrl_io_mux_in_ctrl11 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_in_ctrl11_dimc_dat_sel </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_pe_ctrl0  -------------------------
// SVD Line: 10819

unsigned int io_mux_ctrl_io_pe_ctrl0 __AT (0x40006080);



// ----------------------  Field Item: io_mux_ctrl_io_pe_ctrl0_io_pe_lsb  -------------------------
// SVD Line: 10828

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl0_io_pe_lsb
//    <name> io_pe_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006080) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl0 = (io_mux_ctrl_io_pe_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_pe_ctrl0  ----------------------------
// SVD Line: 10819

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl0
//    <name> io_pe_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006080) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl0 = (io_mux_ctrl_io_pe_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl0_io_pe_lsb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_pe_ctrl1  -------------------------
// SVD Line: 10836

unsigned int io_mux_ctrl_io_pe_ctrl1 __AT (0x40006084);



// ----------------------  Field Item: io_mux_ctrl_io_pe_ctrl1_io_pe_msb  -------------------------
// SVD Line: 10845

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl1_io_pe_msb
//    <name> io_pe_msb </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((io_mux_ctrl_io_pe_ctrl1 >> 0) & 0x3FF), ((io_mux_ctrl_io_pe_ctrl1 = (io_mux_ctrl_io_pe_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_pe_ctrl1  ----------------------------
// SVD Line: 10836

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl1
//    <name> io_pe_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006084) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pe_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pe_ctrl1 = (io_mux_ctrl_io_pe_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pe_ctrl1_io_pe_msb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_ps_ctrl0  -------------------------
// SVD Line: 10853

unsigned int io_mux_ctrl_io_ps_ctrl0 __AT (0x40006088);



// ----------------------  Field Item: io_mux_ctrl_io_ps_ctrl0_io_ps_lsb  -------------------------
// SVD Line: 10862

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl0_io_ps_lsb
//    <name> io_ps_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006088) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl0 = (io_mux_ctrl_io_ps_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_ps_ctrl0  ----------------------------
// SVD Line: 10853

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl0
//    <name> io_ps_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006088) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl0 = (io_mux_ctrl_io_ps_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl0_io_ps_lsb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: io_mux_ctrl_io_ps_ctrl1  -------------------------
// SVD Line: 10870

unsigned int io_mux_ctrl_io_ps_ctrl1 __AT (0x4000608C);



// ----------------------  Field Item: io_mux_ctrl_io_ps_ctrl1_io_ps_msb  -------------------------
// SVD Line: 10879

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl1_io_ps_msb
//    <name> io_ps_msb </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000608C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((io_mux_ctrl_io_ps_ctrl1 >> 0) & 0x3FF), ((io_mux_ctrl_io_ps_ctrl1 = (io_mux_ctrl_io_ps_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: io_mux_ctrl_io_ps_ctrl1  ----------------------------
// SVD Line: 10870

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl1
//    <name> io_ps_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000608C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_ps_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_ps_ctrl1 = (io_mux_ctrl_io_ps_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_ps_ctrl1_io_ps_msb </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_pu_sel_ctrl0  -----------------------
// SVD Line: 10887

unsigned int io_mux_ctrl_io_pu_sel_ctrl0 __AT (0x40006090);



// ------------------  Field Item: io_mux_ctrl_io_pu_sel_ctrl0_io_pu_sel_lsb  ---------------------
// SVD Line: 10896

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pu_sel_ctrl0_io_pu_sel_lsb
//    <name> io_pu_sel_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006090) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_pu_sel_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pu_sel_ctrl0 = (io_mux_ctrl_io_pu_sel_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_pu_sel_ctrl0  --------------------------
// SVD Line: 10887

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pu_sel_ctrl0
//    <name> io_pu_sel_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006090) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pu_sel_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pu_sel_ctrl0 = (io_mux_ctrl_io_pu_sel_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pu_sel_ctrl0_io_pu_sel_lsb </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_pu_sel_ctrl1  -----------------------
// SVD Line: 10904

unsigned int io_mux_ctrl_io_pu_sel_ctrl1 __AT (0x40006094);



// ------------------  Field Item: io_mux_ctrl_io_pu_sel_ctrl1_io_pu_sel_msb  ---------------------
// SVD Line: 10913

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_pu_sel_ctrl1_io_pu_sel_msb
//    <name> io_pu_sel_msb </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006094) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((io_mux_ctrl_io_pu_sel_ctrl1 >> 0) & 0x3FF), ((io_mux_ctrl_io_pu_sel_ctrl1 = (io_mux_ctrl_io_pu_sel_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_pu_sel_ctrl1  --------------------------
// SVD Line: 10904

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_pu_sel_ctrl1
//    <name> io_pu_sel_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006094) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_pu_sel_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_pu_sel_ctrl1 = (io_mux_ctrl_io_pu_sel_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_pu_sel_ctrl1_io_pu_sel_msb </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_is_ctrl0  -----------------------
// SVD Line: 10921

unsigned int io_mux_ctrl_io_mux_is_ctrl0 __AT (0x40006100);



// --------------------  Field Item: io_mux_ctrl_io_mux_is_ctrl0_io_is_lsb  -----------------------
// SVD Line: 10930

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl0_io_is_lsb
//    <name> io_is_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl0 = (io_mux_ctrl_io_mux_is_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_is_ctrl0  --------------------------
// SVD Line: 10921

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl0
//    <name> io_mux_is_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006100) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl0 = (io_mux_ctrl_io_mux_is_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl0_io_is_lsb </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_is_ctrl1  -----------------------
// SVD Line: 10938

unsigned int io_mux_ctrl_io_mux_is_ctrl1 __AT (0x40006104);



// --------------------  Field Item: io_mux_ctrl_io_mux_is_ctrl1_io_is_msb  -----------------------
// SVD Line: 10947

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl1_io_is_msb
//    <name> io_is_msb </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40006104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((io_mux_ctrl_io_mux_is_ctrl1 >> 0) & 0x3FF), ((io_mux_ctrl_io_mux_is_ctrl1 = (io_mux_ctrl_io_mux_is_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_is_ctrl1  --------------------------
// SVD Line: 10938

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl1
//    <name> io_mux_is_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006104) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_is_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_is_ctrl1 = (io_mux_ctrl_io_mux_is_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_is_ctrl1_io_is_msb </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_dr_ctrl0  -----------------------
// SVD Line: 10955

unsigned int io_mux_ctrl_io_mux_dr_ctrl0 __AT (0x40006108);



// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io0_dr  -------------------------
// SVD Line: 10964

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io0_dr
//    <name> io0_dr </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 0) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io1_dr  -------------------------
// SVD Line: 10970

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io1_dr
//    <name> io1_dr </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 2) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io2_dr  -------------------------
// SVD Line: 10976

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io2_dr
//    <name> io2_dr </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 4) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io3_dr  -------------------------
// SVD Line: 10982

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io3_dr
//    <name> io3_dr </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 6) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io4_dr  -------------------------
// SVD Line: 10988

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io4_dr
//    <name> io4_dr </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 8) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io5_dr  -------------------------
// SVD Line: 10994

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io5_dr
//    <name> io5_dr </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 10) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io6_dr  -------------------------
// SVD Line: 11000

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io6_dr
//    <name> io6_dr </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 12) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io7_dr  -------------------------
// SVD Line: 11006

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io7_dr
//    <name> io7_dr </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 14) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io8_dr  -------------------------
// SVD Line: 11012

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io8_dr
//    <name> io8_dr </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 16) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io9_dr  -------------------------
// SVD Line: 11018

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io9_dr
//    <name> io9_dr </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 18) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io10_dr  ------------------------
// SVD Line: 11024

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io10_dr
//    <name> io10_dr </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 20) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io11_dr  ------------------------
// SVD Line: 11030

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io11_dr
//    <name> io11_dr </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 22) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io12_dr  ------------------------
// SVD Line: 11036

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io12_dr
//    <name> io12_dr </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 24) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io13_dr  ------------------------
// SVD Line: 11042

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io13_dr
//    <name> io13_dr </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 26) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io14_dr  ------------------------
// SVD Line: 11048

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io14_dr
//    <name> io14_dr </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 28) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl0_io15_dr  ------------------------
// SVD Line: 11054

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io15_dr
//    <name> io15_dr </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40006108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl0 >> 30) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_dr_ctrl0  --------------------------
// SVD Line: 10955

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl0
//    <name> io_mux_dr_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006108) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl0 = (io_mux_ctrl_io_mux_dr_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io0_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io1_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io2_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io3_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io4_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io5_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io6_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io7_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io8_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io9_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io10_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io11_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io12_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io13_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io14_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl0_io15_dr </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_dr_ctrl1  -----------------------
// SVD Line: 11062

unsigned int io_mux_ctrl_io_mux_dr_ctrl1 __AT (0x4000610C);



// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io16_dr  ------------------------
// SVD Line: 11071

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io16_dr
//    <name> io16_dr </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 0) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io17_dr  ------------------------
// SVD Line: 11077

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io17_dr
//    <name> io17_dr </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 2) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io18_dr  ------------------------
// SVD Line: 11083

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io18_dr
//    <name> io18_dr </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 4) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io19_dr  ------------------------
// SVD Line: 11089

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io19_dr
//    <name> io19_dr </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 6) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io20_dr  ------------------------
// SVD Line: 11095

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io20_dr
//    <name> io20_dr </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 8) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io21_dr  ------------------------
// SVD Line: 11101

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io21_dr
//    <name> io21_dr </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 10) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io22_dr  ------------------------
// SVD Line: 11107

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io22_dr
//    <name> io22_dr </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 12) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io23_dr  ------------------------
// SVD Line: 11113

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io23_dr
//    <name> io23_dr </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 14) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io24_dr  ------------------------
// SVD Line: 11119

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io24_dr
//    <name> io24_dr </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 16) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io25_dr  ------------------------
// SVD Line: 11125

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io25_dr
//    <name> io25_dr </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 18) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io26_dr  ------------------------
// SVD Line: 11131

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io26_dr
//    <name> io26_dr </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 20) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io27_dr  ------------------------
// SVD Line: 11137

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io27_dr
//    <name> io27_dr </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 22) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io28_dr  ------------------------
// SVD Line: 11143

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io28_dr
//    <name> io28_dr </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 24) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io29_dr  ------------------------
// SVD Line: 11149

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io29_dr
//    <name> io29_dr </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 26) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io30_dr  ------------------------
// SVD Line: 11155

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io30_dr
//    <name> io30_dr </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 28) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl1_io31_dr  ------------------------
// SVD Line: 11161

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io31_dr
//    <name> io31_dr </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x4000610C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl1 >> 30) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_dr_ctrl1  --------------------------
// SVD Line: 11062

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl1
//    <name> io_mux_dr_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000610C) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl1 = (io_mux_ctrl_io_mux_dr_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io16_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io17_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io18_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io19_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io20_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io21_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io22_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io23_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io24_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io25_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io26_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io27_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io28_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io29_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io30_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl1_io31_dr </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_mux_dr_ctrl2  -----------------------
// SVD Line: 11169

unsigned int io_mux_ctrl_io_mux_dr_ctrl2 __AT (0x40006110);



// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io32_dr  ------------------------
// SVD Line: 11178

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io32_dr
//    <name> io32_dr </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 0) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io33_dr  ------------------------
// SVD Line: 11184

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io33_dr
//    <name> io33_dr </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 2) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io34_dr  ------------------------
// SVD Line: 11190

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io34_dr
//    <name> io34_dr </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 4) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io35_dr  ------------------------
// SVD Line: 11196

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io35_dr
//    <name> io35_dr </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 6) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io36_dr  ------------------------
// SVD Line: 11202

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io36_dr
//    <name> io36_dr </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 8) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io37_dr  ------------------------
// SVD Line: 11208

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io37_dr
//    <name> io37_dr </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 10) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io38_dr  ------------------------
// SVD Line: 11214

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io38_dr
//    <name> io38_dr </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 12) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io39_dr  ------------------------
// SVD Line: 11220

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io39_dr
//    <name> io39_dr </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 14) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io40_dr  ------------------------
// SVD Line: 11226

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io40_dr
//    <name> io40_dr </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 16) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: io_mux_ctrl_io_mux_dr_ctrl2_io41_dr  ------------------------
// SVD Line: 11232

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io41_dr
//    <name> io41_dr </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40006110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_mux_dr_ctrl2 >> 18) & 0x3), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: io_mux_ctrl_io_mux_dr_ctrl2  --------------------------
// SVD Line: 11169

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl2
//    <name> io_mux_dr_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006110) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_mux_dr_ctrl2 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_mux_dr_ctrl2 = (io_mux_ctrl_io_mux_dr_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io32_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io33_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io34_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io35_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io36_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io37_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io38_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io39_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io40_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_mux_dr_ctrl2_io41_dr </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_spiflash_cfg0  ----------------------
// SVD Line: 11240

unsigned int io_mux_ctrl_io_spiflash_cfg0 __AT (0x40006114);



// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg0_spi_clk_is  ----------------------
// SVD Line: 11249

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_is
//    <name> spi_clk_is </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006114) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_spiflash_cfg0 ) </loc>
//      <o.0..0> spi_clk_is
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg0_spi_clk_dr  ----------------------
// SVD Line: 11255

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_dr
//    <name> spi_clk_dr </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40006114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_spiflash_cfg0 >> 1) & 0x7), ((io_mux_ctrl_io_spiflash_cfg0 = (io_mux_ctrl_io_spiflash_cfg0 & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg0_spi_clk_ps  ----------------------
// SVD Line: 11261

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_ps
//    <name> spi_clk_ps </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40006114) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_spiflash_cfg0 ) </loc>
//      <o.4..4> spi_clk_ps
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg0_spi_clk_pe  ----------------------
// SVD Line: 11267

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_pe
//    <name> spi_clk_pe </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40006114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_spiflash_cfg0 >> 5) & 0x3), ((io_mux_ctrl_io_spiflash_cfg0 = (io_mux_ctrl_io_spiflash_cfg0 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_spiflash_cfg0  --------------------------
// SVD Line: 11240

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg0
//    <name> io_spiflash_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006114) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_spiflash_cfg0 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_spiflash_cfg0 = (io_mux_ctrl_io_spiflash_cfg0 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_is </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_ps </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg0_spi_clk_pe </item>
//  </rtree>
//  


// -------------------  Register Item Address: io_mux_ctrl_io_spiflash_cfg1  ----------------------
// SVD Line: 11275

unsigned int io_mux_ctrl_io_spiflash_cfg1 __AT (0x40006118);



// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg1_spi_so0_is  ----------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_is
//    <name> spi_so0_is </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40006118) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_spiflash_cfg1 ) </loc>
//      <o.0..0> spi_so0_is
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg1_spi_so0_dr  ----------------------
// SVD Line: 11290

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_dr
//    <name> spi_so0_dr </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40006118) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_spiflash_cfg1 >> 1) & 0x7), ((io_mux_ctrl_io_spiflash_cfg1 = (io_mux_ctrl_io_spiflash_cfg1 & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg1_spi_so0_ps  ----------------------
// SVD Line: 11296

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_ps
//    <name> spi_so0_ps </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40006118) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) io_mux_ctrl_io_spiflash_cfg1 ) </loc>
//      <o.4..4> spi_so0_ps
//    </check>
//  </item>
//  


// -------------------  Field Item: io_mux_ctrl_io_spiflash_cfg1_spi_so0_pe  ----------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_pe
//    <name> spi_so0_pe </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40006118) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((io_mux_ctrl_io_spiflash_cfg1 >> 5) & 0x3), ((io_mux_ctrl_io_spiflash_cfg1 = (io_mux_ctrl_io_spiflash_cfg1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: io_mux_ctrl_io_spiflash_cfg1  --------------------------
// SVD Line: 11275

//  <rtree> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg1
//    <name> io_spiflash_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40006118) reg description: </i>
//    <loc> ( (unsigned int)((io_mux_ctrl_io_spiflash_cfg1 >> 0) & 0xFFFFFFFF), ((io_mux_ctrl_io_spiflash_cfg1 = (io_mux_ctrl_io_spiflash_cfg1 & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_is </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_dr </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_ps </item>
//    <item> SFDITEM_FIELD__io_mux_ctrl_io_spiflash_cfg1_spi_so0_pe </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: io_mux_ctrl  ----------------------------------
// SVD Line: 9977

//  <view> io_mux_ctrl
//    <name> io_mux_ctrl </name>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl2 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl3 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl4 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl5 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl6 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl7 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_out_ctrl8 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl2 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl3 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl4 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl5 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl6 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl7 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl9 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl10 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_in_ctrl11 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pe_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_ps_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pu_sel_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_pu_sel_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_is_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl1 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_mux_dr_ctrl2 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg0 </item>
//    <item> SFDITEM_REG__io_mux_ctrl_io_spiflash_cfg1 </item>
//  </view>
//  


// ------------------  Register Item Address: key_scanner_key_scanner_ctrl0  ----------------------
// SVD Line: 11323

unsigned int key_scanner_key_scanner_ctrl0 __AT (0x4000A000);



// ----------------  Field Item: key_scanner_key_scanner_ctrl0_key_scanner_en  --------------------
// SVD Line: 11332

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_key_scanner_en
//    <name> key_scanner_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_scanner_ctrl0 ) </loc>
//      <o.0..0> key_scanner_en
//    </check>
//  </item>
//  


// ------------------  Field Item: key_scanner_key_scanner_ctrl0_table_mode  ----------------------
// SVD Line: 11338

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_table_mode
//    <name> table_mode </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_scanner_ctrl0 ) </loc>
//      <o.1..1> table_mode
//    </check>
//  </item>
//  


// ------------------  Field Item: key_scanner_key_scanner_ctrl0_lpkey_mode  ----------------------
// SVD Line: 11344

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_lpkey_mode
//    <name> lpkey_mode </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_scanner_ctrl0 ) </loc>
//      <o.2..2> lpkey_mode
//    </check>
//  </item>
//  


// --------------------  Field Item: key_scanner_key_scanner_ctrl0_pe_reg  ------------------------
// SVD Line: 11350

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_pe_reg
//    <name> pe_reg </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_scanner_ctrl0 ) </loc>
//      <o.3..3> pe_reg
//    </check>
//  </item>
//  


// --------------------  Field Item: key_scanner_key_scanner_ctrl0_ps_reg  ------------------------
// SVD Line: 11356

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_ps_reg
//    <name> ps_reg </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_scanner_ctrl0 ) </loc>
//      <o.4..4> ps_reg
//    </check>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_scanner_ctrl0  -------------------------
// SVD Line: 11323

//  <rtree> SFDITEM_REG__key_scanner_key_scanner_ctrl0
//    <name> key_scanner_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A000) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_scanner_ctrl0 >> 0) & 0xFFFFFFFF), ((key_scanner_key_scanner_ctrl0 = (key_scanner_key_scanner_ctrl0 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_key_scanner_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_table_mode </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_lpkey_mode </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_pe_reg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl0_ps_reg </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_scanner_ctrl1  ----------------------
// SVD Line: 11364

unsigned int key_scanner_key_scanner_ctrl1 __AT (0x4000A004);



// ------------------  Field Item: key_scanner_key_scanner_ctrl1_release_cfg  ---------------------
// SVD Line: 11373

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_release_cfg
//    <name> release_cfg </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x4000A004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((key_scanner_key_scanner_ctrl1 >> 0) & 0x7FF), ((key_scanner_key_scanner_ctrl1 = (key_scanner_key_scanner_ctrl1 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: key_scanner_key_scanner_ctrl1_scan_itv_cfg  ---------------------
// SVD Line: 11379

//  <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_scan_itv_cfg
//    <name> scan_itv_cfg </name>
//    <rw> 
//    <i> [Bits 26..11] RW (@ 0x4000A004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((key_scanner_key_scanner_ctrl1 >> 11) & 0xFFFF), ((key_scanner_key_scanner_ctrl1 = (key_scanner_key_scanner_ctrl1 & ~(0xFFFFUL << 11 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 11 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_scanner_ctrl1  -------------------------
// SVD Line: 11364

//  <rtree> SFDITEM_REG__key_scanner_key_scanner_ctrl1
//    <name> key_scanner_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A004) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_scanner_ctrl1 >> 0) & 0xFFFFFFFF), ((key_scanner_key_scanner_ctrl1 = (key_scanner_key_scanner_ctrl1 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_release_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_scanner_ctrl1_scan_itv_cfg </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_row_mask_ctrl  ----------------------
// SVD Line: 11387

unsigned int key_scanner_key_row_mask_ctrl __AT (0x4000A008);



// -----------------  Field Item: key_scanner_key_row_mask_ctrl_key_mask_row  ---------------------
// SVD Line: 11396

//  <item> SFDITEM_FIELD__key_scanner_key_row_mask_ctrl_key_mask_row
//    <name> key_mask_row </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000A008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_row_mask_ctrl >> 0) & 0xFF), ((key_scanner_key_row_mask_ctrl = (key_scanner_key_row_mask_ctrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_row_mask_ctrl  -------------------------
// SVD Line: 11387

//  <rtree> SFDITEM_REG__key_scanner_key_row_mask_ctrl
//    <name> key_row_mask_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A008) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_row_mask_ctrl >> 0) & 0xFFFFFFFF), ((key_scanner_key_row_mask_ctrl = (key_scanner_key_row_mask_ctrl & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_row_mask_ctrl_key_mask_row </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_col_mask_ctrl  ----------------------
// SVD Line: 11404

unsigned int key_scanner_key_col_mask_ctrl __AT (0x4000A00C);



// -----------------  Field Item: key_scanner_key_col_mask_ctrl_key_mask_col  ---------------------
// SVD Line: 11413

//  <item> SFDITEM_FIELD__key_scanner_key_col_mask_ctrl_key_mask_col
//    <name> key_mask_col </name>
//    <rw> 
//    <i> [Bits 21..0] RW (@ 0x4000A00C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_col_mask_ctrl >> 0) & 0x3FFFFF), ((key_scanner_key_col_mask_ctrl = (key_scanner_key_col_mask_ctrl & ~(0x3FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_col_mask_ctrl  -------------------------
// SVD Line: 11404

//  <rtree> SFDITEM_REG__key_scanner_key_col_mask_ctrl
//    <name> key_col_mask_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A00C) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_col_mask_ctrl >> 0) & 0xFFFFFFFF), ((key_scanner_key_col_mask_ctrl = (key_scanner_key_col_mask_ctrl & ~(0x3FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_col_mask_ctrl_key_mask_col </item>
//  </rtree>
//  


// ----------------------  Register Item Address: key_scanner_key_int_en  -------------------------
// SVD Line: 11421

unsigned int key_scanner_key_int_en __AT (0x4000A010);



// ---------------------  Field Item: key_scanner_key_int_en_int_trig_en  -------------------------
// SVD Line: 11430

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_trig_en
//    <name> int_trig_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.0..0> int_trig_en
//    </check>
//  </item>
//  


// -------------------  Field Item: key_scanner_key_int_en_int_fifo_full_en  ----------------------
// SVD Line: 11436

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_full_en
//    <name> int_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.1..1> int_fifo_full_en
//    </check>
//  </item>
//  


// ------------------  Field Item: key_scanner_key_int_en_int_fifo_empty_en  ----------------------
// SVD Line: 11442

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_empty_en
//    <name> int_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.2..2> int_fifo_empty_en
//    </check>
//  </item>
//  


// -----------------  Field Item: key_scanner_key_int_en_int_fifo_halffull_en  --------------------
// SVD Line: 11448

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_halffull_en
//    <name> int_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.3..3> int_fifo_halffull_en
//    </check>
//  </item>
//  


// ---------------------  Field Item: key_scanner_key_int_en_fifo_clr_reg  ------------------------
// SVD Line: 11454

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_fifo_clr_reg
//    <name> fifo_clr_reg </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.4..4> fifo_clr_reg
//    </check>
//  </item>
//  


// ---------------------  Field Item: key_scanner_key_int_en_clr_int_loop  ------------------------
// SVD Line: 11460

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_clr_int_loop
//    <name> clr_int_loop </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.5..5> clr_int_loop
//    </check>
//  </item>
//  


// ---------------------  Field Item: key_scanner_key_int_en_int_loop_en  -------------------------
// SVD Line: 11466

//  <item> SFDITEM_FIELD__key_scanner_key_int_en_int_loop_en
//    <name> int_loop_en </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000A010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int_en ) </loc>
//      <o.6..6> int_loop_en
//    </check>
//  </item>
//  


// -------------------------  Register RTree: key_scanner_key_int_en  -----------------------------
// SVD Line: 11421

//  <rtree> SFDITEM_REG__key_scanner_key_int_en
//    <name> key_int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A010) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_int_en >> 0) & 0xFFFFFFFF), ((key_scanner_key_int_en = (key_scanner_key_int_en & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_trig_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_full_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_fifo_clr_reg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_clr_int_loop </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_en_int_loop_en </item>
//  </rtree>
//  


// -----------------------  Register Item Address: key_scanner_key_int  ---------------------------
// SVD Line: 11474

unsigned int key_scanner_key_int __AT (0x4000A014);



// ------------------------  Field Item: key_scanner_key_int_int_trig  ----------------------------
// SVD Line: 11483

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_trig
//    <name> int_trig </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.0..0> int_trig
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_int_int_fifo_full  -------------------------
// SVD Line: 11489

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_full
//    <name> int_fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.1..1> int_fifo_full
//    </check>
//  </item>
//  


// ---------------------  Field Item: key_scanner_key_int_int_fifo_empty  -------------------------
// SVD Line: 11495

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_empty
//    <name> int_fifo_empty </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.2..2> int_fifo_empty
//    </check>
//  </item>
//  


// --------------------  Field Item: key_scanner_key_int_int_fifo_halffull  -----------------------
// SVD Line: 11501

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_halffull
//    <name> int_fifo_halffull </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.3..3> int_fifo_halffull
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_int_int_trig_raw  --------------------------
// SVD Line: 11507

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_trig_raw
//    <name> int_trig_raw </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.4..4> int_trig_raw
//    </check>
//  </item>
//  


// --------------------  Field Item: key_scanner_key_int_int_fifo_full_raw  -----------------------
// SVD Line: 11513

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_full_raw
//    <name> int_fifo_full_raw </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.5..5> int_fifo_full_raw
//    </check>
//  </item>
//  


// -------------------  Field Item: key_scanner_key_int_int_fifo_empty_raw  -----------------------
// SVD Line: 11519

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_empty_raw
//    <name> int_fifo_empty_raw </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.6..6> int_fifo_empty_raw
//    </check>
//  </item>
//  


// ------------------  Field Item: key_scanner_key_int_int_fifo_halffull_raw  ---------------------
// SVD Line: 11525

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_halffull_raw
//    <name> int_fifo_halffull_raw </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.7..7> int_fifo_halffull_raw
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_int_int_loop_cnt  --------------------------
// SVD Line: 11531

//  <item> SFDITEM_FIELD__key_scanner_key_int_int_loop_cnt
//    <name> int_loop_cnt </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000A014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_int ) </loc>
//      <o.8..8> int_loop_cnt
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: key_scanner_key_int  ------------------------------
// SVD Line: 11474

//  <rtree> SFDITEM_REG__key_scanner_key_int
//    <name> key_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A014) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_int >> 0) & 0xFFFFFFFF), ((key_scanner_key_int = (key_scanner_key_int & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_trig </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_full </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_empty </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_halffull </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_trig_raw </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_full_raw </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_empty_raw </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_fifo_halffull_raw </item>
//    <item> SFDITEM_FIELD__key_scanner_key_int_int_loop_cnt </item>
//  </rtree>
//  


// ---------------------  Register Item Address: key_scanner_fifo_status  -------------------------
// SVD Line: 11539

unsigned int key_scanner_fifo_status __AT (0x4000A018);



// ----------------------  Field Item: key_scanner_fifo_status_fifo_cnt  --------------------------
// SVD Line: 11548

//  <item> SFDITEM_FIELD__key_scanner_fifo_status_fifo_cnt
//    <name> fifo_cnt </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4000A018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_fifo_status >> 0) & 0x3F), ((key_scanner_fifo_status = (key_scanner_fifo_status & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: key_scanner_fifo_status_key_scanner_busy  ----------------------
// SVD Line: 11554

//  <item> SFDITEM_FIELD__key_scanner_fifo_status_key_scanner_busy
//    <name> key_scanner_busy </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000A018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_fifo_status ) </loc>
//      <o.6..6> key_scanner_busy
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_fifo_status_cnt_loop  --------------------------
// SVD Line: 11560

//  <item> SFDITEM_FIELD__key_scanner_fifo_status_cnt_loop
//    <name> cnt_loop </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x4000A018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_fifo_status >> 7) & 0x7), ((key_scanner_fifo_status = (key_scanner_fifo_status & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: key_scanner_fifo_status  ----------------------------
// SVD Line: 11539

//  <rtree> SFDITEM_REG__key_scanner_fifo_status
//    <name> fifo_status </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A018) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_fifo_status >> 0) & 0xFFFFFFFF), ((key_scanner_fifo_status = (key_scanner_fifo_status & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_fifo_status_fifo_cnt </item>
//    <item> SFDITEM_FIELD__key_scanner_fifo_status_key_scanner_busy </item>
//    <item> SFDITEM_FIELD__key_scanner_fifo_status_cnt_loop </item>
//  </rtree>
//  


// -----------------------  Register Item Address: key_scanner_key_data  --------------------------
// SVD Line: 11568

unsigned int key_scanner_key_data __AT (0x4000A01C);



// ------------------------  Field Item: key_scanner_key_data_key_data  ---------------------------
// SVD Line: 11577

//  <item> SFDITEM_FIELD__key_scanner_key_data_key_data
//    <name> key_data </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x4000A01C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((key_scanner_key_data >> 0) & 0x7FF), ((key_scanner_key_data = (key_scanner_key_data & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: key_scanner_key_data  ------------------------------
// SVD Line: 11568

//  <rtree> SFDITEM_REG__key_scanner_key_data
//    <name> key_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A01C) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_data >> 0) & 0xFFFFFFFF), ((key_scanner_key_data = (key_scanner_key_data & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_data_key_data </item>
//  </rtree>
//  


// -----------------------  Register Item Address: key_scanner_key_trig  --------------------------
// SVD Line: 11585

unsigned int key_scanner_key_trig __AT (0x4000A020);



// ----------------------  Field Item: key_scanner_key_trig_int_trig_cfg  -------------------------
// SVD Line: 11594

//  <item> SFDITEM_FIELD__key_scanner_key_trig_int_trig_cfg
//    <name> int_trig_cfg </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000A020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_trig >> 0) & 0x1F), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_trig_dma_trig_cfg  -------------------------
// SVD Line: 11600

//  <item> SFDITEM_FIELD__key_scanner_key_trig_dma_trig_cfg
//    <name> dma_trig_cfg </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x4000A020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_trig >> 5) & 0x1F), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_trig_int_loop_cfg  -------------------------
// SVD Line: 11606

//  <item> SFDITEM_FIELD__key_scanner_key_trig_int_loop_cfg
//    <name> int_loop_cfg </name>
//    <rw> 
//    <i> [Bits 12..10] RW (@ 0x4000A020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_trig >> 10) & 0x7), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0x7UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: key_scanner_key_trig  ------------------------------
// SVD Line: 11585

//  <rtree> SFDITEM_REG__key_scanner_key_trig
//    <name> key_trig </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A020) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_trig >> 0) & 0xFFFFFFFF), ((key_scanner_key_trig = (key_scanner_key_trig & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_trig_int_trig_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_trig_dma_trig_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_trig_int_loop_cfg </item>
//  </rtree>
//  


// ---------------------  Register Item Address: key_scanner_key_err_cfg  -------------------------
// SVD Line: 11614

unsigned int key_scanner_key_err_cfg __AT (0x4000A024);



// ---------------------  Field Item: key_scanner_key_err_cfg_fifo_th_cfg  ------------------------
// SVD Line: 11623

//  <item> SFDITEM_FIELD__key_scanner_key_err_cfg_fifo_th_cfg
//    <name> fifo_th_cfg </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000A024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_err_cfg >> 0) & 0x1F), ((key_scanner_key_err_cfg = (key_scanner_key_err_cfg & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: key_scanner_key_err_cfg_err_en  ---------------------------
// SVD Line: 11629

//  <item> SFDITEM_FIELD__key_scanner_key_err_cfg_err_en
//    <name> err_en </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000A024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_err_cfg ) </loc>
//      <o.5..5> err_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: key_scanner_key_err_cfg_err_flag  --------------------------
// SVD Line: 11635

//  <item> SFDITEM_FIELD__key_scanner_key_err_cfg_err_flag
//    <name> err_flag </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000A024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_err_cfg ) </loc>
//      <o.6..6> err_flag
//    </check>
//  </item>
//  


// -------------------------  Register RTree: key_scanner_key_err_cfg  ----------------------------
// SVD Line: 11614

//  <rtree> SFDITEM_REG__key_scanner_key_err_cfg
//    <name> key_err_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A024) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_err_cfg >> 0) & 0xFFFFFFFF), ((key_scanner_key_err_cfg = (key_scanner_key_err_cfg & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_err_cfg_fifo_th_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_err_cfg_err_en </item>
//    <item> SFDITEM_FIELD__key_scanner_key_err_cfg_err_flag </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_debouncd_cfg0  ----------------------
// SVD Line: 11643

unsigned int key_scanner_key_debouncd_cfg0 __AT (0x4000A028);



// ------------------  Field Item: key_scanner_key_debouncd_cfg0_en_debounce  ---------------------
// SVD Line: 11652

//  <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg0_en_debounce
//    <name> en_debounce </name>
//    <rw> 
//    <i> [Bits 29..0] RW (@ 0x4000A028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((key_scanner_key_debouncd_cfg0 >> 0) & 0x3FFFFFFF), ((key_scanner_key_debouncd_cfg0 = (key_scanner_key_debouncd_cfg0 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_debouncd_cfg0  -------------------------
// SVD Line: 11643

//  <rtree> SFDITEM_REG__key_scanner_key_debouncd_cfg0
//    <name> key_debouncd_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A028) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_debouncd_cfg0 >> 0) & 0xFFFFFFFF), ((key_scanner_key_debouncd_cfg0 = (key_scanner_key_debouncd_cfg0 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg0_en_debounce </item>
//  </rtree>
//  


// ------------------  Register Item Address: key_scanner_key_debouncd_cfg1  ----------------------
// SVD Line: 11660

unsigned int key_scanner_key_debouncd_cfg1 __AT (0x4000A02C);



// ---------------  Field Item: key_scanner_key_debouncd_cfg1_debounce_cnt_cfg  -------------------
// SVD Line: 11669

//  <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg1_debounce_cnt_cfg
//    <name> debounce_cnt_cfg </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000A02C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((key_scanner_key_debouncd_cfg1 >> 0) & 0xFF), ((key_scanner_key_debouncd_cfg1 = (key_scanner_key_debouncd_cfg1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: key_scanner_key_debouncd_cfg1_db_clk_sel  ----------------------
// SVD Line: 11675

//  <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg1_db_clk_sel
//    <name> db_clk_sel </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000A02C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) key_scanner_key_debouncd_cfg1 ) </loc>
//      <o.8..8> db_clk_sel
//    </check>
//  </item>
//  


// ----------------------  Register RTree: key_scanner_key_debouncd_cfg1  -------------------------
// SVD Line: 11660

//  <rtree> SFDITEM_REG__key_scanner_key_debouncd_cfg1
//    <name> key_debouncd_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000A02C) reg description: </i>
//    <loc> ( (unsigned int)((key_scanner_key_debouncd_cfg1 >> 0) & 0xFFFFFFFF), ((key_scanner_key_debouncd_cfg1 = (key_scanner_key_debouncd_cfg1 & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg1_debounce_cnt_cfg </item>
//    <item> SFDITEM_FIELD__key_scanner_key_debouncd_cfg1_db_clk_sel </item>
//  </rtree>
//  


// ------------------------------  Peripheral View: key_scanner  ----------------------------------
// SVD Line: 11312

//  <view> key_scanner
//    <name> key_scanner </name>
//    <item> SFDITEM_REG__key_scanner_key_scanner_ctrl0 </item>
//    <item> SFDITEM_REG__key_scanner_key_scanner_ctrl1 </item>
//    <item> SFDITEM_REG__key_scanner_key_row_mask_ctrl </item>
//    <item> SFDITEM_REG__key_scanner_key_col_mask_ctrl </item>
//    <item> SFDITEM_REG__key_scanner_key_int_en </item>
//    <item> SFDITEM_REG__key_scanner_key_int </item>
//    <item> SFDITEM_REG__key_scanner_fifo_status </item>
//    <item> SFDITEM_REG__key_scanner_key_data </item>
//    <item> SFDITEM_REG__key_scanner_key_trig </item>
//    <item> SFDITEM_REG__key_scanner_key_err_cfg </item>
//    <item> SFDITEM_REG__key_scanner_key_debouncd_cfg0 </item>
//    <item> SFDITEM_REG__key_scanner_key_debouncd_cfg1 </item>
//  </view>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl0  ----------------------------
// SVD Line: 11696

unsigned int pwm_c0_pwm_ctrl0 __AT (0x40005000);



// ---------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_msk  ------------------------------
// SVD Line: 11705

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_msk
//    <name> c0_msk </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 0) & 0x3), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_haltctrl_en  --------------------------
// SVD Line: 11711

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_haltctrl_en
//    <name> c0_haltctrl_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.2..2> c0_haltctrl_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_soft_rst  ----------------------------
// SVD Line: 11717

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_soft_rst
//    <name> c0_soft_rst </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.3..3> c0_soft_rst
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_haltctrl_cfg  --------------------------
// SVD Line: 11723

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_haltctrl_cfg
//    <name> c0_haltctrl_cfg </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 4) & 0x3), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_enable_pwm  ---------------------------
// SVD Line: 11729

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_enable_pwm
//    <name> c0_enable_pwm </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.6..6> c0_enable_pwm
//    </check>
//  </item>
//  


// --------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_mode  ------------------------------
// SVD Line: 11735

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_mode
//    <name> c0_mode </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 7) & 0x7), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_inv_en  -----------------------------
// SVD Line: 11741

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_inv_en
//    <name> c0_inv_en </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 10) & 0x3), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_trig_cfg  -------------------------
// SVD Line: 11747

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_trig_cfg
//    <name> c0_fifo_trig_cfg </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 12) & 0x7), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_clr  ----------------------------
// SVD Line: 11753

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_clr
//    <name> c0_fifo_clr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.15..15> c0_fifo_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_empty_en  -------------------------
// SVD Line: 11759

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_empty_en
//    <name> c0_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.16..16> c0_fifo_empty_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_full_en  --------------------------
// SVD Line: 11765

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_full_en
//    <name> c0_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.17..17> c0_fifo_full_en
//    </check>
//  </item>
//  


// --------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_halffull_en  ------------------------
// SVD Line: 11771

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_halffull_en
//    <name> c0_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.18..18> c0_fifo_halffull_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_fifo_trig_en  --------------------------
// SVD Line: 11777

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_trig_en
//    <name> c0_fifo_trig_en </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.19..19> c0_fifo_trig_en
//    </check>
//  </item>
//  


// -------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_dma_en  -----------------------------
// SVD Line: 11783

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_dma_en
//    <name> c0_dma_en </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl0 ) </loc>
//      <o.20..20> c0_dma_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl0_c0_dma_trig_cfg  --------------------------
// SVD Line: 11789

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_dma_trig_cfg
//    <name> c0_dma_trig_cfg </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 21) & 0x7), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl0_c0_ini_value  ---------------------------
// SVD Line: 11795

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_ini_value
//    <name> c0_ini_value </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40005000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl0 >> 24) & 0x3), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl0  --------------------------------
// SVD Line: 11696

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl0
//    <name> c0_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005000) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl0 = (pwm_c0_pwm_ctrl0 & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_msk </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_haltctrl_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_soft_rst </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_haltctrl_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_enable_pwm </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_mode </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_inv_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_trig_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_clr </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_full_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_fifo_trig_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_dma_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_dma_trig_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl0_c0_ini_value </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl1  ----------------------------
// SVD Line: 11803

unsigned int pwm_c0_pwm_ctrl1 __AT (0x40005004);



// -----------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_empty  ---------------------------
// SVD Line: 11812

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_empty
//    <name> c0_fifo_empty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl1 ) </loc>
//      <o.0..0> c0_fifo_empty
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_full  ---------------------------
// SVD Line: 11818

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_full
//    <name> c0_fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl1 ) </loc>
//      <o.1..1> c0_fifo_full
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_halffull  -------------------------
// SVD Line: 11824

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_halffull
//    <name> c0_fifo_halffull </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl1 ) </loc>
//      <o.2..2> c0_fifo_halffull
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_trig  ---------------------------
// SVD Line: 11830

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_trig
//    <name> c0_fifo_trig </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl1 ) </loc>
//      <o.3..3> c0_fifo_trig
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_cnt  ----------------------------
// SVD Line: 11836

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_cnt
//    <name> c0_fifo_cnt </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40005004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl1 >> 4) & 0x7), ((pwm_c0_pwm_ctrl1 = (pwm_c0_pwm_ctrl1 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c0_pwm_ctrl1_c0_fifo_wr_st  ---------------------------
// SVD Line: 11842

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_wr_st
//    <name> c0_fifo_wr_st </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40005004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c0_pwm_ctrl1 >> 7) & 0x3), ((pwm_c0_pwm_ctrl1 = (pwm_c0_pwm_ctrl1 & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_pwm_ctrl1_c0_flag_ir_busy  --------------------------
// SVD Line: 11848

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_flag_ir_busy
//    <name> c0_flag_ir_busy </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_pwm_ctrl1 ) </loc>
//      <o.9..9> c0_flag_ir_busy
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl1  --------------------------------
// SVD Line: 11803

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl1
//    <name> c0_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005004) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl1 = (pwm_c0_pwm_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_empty </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_full </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_halffull </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_trig </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_cnt </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_fifo_wr_st </item>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl1_c0_flag_ir_busy </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl2  ----------------------------
// SVD Line: 11856

unsigned int pwm_c0_pwm_ctrl2 __AT (0x40005010);



// -------------------------  Field Item: pwm_c0_pwm_ctrl2_c0_pera_th  ----------------------------
// SVD Line: 11865

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl2_c0_pera_th
//    <name> c0_pera_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl2 >> 0) & 0xFFFFF), ((pwm_c0_pwm_ctrl2 = (pwm_c0_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl2  --------------------------------
// SVD Line: 11856

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl2
//    <name> c0_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005010) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl2 = (pwm_c0_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl2_c0_pera_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl3  ----------------------------
// SVD Line: 11873

unsigned int pwm_c0_pwm_ctrl3 __AT (0x40005014);



// -------------------------  Field Item: pwm_c0_pwm_ctrl3_c0_high_th  ----------------------------
// SVD Line: 11882

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl3_c0_high_th
//    <name> c0_high_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl3 >> 0) & 0xFFFFF), ((pwm_c0_pwm_ctrl3 = (pwm_c0_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl3  --------------------------------
// SVD Line: 11873

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl3
//    <name> c0_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005014) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl3 = (pwm_c0_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl3_c0_high_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl4  ----------------------------
// SVD Line: 11890

unsigned int pwm_c0_pwm_ctrl4 __AT (0x40005018);



// ------------------------  Field Item: pwm_c0_pwm_ctrl4_c0_dzone_th  ----------------------------
// SVD Line: 11899

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl4_c0_dzone_th
//    <name> c0_dzone_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl4 >> 0) & 0xFFFFF), ((pwm_c0_pwm_ctrl4 = (pwm_c0_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl4  --------------------------------
// SVD Line: 11890

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl4
//    <name> c0_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005018) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl4 = (pwm_c0_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl4_c0_dzone_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_pwm_ctrl5  ----------------------------
// SVD Line: 11907

unsigned int pwm_c0_pwm_ctrl5 __AT (0x4000501C);



// ------------------------  Field Item: pwm_c0_pwm_ctrl5_c0_dma_data  ----------------------------
// SVD Line: 11916

//  <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl5_c0_dma_data
//    <name> c0_dma_data </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4000501C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_pwm_ctrl5 >> 0) & 0xFFFFF), ((pwm_c0_pwm_ctrl5 = (pwm_c0_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_pwm_ctrl5  --------------------------------
// SVD Line: 11907

//  <rtree> SFDITEM_REG__pwm_c0_pwm_ctrl5
//    <name> c0_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000501C) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c0_pwm_ctrl5 = (pwm_c0_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_pwm_ctrl5_c0_dma_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl0  ----------------------------
// SVD Line: 11924

unsigned int pwm_c1_pwm_ctrl0 __AT (0x40005020);



// ---------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_msk  ------------------------------
// SVD Line: 11933

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_msk
//    <name> c1_msk </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 0) & 0x3), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_haltctrl_en  --------------------------
// SVD Line: 11939

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_haltctrl_en
//    <name> c1_haltctrl_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.2..2> c1_haltctrl_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_soft_rst  ----------------------------
// SVD Line: 11945

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_soft_rst
//    <name> c1_soft_rst </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.3..3> c1_soft_rst
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_haltctrl_cfg  --------------------------
// SVD Line: 11951

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_haltctrl_cfg
//    <name> c1_haltctrl_cfg </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 4) & 0x3), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_enable_pwm  ---------------------------
// SVD Line: 11957

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_enable_pwm
//    <name> c1_enable_pwm </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.6..6> c1_enable_pwm
//    </check>
//  </item>
//  


// --------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_mode  ------------------------------
// SVD Line: 11963

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_mode
//    <name> c1_mode </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 7) & 0x7), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_inv_en  -----------------------------
// SVD Line: 11969

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_inv_en
//    <name> c1_inv_en </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 10) & 0x3), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_trig_cfg  -------------------------
// SVD Line: 11975

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_trig_cfg
//    <name> c1_fifo_trig_cfg </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 12) & 0x7), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_clr  ----------------------------
// SVD Line: 11981

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_clr
//    <name> c1_fifo_clr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.15..15> c1_fifo_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_empty_en  -------------------------
// SVD Line: 11987

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_empty_en
//    <name> c1_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.16..16> c1_fifo_empty_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_full_en  --------------------------
// SVD Line: 11993

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_full_en
//    <name> c1_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.17..17> c1_fifo_full_en
//    </check>
//  </item>
//  


// --------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_halffull_en  ------------------------
// SVD Line: 11999

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_halffull_en
//    <name> c1_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.18..18> c1_fifo_halffull_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_fifo_trig_en  --------------------------
// SVD Line: 12005

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_trig_en
//    <name> c1_fifo_trig_en </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.19..19> c1_fifo_trig_en
//    </check>
//  </item>
//  


// -------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_dma_en  -----------------------------
// SVD Line: 12011

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_dma_en
//    <name> c1_dma_en </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl0 ) </loc>
//      <o.20..20> c1_dma_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl0_c1_dma_trig_cfg  --------------------------
// SVD Line: 12017

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_dma_trig_cfg
//    <name> c1_dma_trig_cfg </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 21) & 0x7), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl0_c1_ini_value  ---------------------------
// SVD Line: 12023

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_ini_value
//    <name> c1_ini_value </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40005020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl0 >> 24) & 0x3), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl0  --------------------------------
// SVD Line: 11924

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl0
//    <name> c1_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005020) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl0 = (pwm_c1_pwm_ctrl0 & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_msk </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_haltctrl_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_soft_rst </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_haltctrl_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_enable_pwm </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_mode </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_inv_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_trig_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_clr </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_full_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_fifo_trig_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_dma_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_dma_trig_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl0_c1_ini_value </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl1  ----------------------------
// SVD Line: 12031

unsigned int pwm_c1_pwm_ctrl1 __AT (0x40005024);



// -----------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_empty  ---------------------------
// SVD Line: 12040

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_empty
//    <name> c1_fifo_empty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl1 ) </loc>
//      <o.0..0> c1_fifo_empty
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_full  ---------------------------
// SVD Line: 12046

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_full
//    <name> c1_fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl1 ) </loc>
//      <o.1..1> c1_fifo_full
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_halffull  -------------------------
// SVD Line: 12052

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_halffull
//    <name> c1_fifo_halffull </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl1 ) </loc>
//      <o.2..2> c1_fifo_halffull
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_trig  ---------------------------
// SVD Line: 12058

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_trig
//    <name> c1_fifo_trig </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl1 ) </loc>
//      <o.3..3> c1_fifo_trig
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_cnt  ----------------------------
// SVD Line: 12064

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_cnt
//    <name> c1_fifo_cnt </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40005024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl1 >> 4) & 0x7), ((pwm_c1_pwm_ctrl1 = (pwm_c1_pwm_ctrl1 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c1_pwm_ctrl1_c1_fifo_wr_st  ---------------------------
// SVD Line: 12070

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_wr_st
//    <name> c1_fifo_wr_st </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40005024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c1_pwm_ctrl1 >> 7) & 0x3), ((pwm_c1_pwm_ctrl1 = (pwm_c1_pwm_ctrl1 & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_pwm_ctrl1_c1_flag_ir_busy  --------------------------
// SVD Line: 12076

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_flag_ir_busy
//    <name> c1_flag_ir_busy </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005024) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_pwm_ctrl1 ) </loc>
//      <o.9..9> c1_flag_ir_busy
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl1  --------------------------------
// SVD Line: 12031

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl1
//    <name> c1_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005024) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl1 = (pwm_c1_pwm_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_empty </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_full </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_halffull </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_trig </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_cnt </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_fifo_wr_st </item>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl1_c1_flag_ir_busy </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl2  ----------------------------
// SVD Line: 12084

unsigned int pwm_c1_pwm_ctrl2 __AT (0x40005030);



// -------------------------  Field Item: pwm_c1_pwm_ctrl2_c1_pera_th  ----------------------------
// SVD Line: 12093

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl2_c1_pera_th
//    <name> c1_pera_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl2 >> 0) & 0xFFFFF), ((pwm_c1_pwm_ctrl2 = (pwm_c1_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl2  --------------------------------
// SVD Line: 12084

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl2
//    <name> c1_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005030) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl2 = (pwm_c1_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl2_c1_pera_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl3  ----------------------------
// SVD Line: 12101

unsigned int pwm_c1_pwm_ctrl3 __AT (0x40005034);



// -------------------------  Field Item: pwm_c1_pwm_ctrl3_c1_high_th  ----------------------------
// SVD Line: 12110

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl3_c1_high_th
//    <name> c1_high_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl3 >> 0) & 0xFFFFF), ((pwm_c1_pwm_ctrl3 = (pwm_c1_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl3  --------------------------------
// SVD Line: 12101

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl3
//    <name> c1_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005034) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl3 = (pwm_c1_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl3_c1_high_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl4  ----------------------------
// SVD Line: 12118

unsigned int pwm_c1_pwm_ctrl4 __AT (0x40005038);



// ------------------------  Field Item: pwm_c1_pwm_ctrl4_c1_dzone_th  ----------------------------
// SVD Line: 12127

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl4_c1_dzone_th
//    <name> c1_dzone_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl4 >> 0) & 0xFFFFF), ((pwm_c1_pwm_ctrl4 = (pwm_c1_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl4  --------------------------------
// SVD Line: 12118

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl4
//    <name> c1_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005038) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl4 = (pwm_c1_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl4_c1_dzone_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_pwm_ctrl5  ----------------------------
// SVD Line: 12135

unsigned int pwm_c1_pwm_ctrl5 __AT (0x4000503C);



// ------------------------  Field Item: pwm_c1_pwm_ctrl5_c1_dma_data  ----------------------------
// SVD Line: 12144

//  <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl5_c1_dma_data
//    <name> c1_dma_data </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4000503C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_pwm_ctrl5 >> 0) & 0xFFFFF), ((pwm_c1_pwm_ctrl5 = (pwm_c1_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_pwm_ctrl5  --------------------------------
// SVD Line: 12135

//  <rtree> SFDITEM_REG__pwm_c1_pwm_ctrl5
//    <name> c1_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000503C) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c1_pwm_ctrl5 = (pwm_c1_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_pwm_ctrl5_c1_dma_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl0  ----------------------------
// SVD Line: 12152

unsigned int pwm_c2_pwm_ctrl0 __AT (0x40005040);



// ---------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_msk  ------------------------------
// SVD Line: 12161

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_msk
//    <name> c2_msk </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 0) & 0x3), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_haltctrl_en  --------------------------
// SVD Line: 12167

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_haltctrl_en
//    <name> c2_haltctrl_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.2..2> c2_haltctrl_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_soft_rst  ----------------------------
// SVD Line: 12173

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_soft_rst
//    <name> c2_soft_rst </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.3..3> c2_soft_rst
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_haltctrl_cfg  --------------------------
// SVD Line: 12179

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_haltctrl_cfg
//    <name> c2_haltctrl_cfg </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 4) & 0x3), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_enable_pwm  ---------------------------
// SVD Line: 12185

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_enable_pwm
//    <name> c2_enable_pwm </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.6..6> c2_enable_pwm
//    </check>
//  </item>
//  


// --------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_mode  ------------------------------
// SVD Line: 12191

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_mode
//    <name> c2_mode </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 7) & 0x7), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_inv_en  -----------------------------
// SVD Line: 12197

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_inv_en
//    <name> c2_inv_en </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 10) & 0x3), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_trig_cfg  -------------------------
// SVD Line: 12203

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_trig_cfg
//    <name> c2_fifo_trig_cfg </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 12) & 0x7), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_clr  ----------------------------
// SVD Line: 12209

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_clr
//    <name> c2_fifo_clr </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.15..15> c2_fifo_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_empty_en  -------------------------
// SVD Line: 12215

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_empty_en
//    <name> c2_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.16..16> c2_fifo_empty_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_full_en  --------------------------
// SVD Line: 12221

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_full_en
//    <name> c2_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.17..17> c2_fifo_full_en
//    </check>
//  </item>
//  


// --------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_halffull_en  ------------------------
// SVD Line: 12227

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_halffull_en
//    <name> c2_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.18..18> c2_fifo_halffull_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_fifo_trig_en  --------------------------
// SVD Line: 12233

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_trig_en
//    <name> c2_fifo_trig_en </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.19..19> c2_fifo_trig_en
//    </check>
//  </item>
//  


// -------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_dma_en  -----------------------------
// SVD Line: 12239

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_dma_en
//    <name> c2_dma_en </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl0 ) </loc>
//      <o.20..20> c2_dma_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl0_c2_dma_trig_cfg  --------------------------
// SVD Line: 12245

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_dma_trig_cfg
//    <name> c2_dma_trig_cfg </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 21) & 0x7), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl0_c2_ini_value  ---------------------------
// SVD Line: 12251

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_ini_value
//    <name> c2_ini_value </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40005040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl0 >> 24) & 0x3), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl0  --------------------------------
// SVD Line: 12152

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl0
//    <name> c2_pwm_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005040) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl0 = (pwm_c2_pwm_ctrl0 & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_msk </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_haltctrl_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_soft_rst </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_haltctrl_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_enable_pwm </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_mode </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_inv_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_trig_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_clr </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_full_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_fifo_trig_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_dma_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_dma_trig_cfg </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl0_c2_ini_value </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl1  ----------------------------
// SVD Line: 12259

unsigned int pwm_c2_pwm_ctrl1 __AT (0x40005044);



// -----------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_empty  ---------------------------
// SVD Line: 12268

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_empty
//    <name> c2_fifo_empty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl1 ) </loc>
//      <o.0..0> c2_fifo_empty
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_full  ---------------------------
// SVD Line: 12274

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_full
//    <name> c2_fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl1 ) </loc>
//      <o.1..1> c2_fifo_full
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_halffull  -------------------------
// SVD Line: 12280

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_halffull
//    <name> c2_fifo_halffull </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl1 ) </loc>
//      <o.2..2> c2_fifo_halffull
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_trig  ---------------------------
// SVD Line: 12286

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_trig
//    <name> c2_fifo_trig </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl1 ) </loc>
//      <o.3..3> c2_fifo_trig
//    </check>
//  </item>
//  


// ------------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_cnt  ----------------------------
// SVD Line: 12292

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_cnt
//    <name> c2_fifo_cnt </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40005044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl1 >> 4) & 0x7), ((pwm_c2_pwm_ctrl1 = (pwm_c2_pwm_ctrl1 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: pwm_c2_pwm_ctrl1_c2_fifo_wr_st  ---------------------------
// SVD Line: 12298

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_wr_st
//    <name> c2_fifo_wr_st </name>
//    <rw> 
//    <i> [Bits 8..7] RW (@ 0x40005044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pwm_c2_pwm_ctrl1 >> 7) & 0x3), ((pwm_c2_pwm_ctrl1 = (pwm_c2_pwm_ctrl1 & ~(0x3UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_pwm_ctrl1_c2_flag_ir_busy  --------------------------
// SVD Line: 12304

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_flag_ir_busy
//    <name> c2_flag_ir_busy </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40005044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_pwm_ctrl1 ) </loc>
//      <o.9..9> c2_flag_ir_busy
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl1  --------------------------------
// SVD Line: 12259

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl1
//    <name> c2_pwm_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005044) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl1 = (pwm_c2_pwm_ctrl1 & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_empty </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_full </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_halffull </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_trig </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_cnt </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_fifo_wr_st </item>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl1_c2_flag_ir_busy </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl2  ----------------------------
// SVD Line: 12312

unsigned int pwm_c2_pwm_ctrl2 __AT (0x40005050);



// -------------------------  Field Item: pwm_c2_pwm_ctrl2_c2_pera_th  ----------------------------
// SVD Line: 12321

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl2_c2_pera_th
//    <name> c2_pera_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl2 >> 0) & 0xFFFFF), ((pwm_c2_pwm_ctrl2 = (pwm_c2_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl2  --------------------------------
// SVD Line: 12312

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl2
//    <name> c2_pwm_ctrl2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005050) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl2 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl2 = (pwm_c2_pwm_ctrl2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl2_c2_pera_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl3  ----------------------------
// SVD Line: 12329

unsigned int pwm_c2_pwm_ctrl3 __AT (0x40005054);



// -------------------------  Field Item: pwm_c2_pwm_ctrl3_c2_high_th  ----------------------------
// SVD Line: 12338

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl3_c2_high_th
//    <name> c2_high_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl3 >> 0) & 0xFFFFF), ((pwm_c2_pwm_ctrl3 = (pwm_c2_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl3  --------------------------------
// SVD Line: 12329

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl3
//    <name> c2_pwm_ctrl3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005054) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl3 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl3 = (pwm_c2_pwm_ctrl3 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl3_c2_high_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl4  ----------------------------
// SVD Line: 12346

unsigned int pwm_c2_pwm_ctrl4 __AT (0x40005058);



// ------------------------  Field Item: pwm_c2_pwm_ctrl4_c2_dzone_th  ----------------------------
// SVD Line: 12355

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl4_c2_dzone_th
//    <name> c2_dzone_th </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl4 >> 0) & 0xFFFFF), ((pwm_c2_pwm_ctrl4 = (pwm_c2_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl4  --------------------------------
// SVD Line: 12346

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl4
//    <name> c2_pwm_ctrl4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005058) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl4 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl4 = (pwm_c2_pwm_ctrl4 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl4_c2_dzone_th </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_pwm_ctrl5  ----------------------------
// SVD Line: 12363

unsigned int pwm_c2_pwm_ctrl5 __AT (0x4000505C);



// ------------------------  Field Item: pwm_c2_pwm_ctrl5_c2_dma_data  ----------------------------
// SVD Line: 12372

//  <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl5_c2_dma_data
//    <name> c2_dma_data </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x4000505C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_pwm_ctrl5 >> 0) & 0xFFFFF), ((pwm_c2_pwm_ctrl5 = (pwm_c2_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_pwm_ctrl5  --------------------------------
// SVD Line: 12363

//  <rtree> SFDITEM_REG__pwm_c2_pwm_ctrl5
//    <name> c2_pwm_ctrl5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000505C) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_pwm_ctrl5 >> 0) & 0xFFFFFFFF), ((pwm_c2_pwm_ctrl5 = (pwm_c2_pwm_ctrl5 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_pwm_ctrl5_c2_dma_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_cap_ctrl0  ----------------------------
// SVD Line: 12380

unsigned int pwm_c0_cap_ctrl0 __AT (0x40005060);



// ----------------------  Field Item: pwm_c0_cap_ctrl0_c0_p_cap_0_p_en  --------------------------
// SVD Line: 12389

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_0_p_en
//    <name> c0_p_cap_0_p_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_cap_ctrl0 ) </loc>
//      <o.0..0> c0_p_cap_0_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_cap_ctrl0_c0_p_cap_0_n_en  --------------------------
// SVD Line: 12395

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_0_n_en
//    <name> c0_p_cap_0_n_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_cap_ctrl0 ) </loc>
//      <o.1..1> c0_p_cap_0_n_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_cap_ctrl0_c0_p_cap_1_p_en  --------------------------
// SVD Line: 12401

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_1_p_en
//    <name> c0_p_cap_1_p_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_cap_ctrl0 ) </loc>
//      <o.2..2> c0_p_cap_1_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c0_cap_ctrl0_c0_p_cap_1_n_en  --------------------------
// SVD Line: 12407

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_1_n_en
//    <name> c0_p_cap_1_n_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005060) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_cap_ctrl0 ) </loc>
//      <o.3..3> c0_p_cap_1_n_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_cap_ctrl0  --------------------------------
// SVD Line: 12380

//  <rtree> SFDITEM_REG__pwm_c0_cap_ctrl0
//    <name> c0_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005060) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl0 = (pwm_c0_cap_ctrl0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_0_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_0_n_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_1_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl0_c0_p_cap_1_n_en </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c0_cap_ctrl1  ----------------------------
// SVD Line: 12415

unsigned int pwm_c0_cap_ctrl1 __AT (0x40005064);



// ------------------------  Field Item: pwm_c0_cap_ctrl1_c0_cap_data  ----------------------------
// SVD Line: 12424

//  <item> SFDITEM_FIELD__pwm_c0_cap_ctrl1_c0_cap_data
//    <name> c0_cap_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl1 = (pwm_c0_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c0_cap_ctrl1  --------------------------------
// SVD Line: 12415

//  <rtree> SFDITEM_REG__pwm_c0_cap_ctrl1
//    <name> c0_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005064) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c0_cap_ctrl1 = (pwm_c0_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_cap_ctrl1_c0_cap_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_cap_ctrl0  ----------------------------
// SVD Line: 12432

unsigned int pwm_c1_cap_ctrl0 __AT (0x40005070);



// ----------------------  Field Item: pwm_c1_cap_ctrl0_c1_p_cap_0_p_en  --------------------------
// SVD Line: 12441

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_0_p_en
//    <name> c1_p_cap_0_p_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005070) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_cap_ctrl0 ) </loc>
//      <o.0..0> c1_p_cap_0_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_cap_ctrl0_c1_p_cap_0_n_en  --------------------------
// SVD Line: 12447

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_0_n_en
//    <name> c1_p_cap_0_n_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005070) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_cap_ctrl0 ) </loc>
//      <o.1..1> c1_p_cap_0_n_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_cap_ctrl0_c1_p_cap_1_p_en  --------------------------
// SVD Line: 12453

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_1_p_en
//    <name> c1_p_cap_1_p_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005070) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_cap_ctrl0 ) </loc>
//      <o.2..2> c1_p_cap_1_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c1_cap_ctrl0_c1_p_cap_1_n_en  --------------------------
// SVD Line: 12459

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_1_n_en
//    <name> c1_p_cap_1_n_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005070) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_cap_ctrl0 ) </loc>
//      <o.3..3> c1_p_cap_1_n_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_cap_ctrl0  --------------------------------
// SVD Line: 12432

//  <rtree> SFDITEM_REG__pwm_c1_cap_ctrl0
//    <name> c1_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005070) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl0 = (pwm_c1_cap_ctrl0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_0_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_0_n_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_1_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl0_c1_p_cap_1_n_en </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c1_cap_ctrl1  ----------------------------
// SVD Line: 12467

unsigned int pwm_c1_cap_ctrl1 __AT (0x40005074);



// ------------------------  Field Item: pwm_c1_cap_ctrl1_c1_cap_data  ----------------------------
// SVD Line: 12476

//  <item> SFDITEM_FIELD__pwm_c1_cap_ctrl1_c1_cap_data
//    <name> c1_cap_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl1 = (pwm_c1_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c1_cap_ctrl1  --------------------------------
// SVD Line: 12467

//  <rtree> SFDITEM_REG__pwm_c1_cap_ctrl1
//    <name> c1_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005074) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c1_cap_ctrl1 = (pwm_c1_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_cap_ctrl1_c1_cap_data </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_cap_ctrl0  ----------------------------
// SVD Line: 12484

unsigned int pwm_c2_cap_ctrl0 __AT (0x40005080);



// ----------------------  Field Item: pwm_c2_cap_ctrl0_c2_p_cap_0_p_en  --------------------------
// SVD Line: 12493

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_0_p_en
//    <name> c2_p_cap_0_p_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_cap_ctrl0 ) </loc>
//      <o.0..0> c2_p_cap_0_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_cap_ctrl0_c2_p_cap_0_n_en  --------------------------
// SVD Line: 12499

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_0_n_en
//    <name> c2_p_cap_0_n_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_cap_ctrl0 ) </loc>
//      <o.1..1> c2_p_cap_0_n_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_cap_ctrl0_c2_p_cap_1_p_en  --------------------------
// SVD Line: 12505

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_1_p_en
//    <name> c2_p_cap_1_p_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_cap_ctrl0 ) </loc>
//      <o.2..2> c2_p_cap_1_p_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: pwm_c2_cap_ctrl0_c2_p_cap_1_n_en  --------------------------
// SVD Line: 12511

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_1_n_en
//    <name> c2_p_cap_1_n_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_cap_ctrl0 ) </loc>
//      <o.3..3> c2_p_cap_1_n_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_cap_ctrl0  --------------------------------
// SVD Line: 12484

//  <rtree> SFDITEM_REG__pwm_c2_cap_ctrl0
//    <name> c2_cap_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005080) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_cap_ctrl0 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl0 = (pwm_c2_cap_ctrl0 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_0_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_0_n_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_1_p_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl0_c2_p_cap_1_n_en </item>
//  </rtree>
//  


// -------------------------  Register Item Address: pwm_c2_cap_ctrl1  ----------------------------
// SVD Line: 12519

unsigned int pwm_c2_cap_ctrl1 __AT (0x40005084);



// ------------------------  Field Item: pwm_c2_cap_ctrl1_c2_cap_data  ----------------------------
// SVD Line: 12528

//  <item> SFDITEM_FIELD__pwm_c2_cap_ctrl1_c2_cap_data
//    <name> c2_cap_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl1 = (pwm_c2_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: pwm_c2_cap_ctrl1  --------------------------------
// SVD Line: 12519

//  <rtree> SFDITEM_REG__pwm_c2_cap_ctrl1
//    <name> c2_cap_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005084) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_cap_ctrl1 >> 0) & 0xFFFFFFFF), ((pwm_c2_cap_ctrl1 = (pwm_c2_cap_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_cap_ctrl1_c2_cap_data </item>
//  </rtree>
//  


// --------------------------  Register Item Address: pwm_cap_cnt_en  -----------------------------
// SVD Line: 12536

unsigned int pwm_cap_cnt_en __AT (0x40005090);



// --------------------------  Field Item: pwm_cap_cnt_en_cap_cnt_en  -----------------------------
// SVD Line: 12545

//  <item> SFDITEM_FIELD__pwm_cap_cnt_en_cap_cnt_en
//    <name> cap_cnt_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005090) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_cap_cnt_en ) </loc>
//      <o.0..0> cap_cnt_en
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: pwm_cap_cnt_en  ---------------------------------
// SVD Line: 12536

//  <rtree> SFDITEM_REG__pwm_cap_cnt_en
//    <name> cap_cnt_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005090) reg description: </i>
//    <loc> ( (unsigned int)((pwm_cap_cnt_en >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt_en = (pwm_cap_cnt_en & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_cap_cnt_en_cap_cnt_en </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_cap_cnt  -------------------------------
// SVD Line: 12553

unsigned int pwm_cap_cnt __AT (0x40005094);



// -----------------------------  Field Item: pwm_cap_cnt_cap_cnt  --------------------------------
// SVD Line: 12562

//  <item> SFDITEM_FIELD__pwm_cap_cnt_cap_cnt
//    <name> cap_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005094) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_cap_cnt >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt = (pwm_cap_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: pwm_cap_cnt  ----------------------------------
// SVD Line: 12553

//  <rtree> SFDITEM_REG__pwm_cap_cnt
//    <name> cap_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005094) reg description: </i>
//    <loc> ( (unsigned int)((pwm_cap_cnt >> 0) & 0xFFFFFFFF), ((pwm_cap_cnt = (pwm_cap_cnt & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_cap_cnt_cap_cnt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c0_step  -------------------------------
// SVD Line: 12570

unsigned int pwm_c0_step __AT (0x40005100);



// ---------------------------  Field Item: pwm_c0_step_c0_step_en  -------------------------------
// SVD Line: 12579

//  <item> SFDITEM_FIELD__pwm_c0_step_c0_step_en
//    <name> c0_step_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_step ) </loc>
//      <o.0..0> c0_step_en
//    </check>
//  </item>
//  


// --------------------------  Field Item: pwm_c0_step_c0_step_loop  ------------------------------
// SVD Line: 12585

//  <item> SFDITEM_FIELD__pwm_c0_step_c0_step_loop
//    <name> c0_step_loop </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005100) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c0_step ) </loc>
//      <o.1..1> c0_step_loop
//    </check>
//  </item>
//  


// ---------------------------  Field Item: pwm_c0_step_c0_step_cnt  ------------------------------
// SVD Line: 12591

//  <item> SFDITEM_FIELD__pwm_c0_step_c0_step_cnt
//    <name> c0_step_cnt </name>
//    <rw> 
//    <i> [Bits 19..2] RW (@ 0x40005100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_step >> 2) & 0x3FFFF), ((pwm_c0_step = (pwm_c0_step & ~(0x3FFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: pwm_c0_step  ----------------------------------
// SVD Line: 12570

//  <rtree> SFDITEM_REG__pwm_c0_step
//    <name> c0_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005100) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_step >> 0) & 0xFFFFFFFF), ((pwm_c0_step = (pwm_c0_step & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_step_c0_step_en </item>
//    <item> SFDITEM_FIELD__pwm_c0_step_c0_step_loop </item>
//    <item> SFDITEM_FIELD__pwm_c0_step_c0_step_cnt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c0_step1  ------------------------------
// SVD Line: 12599

unsigned int pwm_c0_step1 __AT (0x40005104);



// -------------------------  Field Item: pwm_c0_step1_c0_step_target  ----------------------------
// SVD Line: 12608

//  <item> SFDITEM_FIELD__pwm_c0_step1_c0_step_target
//    <name> c0_step_target </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c0_step1 >> 0) & 0xFFFFF), ((pwm_c0_step1 = (pwm_c0_step1 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: pwm_c0_step1  ----------------------------------
// SVD Line: 12599

//  <rtree> SFDITEM_REG__pwm_c0_step1
//    <name> c0_step1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005104) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c0_step1 >> 0) & 0xFFFFFFFF), ((pwm_c0_step1 = (pwm_c0_step1 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c0_step1_c0_step_target </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c1_step  -------------------------------
// SVD Line: 12616

unsigned int pwm_c1_step __AT (0x40005110);



// ---------------------------  Field Item: pwm_c1_step_c1_step_en  -------------------------------
// SVD Line: 12625

//  <item> SFDITEM_FIELD__pwm_c1_step_c1_step_en
//    <name> c1_step_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005110) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_step ) </loc>
//      <o.0..0> c1_step_en
//    </check>
//  </item>
//  


// --------------------------  Field Item: pwm_c1_step_c1_step_loop  ------------------------------
// SVD Line: 12631

//  <item> SFDITEM_FIELD__pwm_c1_step_c1_step_loop
//    <name> c1_step_loop </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005110) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c1_step ) </loc>
//      <o.1..1> c1_step_loop
//    </check>
//  </item>
//  


// ---------------------------  Field Item: pwm_c1_step_c1_step_cnt  ------------------------------
// SVD Line: 12637

//  <item> SFDITEM_FIELD__pwm_c1_step_c1_step_cnt
//    <name> c1_step_cnt </name>
//    <rw> 
//    <i> [Bits 19..2] RW (@ 0x40005110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_step >> 2) & 0x3FFFF), ((pwm_c1_step = (pwm_c1_step & ~(0x3FFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: pwm_c1_step  ----------------------------------
// SVD Line: 12616

//  <rtree> SFDITEM_REG__pwm_c1_step
//    <name> c1_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005110) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_step >> 0) & 0xFFFFFFFF), ((pwm_c1_step = (pwm_c1_step & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_step_c1_step_en </item>
//    <item> SFDITEM_FIELD__pwm_c1_step_c1_step_loop </item>
//    <item> SFDITEM_FIELD__pwm_c1_step_c1_step_cnt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c1_step1  ------------------------------
// SVD Line: 12645

unsigned int pwm_c1_step1 __AT (0x40005114);



// -------------------------  Field Item: pwm_c1_step1_c1_step_target  ----------------------------
// SVD Line: 12654

//  <item> SFDITEM_FIELD__pwm_c1_step1_c1_step_target
//    <name> c1_step_target </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c1_step1 >> 0) & 0xFFFFF), ((pwm_c1_step1 = (pwm_c1_step1 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: pwm_c1_step1  ----------------------------------
// SVD Line: 12645

//  <rtree> SFDITEM_REG__pwm_c1_step1
//    <name> c1_step1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005114) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c1_step1 >> 0) & 0xFFFFFFFF), ((pwm_c1_step1 = (pwm_c1_step1 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c1_step1_c1_step_target </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c2_step  -------------------------------
// SVD Line: 12662

unsigned int pwm_c2_step __AT (0x40005120);



// ---------------------------  Field Item: pwm_c2_step_c2_step_en  -------------------------------
// SVD Line: 12671

//  <item> SFDITEM_FIELD__pwm_c2_step_c2_step_en
//    <name> c2_step_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_step ) </loc>
//      <o.0..0> c2_step_en
//    </check>
//  </item>
//  


// --------------------------  Field Item: pwm_c2_step_c2_step_loop  ------------------------------
// SVD Line: 12677

//  <item> SFDITEM_FIELD__pwm_c2_step_c2_step_loop
//    <name> c2_step_loop </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005120) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pwm_c2_step ) </loc>
//      <o.1..1> c2_step_loop
//    </check>
//  </item>
//  


// ---------------------------  Field Item: pwm_c2_step_c2_step_cnt  ------------------------------
// SVD Line: 12683

//  <item> SFDITEM_FIELD__pwm_c2_step_c2_step_cnt
//    <name> c2_step_cnt </name>
//    <rw> 
//    <i> [Bits 19..2] RW (@ 0x40005120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_step >> 2) & 0x3FFFF), ((pwm_c2_step = (pwm_c2_step & ~(0x3FFFFUL << 2 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: pwm_c2_step  ----------------------------------
// SVD Line: 12662

//  <rtree> SFDITEM_REG__pwm_c2_step
//    <name> c2_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005120) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_step >> 0) & 0xFFFFFFFF), ((pwm_c2_step = (pwm_c2_step & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_step_c2_step_en </item>
//    <item> SFDITEM_FIELD__pwm_c2_step_c2_step_loop </item>
//    <item> SFDITEM_FIELD__pwm_c2_step_c2_step_cnt </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: pwm_c2_step1  ------------------------------
// SVD Line: 12691

unsigned int pwm_c2_step1 __AT (0x40005124);



// -------------------------  Field Item: pwm_c2_step1_c2_step_target  ----------------------------
// SVD Line: 12700

//  <item> SFDITEM_FIELD__pwm_c2_step1_c2_step_target
//    <name> c2_step_target </name>
//    <rw> 
//    <i> [Bits 19..0] RW (@ 0x40005124) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((pwm_c2_step1 >> 0) & 0xFFFFF), ((pwm_c2_step1 = (pwm_c2_step1 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: pwm_c2_step1  ----------------------------------
// SVD Line: 12691

//  <rtree> SFDITEM_REG__pwm_c2_step1
//    <name> c2_step1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005124) reg description: </i>
//    <loc> ( (unsigned int)((pwm_c2_step1 >> 0) & 0xFFFFFFFF), ((pwm_c2_step1 = (pwm_c2_step1 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pwm_c2_step1_c2_step_target </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: pwm  --------------------------------------
// SVD Line: 11685

//  <view> pwm
//    <name> pwm </name>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl2 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl3 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl4 </item>
//    <item> SFDITEM_REG__pwm_c0_pwm_ctrl5 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl2 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl3 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl4 </item>
//    <item> SFDITEM_REG__pwm_c1_pwm_ctrl5 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl2 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl3 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl4 </item>
//    <item> SFDITEM_REG__pwm_c2_pwm_ctrl5 </item>
//    <item> SFDITEM_REG__pwm_c0_cap_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c0_cap_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c1_cap_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c1_cap_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_c2_cap_ctrl0 </item>
//    <item> SFDITEM_REG__pwm_c2_cap_ctrl1 </item>
//    <item> SFDITEM_REG__pwm_cap_cnt_en </item>
//    <item> SFDITEM_REG__pwm_cap_cnt </item>
//    <item> SFDITEM_REG__pwm_c0_step </item>
//    <item> SFDITEM_REG__pwm_c0_step1 </item>
//    <item> SFDITEM_REG__pwm_c1_step </item>
//    <item> SFDITEM_REG__pwm_c1_step1 </item>
//    <item> SFDITEM_REG__pwm_c2_step </item>
//    <item> SFDITEM_REG__pwm_c2_step1 </item>
//  </view>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg0  -----------------------------
// SVD Line: 12721

unsigned int sadc_sadc_cfg0 __AT (0x4000F000);



// ----------------------  Field Item: sadc_sadc_cfg0_saradc_calib_mode  --------------------------
// SVD Line: 12730

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_calib_mode
//    <name> saradc_calib_mode </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.0..0> saradc_calib_mode
//    </check>
//  </item>
//  


// --------------------------  Field Item: sadc_sadc_cfg0_saradc_en  ------------------------------
// SVD Line: 12736

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_en
//    <name> saradc_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.1..1> saradc_en
//    </check>
//  </item>
//  


// -----------------------  Field Item: sadc_sadc_cfg0_saradc_vmea_div2  --------------------------
// SVD Line: 12742

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_vmea_div2
//    <name> saradc_vmea_div2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.2..2> saradc_vmea_div2
//    </check>
//  </item>
//  


// --------------------  Field Item: sadc_sadc_cfg0_saradc_vref_sel_invref  -----------------------
// SVD Line: 12748

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_vref_sel_invref
//    <name> saradc_vref_sel_invref </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.3..3> saradc_vref_sel_invref
//    </check>
//  </item>
//  


// -----------------------  Field Item: sadc_sadc_cfg0_saradc_ibsel_cmp  --------------------------
// SVD Line: 12754

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_ibsel_cmp
//    <name> saradc_ibsel_cmp </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4000F000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg0 >> 4) & 0x7), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: sadc_sadc_cfg0_saradc_vref_sel_ldo33a  -----------------------
// SVD Line: 12760

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_vref_sel_ldo33a
//    <name> saradc_vref_sel_ldo33a </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.7..7> saradc_vref_sel_ldo33a
//    </check>
//  </item>
//  


// ----------------------  Field Item: sadc_sadc_cfg0_saradc_inbuf_bypss  -------------------------
// SVD Line: 12766

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_inbuf_bypss
//    <name> saradc_inbuf_bypss </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.8..8> saradc_inbuf_bypss
//    </check>
//  </item>
//  


// -----------------------  Field Item: sadc_sadc_cfg0_saradc_conv_mode  --------------------------
// SVD Line: 12772

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_conv_mode
//    <name> saradc_conv_mode </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.9..9> saradc_conv_mode
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_cfg0_ctrl_dr  -------------------------------
// SVD Line: 12778

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_ctrl_dr
//    <name> ctrl_dr </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.10..10> ctrl_dr
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_cfg0_soc_reg  -------------------------------
// SVD Line: 12784

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_soc_reg
//    <name> soc_reg </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.11..11> soc_reg
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_cfg0_smux_reg  ------------------------------
// SVD Line: 12790

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_smux_reg
//    <name> smux_reg </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000F000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg0 >> 12) & 0xF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg0_adc_clk_sel  -----------------------------
// SVD Line: 12796

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_clk_sel
//    <name> adc_clk_sel </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.16..16> adc_clk_sel
//    </check>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg0_en_soc_fall  -----------------------------
// SVD Line: 12802

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_soc_fall
//    <name> en_soc_fall </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.17..17> en_soc_fall
//    </check>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg0_soc_fall_cfg  ----------------------------
// SVD Line: 12808

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_soc_fall_cfg
//    <name> soc_fall_cfg </name>
//    <rw> 
//    <i> [Bits 21..18] RW (@ 0x4000F000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg0 >> 18) & 0xF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0xFUL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sadc_sadc_cfg0_en_wr_cnt  ------------------------------
// SVD Line: 12814

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_wr_cnt
//    <name> en_wr_cnt </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.22..22> en_wr_cnt
//    </check>
//  </item>
//  


// --------------------------  Field Item: sadc_sadc_cfg0_wr_cnt_cfg  -----------------------------
// SVD Line: 12820

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_wr_cnt_cfg
//    <name> wr_cnt_cfg </name>
//    <rw> 
//    <i> [Bits 26..23] RW (@ 0x4000F000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg0 >> 23) & 0xF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0xFUL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: sadc_sadc_cfg0_wr_eoc_sel  -----------------------------
// SVD Line: 12826

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_wr_eoc_sel
//    <name> wr_eoc_sel </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.27..27> wr_eoc_sel
//    </check>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg0_saradc_rst_n  ----------------------------
// SVD Line: 12832

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_rst_n
//    <name> saradc_rst_n </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.28..28> saradc_rst_n
//    </check>
//  </item>
//  


// -----------------------  Field Item: sadc_sadc_cfg0_saradc_exvref_en  --------------------------
// SVD Line: 12838

//  <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_exvref_en
//    <name> saradc_exvref_en </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x4000F000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg0 ) </loc>
//      <o.29..29> saradc_exvref_en
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg0  ---------------------------------
// SVD Line: 12721

//  <rtree> SFDITEM_REG__sadc_sadc_cfg0
//    <name> sadc_cfg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F000) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg0 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg0 = (sadc_sadc_cfg0 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_calib_mode </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_en </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_vmea_div2 </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_vref_sel_invref </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_ibsel_cmp </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_vref_sel_ldo33a </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_inbuf_bypss </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_conv_mode </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_ctrl_dr </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_soc_reg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_smux_reg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_adc_clk_sel </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_soc_fall </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_soc_fall_cfg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_en_wr_cnt </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_wr_cnt_cfg </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_wr_eoc_sel </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_rst_n </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg0_saradc_exvref_en </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg1  -----------------------------
// SVD Line: 12846

unsigned int sadc_sadc_cfg1 __AT (0x4000F004);



// --------------------------  Field Item: sadc_sadc_cfg1_loop_delay  -----------------------------
// SVD Line: 12855

//  <item> SFDITEM_FIELD__sadc_sadc_cfg1_loop_delay
//    <name> loop_delay </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_cfg1 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg1 = (sadc_sadc_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg1  ---------------------------------
// SVD Line: 12846

//  <rtree> SFDITEM_REG__sadc_sadc_cfg1
//    <name> sadc_cfg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F004) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg1 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg1 = (sadc_sadc_cfg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg1_loop_delay </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg2  -----------------------------
// SVD Line: 12863

unsigned int sadc_sadc_cfg2 __AT (0x4000F008);



// ------------------------  Field Item: sadc_sadc_cfg2_adc_ctrl_mode  ----------------------------
// SVD Line: 12872

//  <item> SFDITEM_FIELD__sadc_sadc_cfg2_adc_ctrl_mode
//    <name> adc_ctrl_mode </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg2 ) </loc>
//      <o.0..0> adc_ctrl_mode
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg2  ---------------------------------
// SVD Line: 12863

//  <rtree> SFDITEM_REG__sadc_sadc_cfg2
//    <name> sadc_cfg2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F008) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg2 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg2 = (sadc_sadc_cfg2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg2_adc_ctrl_mode </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_data  -----------------------------
// SVD Line: 12880

unsigned int sadc_sadc_data __AT (0x4000F00C);



// --------------------------  Field Item: sadc_sadc_data_sadc_data  ------------------------------
// SVD Line: 12889

//  <item> SFDITEM_FIELD__sadc_sadc_data_sadc_data
//    <name> sadc_data </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000F00C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((sadc_sadc_data >> 0) & 0xFFFF), ((sadc_sadc_data = (sadc_sadc_data & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_data  ---------------------------------
// SVD Line: 12880

//  <rtree> SFDITEM_REG__sadc_sadc_data
//    <name> sadc_data </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F00C) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_data >> 0) & 0xFFFFFFFF), ((sadc_sadc_data = (sadc_sadc_data & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_data_sadc_data </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sadc_sadc_status0  ----------------------------
// SVD Line: 12897

unsigned int sadc_sadc_status0 __AT (0x4000F010);



// ----------------------------  Register Item: sadc_sadc_status0  --------------------------------
// SVD Line: 12897

//  <item> SFDITEM_REG__sadc_sadc_status0
//    <name> sadc_status0 </name>
//    <i> [Bits 31..0] RW (@ 0x4000F010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((sadc_sadc_status0 >> 0) & 0xFFFFFFFF), ((sadc_sadc_status0 = (sadc_sadc_status0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register Item Address: sadc_sadc_cfg3  -----------------------------
// SVD Line: 12907

unsigned int sadc_sadc_cfg3 __AT (0x4000F014);



// ----------------------  Field Item: sadc_sadc_cfg3_saradc_calib_datin  -------------------------
// SVD Line: 12916

//  <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_calib_datin
//    <name> saradc_calib_datin </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000F014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg3 >> 0) & 0xFF), ((sadc_sadc_cfg3 = (sadc_sadc_cfg3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sadc_sadc_cfg3_saradc_calib_datout  -------------------------
// SVD Line: 12922

//  <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_calib_datout
//    <name> saradc_calib_datout </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x4000F014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg3 >> 8) & 0xFF), ((sadc_sadc_cfg3 = (sadc_sadc_cfg3 & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: sadc_sadc_cfg3_saradc_calib_datsel  -------------------------
// SVD Line: 12928

//  <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_calib_datsel
//    <name> saradc_calib_datsel </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x4000F014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg3 >> 16) & 0x7), ((sadc_sadc_cfg3 = (sadc_sadc_cfg3 & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: sadc_sadc_cfg3_saradc_calib_datwr  -------------------------
// SVD Line: 12934

//  <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_calib_datwr
//    <name> saradc_calib_datwr </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x4000F014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_cfg3 ) </loc>
//      <o.19..19> saradc_calib_datwr
//    </check>
//  </item>
//  


// -----------------------  Field Item: sadc_sadc_cfg3_saradc_ibsel_vcm  --------------------------
// SVD Line: 12940

//  <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_ibsel_vcm
//    <name> saradc_ibsel_vcm </name>
//    <rw> 
//    <i> [Bits 22..20] RW (@ 0x4000F014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg3 >> 20) & 0x7), ((sadc_sadc_cfg3 = (sadc_sadc_cfg3 & ~(0x7UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg3_saradc_test  -----------------------------
// SVD Line: 12946

//  <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_test
//    <name> saradc_test </name>
//    <rw> 
//    <i> [Bits 24..23] RW (@ 0x4000F014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg3 >> 23) & 0x3), ((sadc_sadc_cfg3 = (sadc_sadc_cfg3 & ~(0x3UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_cfg3_adc_vref_sel  ----------------------------
// SVD Line: 12952

//  <item> SFDITEM_FIELD__sadc_sadc_cfg3_adc_vref_sel
//    <name> adc_vref_sel </name>
//    <rw> 
//    <i> [Bits 28..25] RW (@ 0x4000F014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((sadc_sadc_cfg3 >> 25) & 0xF), ((sadc_sadc_cfg3 = (sadc_sadc_cfg3 & ~(0xFUL << 25 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 25 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: sadc_sadc_cfg3  ---------------------------------
// SVD Line: 12907

//  <rtree> SFDITEM_REG__sadc_sadc_cfg3
//    <name> sadc_cfg3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F014) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_cfg3 >> 0) & 0xFFFFFFFF), ((sadc_sadc_cfg3 = (sadc_sadc_cfg3 & ~(0x1FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_calib_datin </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_calib_datout </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_calib_datsel </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_calib_datwr </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_ibsel_vcm </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg3_saradc_test </item>
//    <item> SFDITEM_FIELD__sadc_sadc_cfg3_adc_vref_sel </item>
//  </rtree>
//  


// ------------------------  Register Item Address: sadc_sadc_int_mask  ---------------------------
// SVD Line: 12960

unsigned int sadc_sadc_int_mask __AT (0x4000F030);



// --------------------  Field Item: sadc_sadc_int_mask_int_fifo_empty_en  ------------------------
// SVD Line: 12969

//  <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_empty_en
//    <name> int_fifo_empty_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int_mask ) </loc>
//      <o.0..0> int_fifo_empty_en
//    </check>
//  </item>
//  


// ---------------------  Field Item: sadc_sadc_int_mask_int_fifo_full_en  ------------------------
// SVD Line: 12975

//  <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_full_en
//    <name> int_fifo_full_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int_mask ) </loc>
//      <o.1..1> int_fifo_full_en
//    </check>
//  </item>
//  


// -------------------  Field Item: sadc_sadc_int_mask_int_fifo_halffull_en  ----------------------
// SVD Line: 12981

//  <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_halffull_en
//    <name> int_fifo_halffull_en </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000F030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int_mask ) </loc>
//      <o.2..2> int_fifo_halffull_en
//    </check>
//  </item>
//  


// ---------------------  Field Item: sadc_sadc_int_mask_int_sadc_trig_en  ------------------------
// SVD Line: 12987

//  <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_sadc_trig_en
//    <name> int_sadc_trig_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000F030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int_mask ) </loc>
//      <o.3..3> int_sadc_trig_en
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: sadc_sadc_int_mask  -------------------------------
// SVD Line: 12960

//  <rtree> SFDITEM_REG__sadc_sadc_int_mask
//    <name> sadc_int_mask </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F030) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_int_mask >> 0) & 0xFFFFFFFF), ((sadc_sadc_int_mask = (sadc_sadc_int_mask & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_empty_en </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_full_en </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_fifo_halffull_en </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_mask_int_sadc_trig_en </item>
//  </rtree>
//  


// --------------------------  Register Item Address: sadc_sadc_int  ------------------------------
// SVD Line: 12995

unsigned int sadc_sadc_int __AT (0x4000F034);



// --------------------------  Field Item: sadc_sadc_int_fifo_empty  ------------------------------
// SVD Line: 13004

//  <item> SFDITEM_FIELD__sadc_sadc_int_fifo_empty
//    <name> fifo_empty </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.0..0> fifo_empty
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_int_fifo_full  ------------------------------
// SVD Line: 13010

//  <item> SFDITEM_FIELD__sadc_sadc_int_fifo_full
//    <name> fifo_full </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.1..1> fifo_full
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_int_fifo_half  ------------------------------
// SVD Line: 13016

//  <item> SFDITEM_FIELD__sadc_sadc_int_fifo_half
//    <name> fifo_half </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.2..2> fifo_half
//    </check>
//  </item>
//  


// -------------------------  Field Item: sadc_sadc_int_int_sadc_trig  ----------------------------
// SVD Line: 13022

//  <item> SFDITEM_FIELD__sadc_sadc_int_int_sadc_trig
//    <name> int_sadc_trig </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.3..3> int_sadc_trig
//    </check>
//  </item>
//  


// ---------------------------  Field Item: sadc_sadc_int_int_sadc  -------------------------------
// SVD Line: 13028

//  <item> SFDITEM_FIELD__sadc_sadc_int_int_sadc
//    <name> int_sadc </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000F034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) sadc_sadc_int ) </loc>
//      <o.4..4> int_sadc
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: sadc_sadc_int  ---------------------------------
// SVD Line: 12995

//  <rtree> SFDITEM_REG__sadc_sadc_int
//    <name> sadc_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F034) reg description: </i>
//    <loc> ( (unsigned int)((sadc_sadc_int >> 0) & 0xFFFFFFFF), ((sadc_sadc_int = (sadc_sadc_int & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__sadc_sadc_int_fifo_empty </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_fifo_full </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_fifo_half </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_int_sadc_trig </item>
//    <item> SFDITEM_FIELD__sadc_sadc_int_int_sadc </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: sadc  -------------------------------------
// SVD Line: 12710

//  <view> sadc
//    <name> sadc </name>
//    <item> SFDITEM_REG__sadc_sadc_cfg0 </item>
//    <item> SFDITEM_REG__sadc_sadc_cfg1 </item>
//    <item> SFDITEM_REG__sadc_sadc_cfg2 </item>
//    <item> SFDITEM_REG__sadc_sadc_data </item>
//    <item> SFDITEM_REG__sadc_sadc_status0 </item>
//    <item> SFDITEM_REG__sadc_sadc_cfg3 </item>
//    <item> SFDITEM_REG__sadc_sadc_int_mask </item>
//    <item> SFDITEM_REG__sadc_sadc_int </item>
//  </view>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg0  ---------------------------
// SVD Line: 13049

unsigned int aon1_ctrl_aon1_reg0 __AT (0x40102000);



// --------------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_en_rc32k  ------------------------
// SVD Line: 13058

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_en_rc32k
//    <name> int_reg_en_rc32k </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.0..0> int_reg_en_rc32k
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg0_dly_sys_clkup_slp2act  ---------------------
// SVD Line: 13064

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_dly_sys_clkup_slp2act
//    <name> dly_sys_clkup_slp2act </name>
//    <rw> 
//    <i> [Bits 4..1] RW (@ 0x40102000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg0 >> 1) & 0xF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_sel_clk_32k_source  -------------------
// SVD Line: 13070

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_sel_clk_32k_source
//    <name> int_reg_sel_clk_32k_source </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.5..5> int_reg_sel_clk_32k_source
//    </check>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_en_clk_32k_cnt  ---------------------
// SVD Line: 13076

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_en_clk_32k_cnt
//    <name> int_reg_en_clk_32k_cnt </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.6..6> int_reg_en_clk_32k_cnt
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_io_osc_en  -----------------------
// SVD Line: 13082

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_en
//    <name> int_reg_io_osc_en </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.7..7> int_reg_io_osc_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_io_osc_byp  -----------------------
// SVD Line: 13088

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_byp
//    <name> int_reg_io_osc_byp </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.8..8> int_reg_io_osc_byp
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg0_int_reg_io_osc_cfg  -----------------------
// SVD Line: 13094

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_cfg
//    <name> int_reg_io_osc_cfg </name>
//    <rw> 
//    <i> [Bits 16..9] RW (@ 0x40102000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg0 >> 9) & 0xFF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_aon1_reg0_usb_phy_ctrl  --------------------------
// SVD Line: 13100

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_usb_phy_ctrl
//    <name> usb_phy_ctrl </name>
//    <rw> 
//    <i> [Bits 25..17] RW (@ 0x40102000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon1_ctrl_aon1_reg0 >> 17) & 0x1FF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0x1FFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg0_reg_rcmfd_en_mode  -----------------------
// SVD Line: 13106

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_rcmfd_en_mode
//    <name> reg_rcmfd_en_mode </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.26..26> reg_rcmfd_en_mode
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_aon1_reg0_reg_rcmfd_en  --------------------------
// SVD Line: 13112

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_rcmfd_en
//    <name> reg_rcmfd_en </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.27..27> reg_rcmfd_en
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg0_reg_boot_pin_clr  ------------------------
// SVD Line: 13118

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_boot_pin_clr
//    <name> reg_boot_pin_clr </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.28..28> reg_boot_pin_clr
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg0_reg_rstn_rtc_cnt  ------------------------
// SVD Line: 13124

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_rstn_rtc_cnt
//    <name> reg_rstn_rtc_cnt </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.29..29> reg_rstn_rtc_cnt
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg0_reg_prstn_aon1_ctrl  ----------------------
// SVD Line: 13130

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_prstn_aon1_ctrl
//    <name> reg_prstn_aon1_ctrl </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.30..30> reg_prstn_aon1_ctrl
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg0_config_testmode  ------------------------
// SVD Line: 13136

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_config_testmode
//    <name> config_testmode </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40102000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg0 ) </loc>
//      <o.31..31> config_testmode
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg0  ------------------------------
// SVD Line: 13049

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg0
//    <name> aon1_reg0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102000) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg0 = (aon1_ctrl_aon1_reg0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_en_rc32k </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_dly_sys_clkup_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_sel_clk_32k_source </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_en_clk_32k_cnt </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_byp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_int_reg_io_osc_cfg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_usb_phy_ctrl </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_rcmfd_en_mode </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_rcmfd_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_boot_pin_clr </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_rstn_rtc_cnt </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_reg_prstn_aon1_ctrl </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg0_config_testmode </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg1  ---------------------------
// SVD Line: 13144

unsigned int aon1_ctrl_aon1_reg1 __AT (0x40102004);



// ---------------------  Field Item: aon1_ctrl_aon1_reg1_int_reg_cnt_tgt  ------------------------
// SVD Line: 13153

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg1_int_reg_cnt_tgt
//    <name> int_reg_cnt_tgt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_reg1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg1 = (aon1_ctrl_aon1_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg1  ------------------------------
// SVD Line: 13144

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg1
//    <name> aon1_reg1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102004) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg1 = (aon1_ctrl_aon1_reg1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg1_int_reg_cnt_tgt </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg4  ---------------------------
// SVD Line: 13161

unsigned int aon1_ctrl_aon1_reg4 __AT (0x40102010);



// --------------------  Field Item: aon1_ctrl_aon1_reg4_reg_rcmfd_clk_en  ------------------------
// SVD Line: 13170

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_rcmfd_clk_en
//    <name> reg_rcmfd_clk_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.0..0> reg_rcmfd_clk_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_ostb  ----------------------
// SVD Line: 13176

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_ostb
//    <name> reg_aon1_rcmfd_ostb </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x40102010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg4 >> 1) & 0x7), ((aon1_ctrl_aon1_reg4 = (aon1_ctrl_aon1_reg4 & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_sw  -----------------------
// SVD Line: 13182

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_sw
//    <name> reg_aon1_rcmfd_sw </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.4..4> reg_aon1_rcmfd_sw
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_slp2fact_en  ----------------------
// SVD Line: 13188

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_slp2fact_en
//    <name> reg_aon1_slp2fact_en </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.5..5> reg_aon1_slp2fact_en
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_reg_ana_fast_boot  -----------------------
// SVD Line: 13194

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_ana_fast_boot
//    <name> reg_ana_fast_boot </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.6..6> reg_ana_fast_boot
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_io_latch  -----------------------
// SVD Line: 13200

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_io_latch
//    <name> reg_aon1_io_latch </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.7..7> reg_aon1_io_latch
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg4_reg_sel_clkrf_rcn_sys  ---------------------
// SVD Line: 13206

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_sel_clkrf_rcn_sys
//    <name> reg_sel_clkrf_rcn_sys </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.8..8> reg_sel_clkrf_rcn_sys
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_int_reg_ext_int_pol  ----------------------
// SVD Line: 13212

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_ext_int_pol
//    <name> int_reg_ext_int_pol </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.9..9> int_reg_ext_int_pol
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_int_reg_ext_int_en  -----------------------
// SVD Line: 13218

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_ext_int_en
//    <name> int_reg_ext_int_en </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.10..10> int_reg_ext_int_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_int_reg_cnt_slp_en  -----------------------
// SVD Line: 13224

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_cnt_slp_en
//    <name> int_reg_cnt_slp_en </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.11..11> int_reg_cnt_slp_en
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg4_reg_aon1_deepsleep_en  ---------------------
// SVD Line: 13230

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_deepsleep_en
//    <name> reg_aon1_deepsleep_en </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.12..12> reg_aon1_deepsleep_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_reg_dpslp_ramret00  -----------------------
// SVD Line: 13236

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_dpslp_ramret00
//    <name> reg_dpslp_ramret00 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.13..13> reg_dpslp_ramret00
//    </check>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_reg4_lle_cte_ant_pattern_aon_en  -------------------
// SVD Line: 13242

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_lle_cte_ant_pattern_aon_en
//    <name> lle_cte_ant_pattern_aon_en </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.14..14> lle_cte_ant_pattern_aon_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_reg_en_clk_32k_rstu  ----------------------
// SVD Line: 13248

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_en_clk_32k_rstu
//    <name> reg_en_clk_32k_rstu </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.15..15> reg_en_clk_32k_rstu
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg4_reg_pmu_pdr_pd  -------------------------
// SVD Line: 13254

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_pmu_pdr_pd
//    <name> reg_pmu_pdr_pd </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.16..16> reg_pmu_pdr_pd
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg4_reg_pmu_pvd_en  -------------------------
// SVD Line: 13260

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_pmu_pvd_en
//    <name> reg_pmu_pvd_en </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.17..17> reg_pmu_pvd_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg4_reg_dpslp_ramret01  -----------------------
// SVD Line: 13266

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_dpslp_ramret01
//    <name> reg_dpslp_ramret01 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.18..18> reg_dpslp_ramret01
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_reg_xo_ready_boot  -----------------------
// SVD Line: 13272

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_xo_ready_boot
//    <name> reg_xo_ready_boot </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.19..19> reg_xo_ready_boot
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg4_reg_boot_finished_sel  ---------------------
// SVD Line: 13278

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_boot_finished_sel
//    <name> reg_boot_finished_sel </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.20..20> reg_boot_finished_sel
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_sel_clk_lle_sram1  -----------------------
// SVD Line: 13284

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_sel_clk_lle_sram1
//    <name> sel_clk_lle_sram1 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.21..21> sel_clk_lle_sram1
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_sel_clk_lle_sram2  -----------------------
// SVD Line: 13290

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_sel_clk_lle_sram2
//    <name> sel_clk_lle_sram2 </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.22..22> sel_clk_lle_sram2
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_sel_clk_lle_sram3  -----------------------
// SVD Line: 13296

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_sel_clk_lle_sram3
//    <name> sel_clk_lle_sram3 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.23..23> sel_clk_lle_sram3
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg4_bk_dcdc_bypass_en_slp  ---------------------
// SVD Line: 13302

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_bk_dcdc_bypass_en_slp
//    <name> bk_dcdc_bypass_en_slp </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.24..24> bk_dcdc_bypass_en_slp
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg4_ldo12_lp_en_slp  ------------------------
// SVD Line: 13308

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_ldo12_lp_en_slp
//    <name> ldo12_lp_en_slp </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.25..25> ldo12_lp_en_slp
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_en12_psw_fsh_slp  ------------------------
// SVD Line: 13314

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_en12_psw_fsh_slp
//    <name> en12_psw_fsh_slp </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.26..26> en12_psw_fsh_slp
//    </check>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_reg4_bk_dcdc_bypass_drv_slp  ---------------------
// SVD Line: 13320

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_bk_dcdc_bypass_drv_slp
//    <name> bk_dcdc_bypass_drv_slp </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.27..27> bk_dcdc_bypass_drv_slp
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg4_bg_core_pd_slp  -------------------------
// SVD Line: 13326

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_bg_core_pd_slp
//    <name> bg_core_pd_slp </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.28..28> bg_core_pd_slp
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg4_bk_vbk_pwr_en_slp  -----------------------
// SVD Line: 13332

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_bk_vbk_pwr_en_slp
//    <name> bk_vbk_pwr_en_slp </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.29..29> bk_vbk_pwr_en_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_reg4_reg_lle_pwrwkup_req_mask  --------------------
// SVD Line: 13338

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_lle_pwrwkup_req_mask
//    <name> reg_lle_pwrwkup_req_mask </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40102010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg4 ) </loc>
//      <o.30..30> reg_lle_pwrwkup_req_mask
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg4  ------------------------------
// SVD Line: 13161

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg4
//    <name> aon1_reg4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102010) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg4 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg4 = (aon1_ctrl_aon1_reg4 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_rcmfd_clk_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_ostb </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_rcmfd_sw </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_slp2fact_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_ana_fast_boot </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_io_latch </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_sel_clkrf_rcn_sys </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_ext_int_pol </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_ext_int_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_int_reg_cnt_slp_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_aon1_deepsleep_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_dpslp_ramret00 </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_lle_cte_ant_pattern_aon_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_en_clk_32k_rstu </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_pmu_pdr_pd </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_pmu_pvd_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_dpslp_ramret01 </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_xo_ready_boot </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_boot_finished_sel </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_sel_clk_lle_sram1 </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_sel_clk_lle_sram2 </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_sel_clk_lle_sram3 </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_bk_dcdc_bypass_en_slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_ldo12_lp_en_slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_en12_psw_fsh_slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_bk_dcdc_bypass_drv_slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_bg_core_pd_slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_bk_vbk_pwr_en_slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg4_reg_lle_pwrwkup_req_mask </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_boot  ---------------------------
// SVD Line: 13346

unsigned int aon1_ctrl_aon1_boot __AT (0x40102014);



// ----------------------  Field Item: aon1_ctrl_aon1_boot_reg_aon1_boot  -------------------------
// SVD Line: 13355

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_boot_reg_aon1_boot
//    <name> reg_aon1_boot </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_aon1_boot >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_boot = (aon1_ctrl_aon1_boot & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_boot  ------------------------------
// SVD Line: 13346

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_boot
//    <name> aon1_boot </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102014) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_boot >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_boot = (aon1_ctrl_aon1_boot & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_boot_reg_aon1_boot </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_aon1_reg5  ---------------------------
// SVD Line: 13363

unsigned int aon1_ctrl_aon1_reg5 __AT (0x40102018);



// ---------------------  Field Item: aon1_ctrl_aon1_reg5_bk_dcdc_en_swh  -------------------------
// SVD Line: 13372

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_en_swh
//    <name> bk_dcdc_en_swh </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.0..0> bk_dcdc_en_swh
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_bk_dcdc_en_act  -------------------------
// SVD Line: 13378

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_en_act
//    <name> bk_dcdc_en_act </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.1..1> bk_dcdc_en_act
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg5_bk_dcdc_bypass_en_swh  ---------------------
// SVD Line: 13384

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_bypass_en_swh
//    <name> bk_dcdc_bypass_en_swh </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.2..2> bk_dcdc_bypass_en_swh
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_reg5_bk_dcdc_bypass_en_act  ---------------------
// SVD Line: 13390

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_bypass_en_act
//    <name> bk_dcdc_bypass_en_act </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.3..3> bk_dcdc_bypass_en_act
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_bk_ldo12_en_act  ------------------------
// SVD Line: 13396

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_ldo12_en_act
//    <name> bk_ldo12_en_act </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.4..4> bk_ldo12_en_act
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_ldo12_lp_en_act  ------------------------
// SVD Line: 13402

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_ldo12_lp_en_act
//    <name> ldo12_lp_en_act </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.5..5> ldo12_lp_en_act
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg5_sw_pd_flashio_act  -----------------------
// SVD Line: 13408

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sw_pd_flashio_act
//    <name> sw_pd_flashio_act </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.6..6> sw_pd_flashio_act
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg5_en12_psw_fsh_act  ------------------------
// SVD Line: 13414

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_en12_psw_fsh_act
//    <name> en12_psw_fsh_act </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.7..7> en12_psw_fsh_act
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg5_bk_vbk_pwr_en_act  -----------------------
// SVD Line: 13420

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_vbk_pwr_en_act
//    <name> bk_vbk_pwr_en_act </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.8..8> bk_vbk_pwr_en_act
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg5_seq_xo_en_dig_act  -----------------------
// SVD Line: 13426

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_seq_xo_en_dig_act
//    <name> seq_xo_en_dig_act </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.9..9> seq_xo_en_dig_act
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_isob_dig2rf_act  ------------------------
// SVD Line: 13432

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_isob_dig2rf_act
//    <name> isob_dig2rf_act </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.10..10> isob_dig2rf_act
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg5_seq_ldo_ant_hiz_act  ----------------------
// SVD Line: 13438

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_seq_ldo_ant_hiz_act
//    <name> seq_ldo_ant_hiz_act </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.11..11> seq_ldo_ant_hiz_act
//    </check>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_reg5_bk_dcdc_bypass_drv_act  ---------------------
// SVD Line: 13444

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_bypass_drv_act
//    <name> bk_dcdc_bypass_drv_act </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.12..12> bk_dcdc_bypass_drv_act
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg5_rc16m_pow_en_act  ------------------------
// SVD Line: 13450

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_rc16m_pow_en_act
//    <name> rc16m_pow_en_act </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.13..13> rc16m_pow_en_act
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg5_sdadc_digpow_en_act  ----------------------
// SVD Line: 13456

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sdadc_digpow_en_act
//    <name> sdadc_digpow_en_act </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.14..14> sdadc_digpow_en_act
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg5_sadc_digpow_en_act  -----------------------
// SVD Line: 13462

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sadc_digpow_en_act
//    <name> sadc_digpow_en_act </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.15..15> sadc_digpow_en_act
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_bg_core_pd_act  -------------------------
// SVD Line: 13468

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bg_core_pd_act
//    <name> bg_core_pd_act </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.16..16> bg_core_pd_act
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_aon2_io_en_act  -------------------------
// SVD Line: 13474

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_aon2_io_en_act
//    <name> aon2_io_en_act </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.17..17> aon2_io_en_act
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_aon2_io_en_slp  -------------------------
// SVD Line: 13480

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_aon2_io_en_slp
//    <name> aon2_io_en_slp </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.18..18> aon2_io_en_slp
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_reg5_aon1_reg5_reserved  -----------------------
// SVD Line: 13486

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_aon1_reg5_reserved
//    <name> aon1_reg5_reserved </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.19..19> aon1_reg5_reserved
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_div_hclk_denom  -------------------------
// SVD Line: 13492

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_div_hclk_denom
//    <name> div_hclk_denom </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40102018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg5 >> 20) & 0xF), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_div_flash_denom  ------------------------
// SVD Line: 13498

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_div_flash_denom
//    <name> div_flash_denom </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40102018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_reg5 >> 24) & 0xF), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_aon1_reg5_div_hclk_update  ------------------------
// SVD Line: 13504

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_div_hclk_update
//    <name> div_hclk_update </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.28..28> div_hclk_update
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_reg5_div_flash_update  ------------------------
// SVD Line: 13510

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_div_flash_update
//    <name> div_flash_update </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.29..29> div_flash_update
//    </check>
//  </item>
//  


// ------------------------  Field Item: aon1_ctrl_aon1_reg5_sel_hclk  ----------------------------
// SVD Line: 13516

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sel_hclk
//    <name> sel_hclk </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.30..30> sel_hclk
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_aon1_reg5_sel_clk_flash  -------------------------
// SVD Line: 13522

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sel_clk_flash
//    <name> sel_clk_flash </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40102018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_reg5 ) </loc>
//      <o.31..31> sel_clk_flash
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_aon1_reg5  ------------------------------
// SVD Line: 13363

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_reg5
//    <name> aon1_reg5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102018) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_reg5 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_reg5 = (aon1_ctrl_aon1_reg5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_en_swh </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_en_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_bypass_en_swh </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_bypass_en_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_ldo12_en_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_ldo12_lp_en_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sw_pd_flashio_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_en12_psw_fsh_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_vbk_pwr_en_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_seq_xo_en_dig_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_isob_dig2rf_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_seq_ldo_ant_hiz_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bk_dcdc_bypass_drv_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_rc16m_pow_en_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sdadc_digpow_en_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sadc_digpow_en_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_bg_core_pd_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_aon2_io_en_act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_aon2_io_en_slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_aon1_reg5_reserved </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_div_hclk_denom </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_div_flash_denom </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_div_hclk_update </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_div_flash_update </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sel_hclk </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_reg5_sel_clk_flash </item>
//  </rtree>
//  


// ----------------------  Register Item Address: aon1_ctrl_aon1_cnt_int  -------------------------
// SVD Line: 13530

unsigned int aon1_ctrl_aon1_cnt_int __AT (0x4010201C);



// ----------------------  Field Item: aon1_ctrl_aon1_cnt_int_en_actcnt  --------------------------
// SVD Line: 13539

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_en_actcnt
//    <name> en_actcnt </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.0..0> en_actcnt
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_aon1_cnt_int_clr_actcnt  -------------------------
// SVD Line: 13545

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_clr_actcnt
//    <name> clr_actcnt </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.1..1> clr_actcnt
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_cnt_int_int_actcnt_mask  -----------------------
// SVD Line: 13551

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_int_actcnt_mask
//    <name> int_actcnt_mask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.2..2> int_actcnt_mask
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_cnt_int_int_actcnt_32k  -----------------------
// SVD Line: 13557

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_int_actcnt_32k
//    <name> int_actcnt_32k </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.3..3> int_actcnt_32k
//    </check>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pdr_rstn  -------------------
// SVD Line: 13563

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pdr_rstn
//    <name> reg_bypass_pmu_pdr_rstn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.4..4> reg_bypass_pmu_pdr_rstn
//    </check>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pvd_rstn  -------------------
// SVD Line: 13569

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pvd_rstn
//    <name> reg_bypass_pmu_pvd_rstn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.5..5> reg_bypass_pmu_pvd_rstn
//    </check>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_cnt_int_reg_dpslp_disable_32k  --------------------
// SVD Line: 13575

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_dpslp_disable_32k
//    <name> reg_dpslp_disable_32k </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.6..6> reg_dpslp_disable_32k
//    </check>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_cnt_int_soft_en_hw_en_flush  ---------------------
// SVD Line: 13581

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_soft_en_hw_en_flush
//    <name> soft_en_hw_en_flush </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.7..7> soft_en_hw_en_flush
//    </check>
//  </item>
//  


// ------------------  Field Item: aon1_ctrl_aon1_cnt_int_hw_flush_cache_en  ----------------------
// SVD Line: 13587

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_hw_flush_cache_en
//    <name> hw_flush_cache_en </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.8..8> hw_flush_cache_en
//    </check>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_cnt_int_remap_from_aon  -----------------------
// SVD Line: 13593

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_remap_from_aon
//    <name> remap_from_aon </name>
//    <rw> 
//    <i> [Bits 12..9] RW (@ 0x4010201C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_cnt_int >> 9) & 0xF), ((aon1_ctrl_aon1_cnt_int = (aon1_ctrl_aon1_cnt_int & ~(0xFUL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_aon1_cnt_int_rst_source  -------------------------
// SVD Line: 13599

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_rst_source
//    <name> rst_source </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x4010201C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_cnt_int >> 13) & 0x3), ((aon1_ctrl_aon1_cnt_int = (aon1_ctrl_aon1_cnt_int & ~(0x3UL << 13 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 13 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_aon1_cnt_int_clr_rst_source  -----------------------
// SVD Line: 13605

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_clr_rst_source
//    <name> clr_rst_source </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x4010201C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_aon1_cnt_int ) </loc>
//      <o.15..15> clr_rst_source
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_aon1_cnt_int_reg_xo_cdac_rtc  -----------------------
// SVD Line: 13611

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_xo_cdac_rtc
//    <name> reg_xo_cdac_rtc </name>
//    <rw> 
//    <i> [Bits 21..16] RW (@ 0x4010201C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_cnt_int >> 16) & 0x3F), ((aon1_ctrl_aon1_cnt_int = (aon1_ctrl_aon1_cnt_int & ~(0x3FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon1_ctrl_aon1_cnt_int  -----------------------------
// SVD Line: 13530

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_cnt_int
//    <name> aon1_cnt_int </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010201C) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_cnt_int >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_cnt_int = (aon1_ctrl_aon1_cnt_int & ~(0x3FFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_en_actcnt </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_clr_actcnt </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_int_actcnt_mask </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_int_actcnt_32k </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pdr_rstn </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_bypass_pmu_pvd_rstn </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_dpslp_disable_32k </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_soft_en_hw_en_flush </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_hw_flush_cache_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_remap_from_aon </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_rst_source </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_clr_rst_source </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_cnt_int_reg_xo_cdac_rtc </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon1_ctrl_aon1_dly_ctrl0  ------------------------
// SVD Line: 13619

unsigned int aon1_ctrl_aon1_dly_ctrl0 __AT (0x40102020);



// ---------------  Field Item: aon1_ctrl_aon1_dly_ctrl0_dly_ldocoreen_slp2act  -------------------
// SVD Line: 13628

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_ldocoreen_slp2act
//    <name> dly_ldocoreen_slp2act </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40102020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl0 >> 0) & 0x3F), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_dly_ctrl0_dly_ldocoreok_slp2act  -------------------
// SVD Line: 13634

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_ldocoreok_slp2act
//    <name> dly_ldocoreok_slp2act </name>
//    <rw> 
//    <i> [Bits 11..6] RW (@ 0x40102020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl0 >> 6) & 0x3F), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0x3FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_dly_ctrl0_dly_dcdcsw1_slp2act  --------------------
// SVD Line: 13640

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_dcdcsw1_slp2act
//    <name> dly_dcdcsw1_slp2act </name>
//    <rw> 
//    <i> [Bits 19..12] RW (@ 0x40102020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl0 >> 12) & 0xFF), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0xFFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_dly_ctrl0_dly_dcdcsw2_slp2act  --------------------
// SVD Line: 13646

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_dcdcsw2_slp2act
//    <name> dly_dcdcsw2_slp2act </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40102020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl0 >> 20) & 0x3), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_dly_ctrl0_dly_flashv12en_slp2act  ------------------
// SVD Line: 13652

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_flashv12en_slp2act
//    <name> dly_flashv12en_slp2act </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40102020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl0 >> 22) & 0x3), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon1_ctrl_aon1_dly_ctrl0_dly_isob_dig2rf_slp2act  ------------------
// SVD Line: 13658

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_isob_dig2rf_slp2act
//    <name> dly_isob_dig2rf_slp2act </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40102020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl0 >> 24) & 0x3), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_dly_ctrl0_dly_lle_pd_act2slp  --------------------
// SVD Line: 13664

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_lle_pd_act2slp
//    <name> dly_lle_pd_act2slp </name>
//    <rw> 
//    <i> [Bits 28..26] RW (@ 0x40102020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl0 >> 26) & 0x7), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0x7UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_dly_ctrl0_dly_sys_pd_act2slp  --------------------
// SVD Line: 13670

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_sys_pd_act2slp
//    <name> dly_sys_pd_act2slp </name>
//    <rw> 
//    <i> [Bits 31..29] RW (@ 0x40102020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl0 >> 29) & 0x7), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0x7UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon1_ctrl_aon1_dly_ctrl0  ----------------------------
// SVD Line: 13619

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_dly_ctrl0
//    <name> aon1_dly_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102020) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_dly_ctrl0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_dly_ctrl0 = (aon1_ctrl_aon1_dly_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_ldocoreen_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_ldocoreok_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_dcdcsw1_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_dcdcsw2_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_flashv12en_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_isob_dig2rf_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_lle_pd_act2slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl0_dly_sys_pd_act2slp </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon1_ctrl_aon1_dly_ctrl1  ------------------------
// SVD Line: 13678

unsigned int aon1_ctrl_aon1_dly_ctrl1 __AT (0x40102024);



// ----------------  Field Item: aon1_ctrl_aon1_dly_ctrl1_dly_tbcuwkup_slp2act  -------------------
// SVD Line: 13687

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_tbcuwkup_slp2act
//    <name> dly_tbcuwkup_slp2act </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40102024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl1 >> 0) & 0x3F), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_dly_ctrl1_dly_memen_slp2act  ---------------------
// SVD Line: 13693

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_memen_slp2act
//    <name> dly_memen_slp2act </name>
//    <rw> 
//    <i> [Bits 11..6] RW (@ 0x40102024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl1 >> 6) & 0x3F), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0x3FUL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_dly_ctrl1_dly_sys_pd_slp2act  --------------------
// SVD Line: 13699

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_sys_pd_slp2act
//    <name> dly_sys_pd_slp2act </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40102024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl1 >> 12) & 0xF), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_dly_ctrl1_dly_sysclkok_slp2act  -------------------
// SVD Line: 13705

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_sysclkok_slp2act
//    <name> dly_sysclkok_slp2act </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40102024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl1 >> 16) & 0xF), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_dly_ctrl1_dly_aonshort_act2slp  -------------------
// SVD Line: 13711

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_aonshort_act2slp
//    <name> dly_aonshort_act2slp </name>
//    <rw> 
//    <i> [Bits 22..20] RW (@ 0x40102024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl1 >> 20) & 0x7), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0x7UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon1_ctrl_aon1_dly_ctrl1_dly_flashv12en_act2slp  ------------------
// SVD Line: 13717

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_flashv12en_act2slp
//    <name> dly_flashv12en_act2slp </name>
//    <rw> 
//    <i> [Bits 25..23] RW (@ 0x40102024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl1 >> 23) & 0x7), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0x7UL << 23 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 23 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: aon1_ctrl_aon1_dly_ctrl1_dly_ldocoreenact2slp  -------------------
// SVD Line: 13723

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_ldocoreenact2slp
//    <name> dly_ldocoreenact2slp </name>
//    <rw> 
//    <i> [Bits 28..26] RW (@ 0x40102024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl1 >> 26) & 0x7), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0x7UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: aon1_ctrl_aon1_dly_ctrl1_dly_dcdcen_act2slp  --------------------
// SVD Line: 13729

//  <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_dcdcen_act2slp
//    <name> dly_dcdcen_act2slp </name>
//    <rw> 
//    <i> [Bits 31..29] RW (@ 0x40102024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_aon1_dly_ctrl1 >> 29) & 0x7), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0x7UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon1_ctrl_aon1_dly_ctrl1  ----------------------------
// SVD Line: 13678

//  <rtree> SFDITEM_REG__aon1_ctrl_aon1_dly_ctrl1
//    <name> aon1_dly_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102024) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_aon1_dly_ctrl1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_aon1_dly_ctrl1 = (aon1_ctrl_aon1_dly_ctrl1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_tbcuwkup_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_memen_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_sys_pd_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_sysclkok_slp2act </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_aonshort_act2slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_flashv12en_act2slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_ldocoreenact2slp </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_aon1_dly_ctrl1_dly_dcdcen_act2slp </item>
//  </rtree>
//  


// ----------------------  Register Item Address: aon1_ctrl_pll_ctrl_reg  -------------------------
// SVD Line: 13737

unsigned int aon1_ctrl_pll_ctrl_reg __AT (0x40102028);



// ------------------------  Field Item: aon1_ctrl_pll_ctrl_reg_pll_en  ---------------------------
// SVD Line: 13746

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_en
//    <name> pll_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40102028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_pll_ctrl_reg ) </loc>
//      <o.0..0> pll_en
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_pll_ctrl_reg_pll_div_pre_reg  -----------------------
// SVD Line: 13752

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_div_pre_reg
//    <name> pll_div_pre_reg </name>
//    <rw> 
//    <i> [Bits 6..1] RW (@ 0x40102028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_pll_ctrl_reg >> 1) & 0x3F), ((aon1_ctrl_pll_ctrl_reg = (aon1_ctrl_pll_ctrl_reg & ~(0x3FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_pll_ctrl_reg_pll_div_loop_reg  ----------------------
// SVD Line: 13758

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_div_loop_reg
//    <name> pll_div_loop_reg </name>
//    <rw> 
//    <i> [Bits 14..7] RW (@ 0x40102028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_pll_ctrl_reg >> 7) & 0xFF), ((aon1_ctrl_pll_ctrl_reg = (aon1_ctrl_pll_ctrl_reg & ~(0xFFUL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_pll_ctrl_reg_pll_div_out_reg  -----------------------
// SVD Line: 13764

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_div_out_reg
//    <name> pll_div_out_reg </name>
//    <rw> 
//    <i> [Bits 20..15] RW (@ 0x40102028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_pll_ctrl_reg >> 15) & 0x3F), ((aon1_ctrl_pll_ctrl_reg = (aon1_ctrl_pll_ctrl_reg & ~(0x3FUL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_pll_ctrl_reg_pll_sw_vco_reg  -----------------------
// SVD Line: 13770

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_vco_reg
//    <name> pll_sw_vco_reg </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40102028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_pll_ctrl_reg >> 21) & 0x7), ((aon1_ctrl_pll_ctrl_reg = (aon1_ctrl_pll_ctrl_reg & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_pll_ctrl_reg_pll_sw_icp_reg  -----------------------
// SVD Line: 13776

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_icp_reg
//    <name> pll_sw_icp_reg </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40102028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_pll_ctrl_reg >> 24) & 0x3), ((aon1_ctrl_pll_ctrl_reg = (aon1_ctrl_pll_ctrl_reg & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_pll_ctrl_reg_pll_sw_lp_reg  ------------------------
// SVD Line: 13782

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_lp_reg
//    <name> pll_sw_lp_reg </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40102028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_pll_ctrl_reg ) </loc>
//      <o.26..26> pll_sw_lp_reg
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_pll_ctrl_reg_pll_sw_lock_reg  -----------------------
// SVD Line: 13788

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_lock_reg
//    <name> pll_sw_lock_reg </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40102028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_pll_ctrl_reg ) </loc>
//      <o.27..27> pll_sw_lock_reg
//    </check>
//  </item>
//  


// -------------------  Field Item: aon1_ctrl_pll_ctrl_reg_pll_sw_vreg_reg  -----------------------
// SVD Line: 13794

//  <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_vreg_reg
//    <name> pll_sw_vreg_reg </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40102028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_pll_ctrl_reg >> 28) & 0x3), ((aon1_ctrl_pll_ctrl_reg = (aon1_ctrl_pll_ctrl_reg & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon1_ctrl_pll_ctrl_reg  -----------------------------
// SVD Line: 13737

//  <rtree> SFDITEM_REG__aon1_ctrl_pll_ctrl_reg
//    <name> pll_ctrl_reg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102028) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_pll_ctrl_reg >> 0) & 0xFFFFFFFF), ((aon1_ctrl_pll_ctrl_reg = (aon1_ctrl_pll_ctrl_reg & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_div_pre_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_div_loop_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_div_out_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_vco_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_icp_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_lp_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_lock_reg </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_pll_ctrl_reg_pll_sw_vreg_reg </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon1_ctrl_patch_cfg  ---------------------------
// SVD Line: 13802

unsigned int aon1_ctrl_patch_cfg __AT (0x4010202C);



// ------------------------  Field Item: aon1_ctrl_patch_cfg_patch_cfg  ---------------------------
// SVD Line: 13811

//  <item> SFDITEM_FIELD__aon1_ctrl_patch_cfg_patch_cfg
//    <name> patch_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010202C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon1_ctrl_patch_cfg >> 0) & 0xFFFFFFFF), ((aon1_ctrl_patch_cfg = (aon1_ctrl_patch_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_patch_cfg  ------------------------------
// SVD Line: 13802

//  <rtree> SFDITEM_REG__aon1_ctrl_patch_cfg
//    <name> patch_cfg </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010202C) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_patch_cfg >> 0) & 0xFFFFFFFF), ((aon1_ctrl_patch_cfg = (aon1_ctrl_patch_cfg & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_patch_cfg_patch_cfg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: aon1_ctrl_PMU_CFG0  ---------------------------
// SVD Line: 13819

unsigned int aon1_ctrl_PMU_CFG0 __AT (0x40102030);



// ----------------------  Field Item: aon1_ctrl_PMU_CFG0_bk_ldo33_trim  --------------------------
// SVD Line: 13828

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_ldo33_trim
//    <name> bk_ldo33_trim </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40102030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG0 >> 0) & 0x1F), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_PMU_CFG0_bk_ldo12_trim  --------------------------
// SVD Line: 13834

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_ldo12_trim
//    <name> bk_ldo12_trim </name>
//    <rw> 
//    <i> [Bits 9..5] RW (@ 0x40102030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG0 >> 5) & 0x1F), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0x1FUL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG0_ldo12_ibsel  ---------------------------
// SVD Line: 13840

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_ldo12_ibsel
//    <name> ldo12_ibsel </name>
//    <rw> 
//    <i> [Bits 14..10] RW (@ 0x40102030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG0 >> 10) & 0x1F), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0x1FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: aon1_ctrl_PMU_CFG0_ldo12_tr  ----------------------------
// SVD Line: 13846

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_ldo12_tr
//    <name> ldo12_tr </name>
//    <rw> 
//    <i> [Bits 17..15] RW (@ 0x40102030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG0 >> 15) & 0x7), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0x7UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG0_ldo_lvd_sel  ---------------------------
// SVD Line: 13852

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_ldo_lvd_sel
//    <name> ldo_lvd_sel </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x40102030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG0 >> 18) & 0x7), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG0_bk_bod_trim  ---------------------------
// SVD Line: 13858

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_bod_trim
//    <name> bk_bod_trim </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40102030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG0 >> 21) & 0x7), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_PMU_CFG0_bk_bor3312_tr  --------------------------
// SVD Line: 13864

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_bor3312_tr
//    <name> bk_bor3312_tr </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40102030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG0 >> 24) & 0xF), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_PMU_CFG0_bk_ldobk_trim  --------------------------
// SVD Line: 13870

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_ldobk_trim
//    <name> bk_ldobk_trim </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40102030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG0 >> 28) & 0xF), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_PMU_CFG0  -------------------------------
// SVD Line: 13819

//  <rtree> SFDITEM_REG__aon1_ctrl_PMU_CFG0
//    <name> PMU_CFG0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102030) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG0 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG0 = (aon1_ctrl_PMU_CFG0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_ldo33_trim </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_ldo12_trim </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_ldo12_ibsel </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_ldo12_tr </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_ldo_lvd_sel </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_bod_trim </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_bor3312_tr </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG0_bk_ldobk_trim </item>
//  </rtree>
//  


// ------------------------  Register Item Address: aon1_ctrl_PMU_CFG1  ---------------------------
// SVD Line: 13878

unsigned int aon1_ctrl_PMU_CFG1 __AT (0x40102034);



// --------------------  Field Item: aon1_ctrl_PMU_CFG1_bk_rc32k_msb_trim  ------------------------
// SVD Line: 13887

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_bk_rc32k_msb_trim
//    <name> bk_rc32k_msb_trim </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40102034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG1 >> 0) & 0xF), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: aon1_ctrl_PMU_CFG1_bk_rc32k_lsb_trim  ------------------------
// SVD Line: 13893

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_bk_rc32k_lsb_trim
//    <name> bk_rc32k_lsb_trim </name>
//    <rw> 
//    <i> [Bits 13..4] RW (@ 0x40102034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon1_ctrl_PMU_CFG1 >> 4) & 0x3FF), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0x3FFUL << 4 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: aon1_ctrl_PMU_CFG1_dcdc_trim  ----------------------------
// SVD Line: 13899

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_trim
//    <name> dcdc_trim </name>
//    <rw> 
//    <i> [Bits 19..14] RW (@ 0x40102034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG1 >> 14) & 0x3F), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0x3FUL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG1_dcdc_pwr_sel  --------------------------
// SVD Line: 13905

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_pwr_sel
//    <name> dcdc_pwr_sel </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40102034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG1 >> 20) & 0x3), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG1_dcdc_pfm_vth  --------------------------
// SVD Line: 13911

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_pfm_vth
//    <name> dcdc_pfm_vth </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40102034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG1 >> 22) & 0x3), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: aon1_ctrl_PMU_CFG1_dcdc_zcd  ----------------------------
// SVD Line: 13917

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_zcd
//    <name> dcdc_zcd </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x40102034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG1 >> 24) & 0x7), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_PMU_CFG1_dcdc_freq_sels  -------------------------
// SVD Line: 13923

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_freq_sels
//    <name> dcdc_freq_sels </name>
//    <rw> 
//    <i> [Bits 28..27] RW (@ 0x40102034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG1 >> 27) & 0x3), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0x3UL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG1_dcdc_nov_sel  --------------------------
// SVD Line: 13929

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_nov_sel
//    <name> dcdc_nov_sel </name>
//    <rw> 
//    <i> [Bits 30..29] RW (@ 0x40102034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG1 >> 29) & 0x3), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0x3UL << 29 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 29 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_PMU_CFG1  -------------------------------
// SVD Line: 13878

//  <rtree> SFDITEM_REG__aon1_ctrl_PMU_CFG1
//    <name> PMU_CFG1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102034) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG1 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG1 = (aon1_ctrl_PMU_CFG1 & ~(0x7FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_bk_rc32k_msb_trim </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_bk_rc32k_lsb_trim </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_trim </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_pwr_sel </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_pfm_vth </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_zcd </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_freq_sels </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG1_dcdc_nov_sel </item>
//  </rtree>
//  


// ------------------------  Register Item Address: aon1_ctrl_PMU_CFG2  ---------------------------
// SVD Line: 13937

unsigned int aon1_ctrl_PMU_CFG2 __AT (0x40102038);



// -------------------------  Field Item: aon1_ctrl_PMU_CFG2_dcdc_och  ----------------------------
// SVD Line: 13946

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_och
//    <name> dcdc_och </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40102038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG2 >> 0) & 0x3), ((aon1_ctrl_PMU_CFG2 = (aon1_ctrl_PMU_CFG2 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_PMU_CFG2_dcdc_test_sel  --------------------------
// SVD Line: 13952

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_test_sel
//    <name> dcdc_test_sel </name>
//    <rw> 
//    <i> [Bits 4..2] RW (@ 0x40102038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG2 >> 2) & 0x7), ((aon1_ctrl_PMU_CFG2 = (aon1_ctrl_PMU_CFG2 & ~(0x7UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_PMU_CFG2_dcdc_antiring_en  ------------------------
// SVD Line: 13958

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_antiring_en
//    <name> dcdc_antiring_en </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.5..5> dcdc_antiring_en
//    </check>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG2_dcdc_sr_sel  ---------------------------
// SVD Line: 13964

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_sr_sel
//    <name> dcdc_sr_sel </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.6..6> dcdc_sr_sel
//    </check>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG2_dcdc_drv_sel  --------------------------
// SVD Line: 13970

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_drv_sel
//    <name> dcdc_drv_sel </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.7..7> dcdc_drv_sel
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_PMU_CFG2_dcdc_pfm_mode  --------------------------
// SVD Line: 13976

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_pfm_mode
//    <name> dcdc_pfm_mode </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.8..8> dcdc_pfm_mode
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon1_ctrl_PMU_CFG2_dcdc_force_ccm  -------------------------
// SVD Line: 13982

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_force_ccm
//    <name> dcdc_force_ccm </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.9..9> dcdc_force_ccm
//    </check>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG2_dcdc_scp_en  ---------------------------
// SVD Line: 13988

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_scp_en
//    <name> dcdc_scp_en </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.10..10> dcdc_scp_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: aon1_ctrl_PMU_CFG2_dcdc_ochen  ---------------------------
// SVD Line: 13994

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_ochen
//    <name> dcdc_ochen </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.11..11> dcdc_ochen
//    </check>
//  </item>
//  


// ------------------------  Field Item: aon1_ctrl_PMU_CFG2_ldo_lvd_en  ---------------------------
// SVD Line: 14000

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_ldo_lvd_en
//    <name> ldo_lvd_en </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.12..12> ldo_lvd_en
//    </check>
//  </item>
//  


// -----------------------  Field Item: aon1_ctrl_PMU_CFG2_bk_bor33_en  ---------------------------
// SVD Line: 14006

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_bk_bor33_en
//    <name> bk_bor33_en </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.13..13> bk_bor33_en
//    </check>
//  </item>
//  


// ------------------------  Field Item: aon1_ctrl_PMU_CFG2_ldo_bod_en  ---------------------------
// SVD Line: 14012

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_ldo_bod_en
//    <name> ldo_bod_en </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40102038) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon1_ctrl_PMU_CFG2 ) </loc>
//      <o.14..14> ldo_bod_en
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_PMU_CFG2  -------------------------------
// SVD Line: 13937

//  <rtree> SFDITEM_REG__aon1_ctrl_PMU_CFG2
//    <name> PMU_CFG2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40102038) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG2 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG2 = (aon1_ctrl_PMU_CFG2 & ~(0x7FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_och </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_test_sel </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_antiring_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_sr_sel </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_drv_sel </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_pfm_mode </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_force_ccm </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_scp_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_dcdc_ochen </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_ldo_lvd_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_bk_bor33_en </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG2_ldo_bod_en </item>
//  </rtree>
//  


// ------------------------  Register Item Address: aon1_ctrl_PMU_CFG3  ---------------------------
// SVD Line: 14020

unsigned int aon1_ctrl_PMU_CFG3 __AT (0x4010203C);



// ----------------------  Field Item: aon1_ctrl_PMU_CFG3_bg_core_vtrim  --------------------------
// SVD Line: 14029

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG3_bg_core_vtrim
//    <name> bg_core_vtrim </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4010203C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG3 >> 0) & 0xF), ((aon1_ctrl_PMU_CFG3 = (aon1_ctrl_PMU_CFG3 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_PMU_CFG3_rc16m_ftrim_ext  -------------------------
// SVD Line: 14035

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG3_rc16m_ftrim_ext
//    <name> rc16m_ftrim_ext </name>
//    <rw> 
//    <i> [Bits 9..4] RW (@ 0x4010203C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG3 >> 4) & 0x3F), ((aon1_ctrl_PMU_CFG3 = (aon1_ctrl_PMU_CFG3 & ~(0x3FUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: aon1_ctrl_PMU_CFG3_rc16m_ctrim_ext  -------------------------
// SVD Line: 14041

//  <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG3_rc16m_ctrim_ext
//    <name> rc16m_ctrim_ext </name>
//    <rw> 
//    <i> [Bits 15..10] RW (@ 0x4010203C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon1_ctrl_PMU_CFG3 >> 10) & 0x3F), ((aon1_ctrl_PMU_CFG3 = (aon1_ctrl_PMU_CFG3 & ~(0x3FUL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: aon1_ctrl_PMU_CFG3  -------------------------------
// SVD Line: 14020

//  <rtree> SFDITEM_REG__aon1_ctrl_PMU_CFG3
//    <name> PMU_CFG3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010203C) reg description: </i>
//    <loc> ( (unsigned int)((aon1_ctrl_PMU_CFG3 >> 0) & 0xFFFFFFFF), ((aon1_ctrl_PMU_CFG3 = (aon1_ctrl_PMU_CFG3 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG3_bg_core_vtrim </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG3_rc16m_ftrim_ext </item>
//    <item> SFDITEM_FIELD__aon1_ctrl_PMU_CFG3_rc16m_ctrim_ext </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: aon1_ctrl  -----------------------------------
// SVD Line: 13038

//  <view> aon1_ctrl
//    <name> aon1_ctrl </name>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg0 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg1 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg4 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_boot </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_reg5 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_cnt_int </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_dly_ctrl0 </item>
//    <item> SFDITEM_REG__aon1_ctrl_aon1_dly_ctrl1 </item>
//    <item> SFDITEM_REG__aon1_ctrl_pll_ctrl_reg </item>
//    <item> SFDITEM_REG__aon1_ctrl_patch_cfg </item>
//    <item> SFDITEM_REG__aon1_ctrl_PMU_CFG0 </item>
//    <item> SFDITEM_REG__aon1_ctrl_PMU_CFG1 </item>
//    <item> SFDITEM_REG__aon1_ctrl_PMU_CFG2 </item>
//    <item> SFDITEM_REG__aon1_ctrl_PMU_CFG3 </item>
//  </view>
//  


// -----------------  Register Item Address: aon2_ctrl_power_seq_signal_ctrl0  --------------------
// SVD Line: 14062

unsigned int aon2_ctrl_power_seq_signal_ctrl0 __AT (0x40100000);



// ------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_sw_pd_sysdomain_act  ----------------
// SVD Line: 14071

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_sw_pd_sysdomain_act
//    <name> sw_pd_sysdomain_act </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.0..0> sw_pd_sysdomain_act
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_iso_sys2rtc_act  ------------------
// SVD Line: 14077

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_iso_sys2rtc_act
//    <name> iso_sys2rtc_act </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.1..1> iso_sys2rtc_act
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_rstn_sys_act  -------------------
// SVD Line: 14083

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_rstn_sys_act
//    <name> rstn_sys_act </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.2..2> rstn_sys_act
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_cg_sys_act  --------------------
// SVD Line: 14089

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_cg_sys_act
//    <name> cg_sys_act </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.3..3> cg_sys_act
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_sw_pd_lledomain_act  ----------------
// SVD Line: 14095

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_sw_pd_lledomain_act
//    <name> sw_pd_lledomain_act </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.4..4> sw_pd_lledomain_act
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_iso_lle2rtc_act  ------------------
// SVD Line: 14101

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_iso_lle2rtc_act
//    <name> iso_lle2rtc_act </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.5..5> iso_lle2rtc_act
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_rstn_lle_act  -------------------
// SVD Line: 14107

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_rstn_lle_act
//    <name> rstn_lle_act </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.6..6> rstn_lle_act
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_cg_lle_act  --------------------
// SVD Line: 14113

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_cg_lle_act
//    <name> cg_lle_act </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.7..7> cg_lle_act
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_sw_pd_sysdomain_slp  ----------------
// SVD Line: 14119

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_sw_pd_sysdomain_slp
//    <name> sw_pd_sysdomain_slp </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.8..8> sw_pd_sysdomain_slp
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_iso_sys2rtc_slp  ------------------
// SVD Line: 14125

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_iso_sys2rtc_slp
//    <name> iso_sys2rtc_slp </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.9..9> iso_sys2rtc_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_rstn_sys_slp  -------------------
// SVD Line: 14131

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_rstn_sys_slp
//    <name> rstn_sys_slp </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.10..10> rstn_sys_slp
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_cg_sys_slp  --------------------
// SVD Line: 14137

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_cg_sys_slp
//    <name> cg_sys_slp </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.11..11> cg_sys_slp
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_sw_pd_lledomain_slp  ----------------
// SVD Line: 14143

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_sw_pd_lledomain_slp
//    <name> sw_pd_lledomain_slp </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.12..12> sw_pd_lledomain_slp
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_iso_lle2rtc_slp  ------------------
// SVD Line: 14149

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_iso_lle2rtc_slp
//    <name> iso_lle2rtc_slp </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.13..13> iso_lle2rtc_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_rstn_lle_slp  -------------------
// SVD Line: 14155

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_rstn_lle_slp
//    <name> rstn_lle_slp </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.14..14> rstn_lle_slp
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_cg_lle_slp  --------------------
// SVD Line: 14161

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_cg_lle_slp
//    <name> cg_lle_slp </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.15..15> cg_lle_slp
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_lle_pwrwkup_req_act  ----------------
// SVD Line: 14167

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_lle_pwrwkup_req_act
//    <name> lle_pwrwkup_req_act </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40100000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl0 ) </loc>
//      <o.16..16> lle_pwrwkup_req_act
//    </check>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_power_seq_signal_ctrl0_aon2_ctrl_reserved  ----------------
// SVD Line: 14173

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_aon2_ctrl_reserved
//    <name> aon2_ctrl_reserved </name>
//    <rw> 
//    <i> [Bits 31..17] RW (@ 0x40100000) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon2_ctrl_power_seq_signal_ctrl0 >> 17) & 0x7FFF), ((aon2_ctrl_power_seq_signal_ctrl0 = (aon2_ctrl_power_seq_signal_ctrl0 & ~(0x7FFFUL << 17 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FFF) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register RTree: aon2_ctrl_power_seq_signal_ctrl0  ------------------------
// SVD Line: 14062

//  <rtree> SFDITEM_REG__aon2_ctrl_power_seq_signal_ctrl0
//    <name> power_seq_signal_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100000) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_seq_signal_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_signal_ctrl0 = (aon2_ctrl_power_seq_signal_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_sw_pd_sysdomain_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_iso_sys2rtc_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_rstn_sys_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_cg_sys_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_sw_pd_lledomain_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_iso_lle2rtc_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_rstn_lle_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_cg_lle_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_sw_pd_sysdomain_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_iso_sys2rtc_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_rstn_sys_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_cg_sys_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_sw_pd_lledomain_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_iso_lle2rtc_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_rstn_lle_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_cg_lle_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_lle_pwrwkup_req_act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl0_aon2_ctrl_reserved </item>
//  </rtree>
//  


// -----------------  Register Item Address: aon2_ctrl_power_seq_signal_ctrl1  --------------------
// SVD Line: 14181

unsigned int aon2_ctrl_power_seq_signal_ctrl1 __AT (0x40100004);



// ---------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_bk_dcdc_en_slp  ------------------
// SVD Line: 14190

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_bk_dcdc_en_slp
//    <name> bk_dcdc_en_slp </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.0..0> bk_dcdc_en_slp
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_bk_ldo12_en_slp  ------------------
// SVD Line: 14196

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_bk_ldo12_en_slp
//    <name> bk_ldo12_en_slp </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.1..1> bk_ldo12_en_slp
//    </check>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sw_pd_flashio_slp  -----------------
// SVD Line: 14202

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sw_pd_flashio_slp
//    <name> sw_pd_flashio_slp </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.2..2> sw_pd_flashio_slp
//    </check>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_seq_xo_en_dig_slp  -----------------
// SVD Line: 14208

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_seq_xo_en_dig_slp
//    <name> seq_xo_en_dig_slp </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.3..3> seq_xo_en_dig_slp
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_isob_dig2rf_slp  ------------------
// SVD Line: 14214

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_isob_dig2rf_slp
//    <name> isob_dig2rf_slp </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.4..4> isob_dig2rf_slp
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_seq_ldo_ant_hiz_slp  ----------------
// SVD Line: 14220

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_seq_ldo_ant_hiz_slp
//    <name> seq_ldo_ant_hiz_slp </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.5..5> seq_ldo_ant_hiz_slp
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_pll_en_slp  --------------------
// SVD Line: 14226

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_pll_en_slp
//    <name> pll_en_slp </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.6..6> pll_en_slp
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_rc16m_pow_en_slp  -----------------
// SVD Line: 14232

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_rc16m_pow_en_slp
//    <name> rc16m_pow_en_slp </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.7..7> rc16m_pow_en_slp
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sdadc_digpow_en_slp  ----------------
// SVD Line: 14238

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sdadc_digpow_en_slp
//    <name> sdadc_digpow_en_slp </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.8..8> sdadc_digpow_en_slp
//    </check>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sadc_digpow_en_slp  ----------------
// SVD Line: 14244

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sadc_digpow_en_slp
//    <name> sadc_digpow_en_slp </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.9..9> sadc_digpow_en_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_rc16m_en_slp  -------------------
// SVD Line: 14250

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_rc16m_en_slp
//    <name> rc16m_en_slp </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.10..10> rc16m_en_slp
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sharemem_glc_sd_slp  ----------------
// SVD Line: 14256

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sharemem_glc_sd_slp
//    <name> sharemem_glc_sd_slp </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.11..11> sharemem_glc_sd_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sram0_sd_slp  -------------------
// SVD Line: 14262

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram0_sd_slp
//    <name> sram0_sd_slp </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.12..12> sram0_sd_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sram1_sd_slp  -------------------
// SVD Line: 14268

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram1_sd_slp
//    <name> sram1_sd_slp </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.13..13> sram1_sd_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sram2_sd_slp  -------------------
// SVD Line: 14274

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram2_sd_slp
//    <name> sram2_sd_slp </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.14..14> sram2_sd_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sram3_sd_slp  -------------------
// SVD Line: 14280

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram3_sd_slp
//    <name> sram3_sd_slp </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.15..15> sram3_sd_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sram4_sd_slp  -------------------
// SVD Line: 14286

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram4_sd_slp
//    <name> sram4_sd_slp </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.16..16> sram4_sd_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sram5_sd_slp  -------------------
// SVD Line: 14292

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram5_sd_slp
//    <name> sram5_sd_slp </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.17..17> sram5_sd_slp
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_sram6_sd_slp  -------------------
// SVD Line: 14298

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram6_sd_slp
//    <name> sram6_sd_slp </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.18..18> sram6_sd_slp
//    </check>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_signal_ctrl1_reg_dcdc_switch_mode  ---------------
// SVD Line: 14304

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_reg_dcdc_switch_mode
//    <name> reg_dcdc_switch_mode </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40100004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_power_seq_signal_ctrl1 ) </loc>
//      <o.19..19> reg_dcdc_switch_mode
//    </check>
//  </item>
//  


// --------------------  Register RTree: aon2_ctrl_power_seq_signal_ctrl1  ------------------------
// SVD Line: 14181

//  <rtree> SFDITEM_REG__aon2_ctrl_power_seq_signal_ctrl1
//    <name> power_seq_signal_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100004) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_seq_signal_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_signal_ctrl1 = (aon2_ctrl_power_seq_signal_ctrl1 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_bk_dcdc_en_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_bk_ldo12_en_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sw_pd_flashio_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_seq_xo_en_dig_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_isob_dig2rf_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_seq_ldo_ant_hiz_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_pll_en_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_rc16m_pow_en_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sdadc_digpow_en_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sadc_digpow_en_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_rc16m_en_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sharemem_glc_sd_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram0_sd_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram1_sd_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram2_sd_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram3_sd_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram4_sd_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram5_sd_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_sram6_sd_slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_signal_ctrl1_reg_dcdc_switch_mode </item>
//  </rtree>
//  


// ------------------  Register Item Address: aon2_ctrl_power_seq_dly_ctrl0  ----------------------
// SVD Line: 14312

unsigned int aon2_ctrl_power_seq_dly_ctrl0 __AT (0x40100008);



// --------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_dcdcen_slp2act  ------------------
// SVD Line: 14321

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_dcdcen_slp2act
//    <name> dly_dcdcen_slp2act </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 0) & 0x3), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_flashv33en_slp2act  ----------------
// SVD Line: 14327

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_flashv33en_slp2act
//    <name> dly_flashv33en_slp2act </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 2) & 0x3), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_aonshort_slp2act  -----------------
// SVD Line: 14333

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_aonshort_slp2act
//    <name> dly_aonshort_slp2act </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 4) & 0x3), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_pllen_slp2act  ------------------
// SVD Line: 14339

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_pllen_slp2act
//    <name> dly_pllen_slp2act </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 6) & 0x3), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_rcen_slp2act  -------------------
// SVD Line: 14345

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_rcen_slp2act
//    <name> dly_rcen_slp2act </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 8) & 0x3), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_sys_cg_slp2act  ------------------
// SVD Line: 14351

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_sys_cg_slp2act
//    <name> dly_sys_cg_slp2act </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 10) & 0x3), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_sys_rstn_slp2act  -----------------
// SVD Line: 14357

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_sys_rstn_slp2act
//    <name> dly_sys_rstn_slp2act </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 12) & 0x3), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_lle_pd_slp2act  ------------------
// SVD Line: 14363

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_lle_pd_slp2act
//    <name> dly_lle_pd_slp2act </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 14) & 0x3), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_lle_iso_slp2act  -----------------
// SVD Line: 14369

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_lle_iso_slp2act
//    <name> dly_lle_iso_slp2act </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 16) & 0x3), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_lle_cg_slp2act  ------------------
// SVD Line: 14375

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_lle_cg_slp2act
//    <name> dly_lle_cg_slp2act </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 18) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_lle_rstn_slp2act  -----------------
// SVD Line: 14381

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_lle_rstn_slp2act
//    <name> dly_lle_rstn_slp2act </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 21) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_dly_ctrl0_dly_flashv33en_act2slp  ----------------
// SVD Line: 14387

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_flashv33en_act2slp
//    <name> dly_flashv33en_act2slp </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x40100008) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl0 >> 24) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_power_seq_dly_ctrl0  -------------------------
// SVD Line: 14312

//  <rtree> SFDITEM_REG__aon2_ctrl_power_seq_dly_ctrl0
//    <name> power_seq_dly_ctrl0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100008) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_seq_dly_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_dly_ctrl0 = (aon2_ctrl_power_seq_dly_ctrl0 & ~(0x7FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_dcdcen_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_flashv33en_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_aonshort_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_pllen_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_rcen_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_sys_cg_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_sys_rstn_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_lle_pd_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_lle_iso_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_lle_cg_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_lle_rstn_slp2act </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl0_dly_flashv33en_act2slp </item>
//  </rtree>
//  


// ------------------  Register Item Address: aon2_ctrl_power_seq_dly_ctrl1  ----------------------
// SVD Line: 14395

unsigned int aon2_ctrl_power_seq_dly_ctrl1 __AT (0x4010000C);



// -------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_lle_rstn_act2slp  -----------------
// SVD Line: 14404

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_lle_rstn_act2slp
//    <name> dly_lle_rstn_act2slp </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 0) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_lle_cg_act2slp  ------------------
// SVD Line: 14410

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_lle_cg_act2slp
//    <name> dly_lle_cg_act2slp </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 3) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_lle_iso_act2slp  -----------------
// SVD Line: 14416

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_lle_iso_act2slp
//    <name> dly_lle_iso_act2slp </name>
//    <rw> 
//    <i> [Bits 8..6] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 6) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_sys_rstn_act2slp  -----------------
// SVD Line: 14422

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_sys_rstn_act2slp
//    <name> dly_sys_rstn_act2slp </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 9) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_sys_cg_act2slp  ------------------
// SVD Line: 14428

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_sys_cg_act2slp
//    <name> dly_sys_cg_act2slp </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 12) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_sys_iso_act2slp  -----------------
// SVD Line: 14434

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_sys_iso_act2slp
//    <name> dly_sys_iso_act2slp </name>
//    <rw> 
//    <i> [Bits 17..15] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 15) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 15 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 15 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_seq_xo_en_act2slp  ----------------
// SVD Line: 14440

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_seq_xo_en_act2slp
//    <name> dly_seq_xo_en_act2slp </name>
//    <rw> 
//    <i> [Bits 20..18] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 18) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_isob_dig2rf_act2slp  ---------------
// SVD Line: 14446

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_isob_dig2rf_act2slp
//    <name> dly_isob_dig2rf_act2slp </name>
//    <rw> 
//    <i> [Bits 23..21] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 21) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 21 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 21 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_pllen_act2slp  ------------------
// SVD Line: 14452

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_pllen_act2slp
//    <name> dly_pllen_act2slp </name>
//    <rw> 
//    <i> [Bits 26..24] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 24) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: aon2_ctrl_power_seq_dly_ctrl1_dly_memen_act2slp  ------------------
// SVD Line: 14458

//  <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_memen_act2slp
//    <name> dly_memen_act2slp </name>
//    <rw> 
//    <i> [Bits 29..27] RW (@ 0x4010000C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_power_seq_dly_ctrl1 >> 27) & 0x7), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x7UL << 27 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 27 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_power_seq_dly_ctrl1  -------------------------
// SVD Line: 14395

//  <rtree> SFDITEM_REG__aon2_ctrl_power_seq_dly_ctrl1
//    <name> power_seq_dly_ctrl1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010000C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_power_seq_dly_ctrl1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_power_seq_dly_ctrl1 = (aon2_ctrl_power_seq_dly_ctrl1 & ~(0x3FFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_lle_rstn_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_lle_cg_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_lle_iso_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_sys_rstn_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_sys_cg_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_sys_iso_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_seq_xo_en_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_isob_dig2rf_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_pllen_act2slp </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_power_seq_dly_ctrl1_dly_memen_act2slp </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_TBCU_CTRL  ---------------------------
// SVD Line: 14466

unsigned int aon2_ctrl_TBCU_CTRL __AT (0x40100010);



// ----------------------  Field Item: aon2_ctrl_TBCU_CTRL_tbcu_cnt_lock  -------------------------
// SVD Line: 14475

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_tbcu_cnt_lock
//    <name> tbcu_cnt_lock </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.0..0> tbcu_cnt_lock
//    </check>
//  </item>
//  


// --------------------  Field Item: aon2_ctrl_TBCU_CTRL_short_time_valid  ------------------------
// SVD Line: 14481

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_valid
//    <name> short_time_valid </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.1..1> short_time_valid
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon2_ctrl_TBCU_CTRL_us_time_valid  -------------------------
// SVD Line: 14487

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_valid
//    <name> us_time_valid </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.2..2> us_time_valid
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon2_ctrl_TBCU_CTRL_wkup_int_msk  --------------------------
// SVD Line: 14493

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_wkup_int_msk
//    <name> wkup_int_msk </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.3..3> wkup_int_msk
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_TBCU_CTRL_short_time_int_msk  -----------------------
// SVD Line: 14499

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_int_msk
//    <name> short_time_int_msk </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.4..4> short_time_int_msk
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon2_ctrl_TBCU_CTRL_us_time_int_msk  ------------------------
// SVD Line: 14505

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_int_msk
//    <name> us_time_int_msk </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.5..5> us_time_int_msk
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon2_ctrl_TBCU_CTRL_wkup_int_clr  --------------------------
// SVD Line: 14511

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_wkup_int_clr
//    <name> wkup_int_clr </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.6..6> wkup_int_clr
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_TBCU_CTRL_short_time_int_clr  -----------------------
// SVD Line: 14517

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_int_clr
//    <name> short_time_int_clr </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.7..7> short_time_int_clr
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon2_ctrl_TBCU_CTRL_us_time_int_clr  ------------------------
// SVD Line: 14523

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_int_clr
//    <name> us_time_int_clr </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.8..8> us_time_int_clr
//    </check>
//  </item>
//  


// ----------------------  Field Item: aon2_ctrl_TBCU_CTRL_wkup_int_stat  -------------------------
// SVD Line: 14529

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_wkup_int_stat
//    <name> wkup_int_stat </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.9..9> wkup_int_stat
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_TBCU_CTRL_short_time_int_stat  ----------------------
// SVD Line: 14535

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_int_stat
//    <name> short_time_int_stat </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.10..10> short_time_int_stat
//    </check>
//  </item>
//  


// --------------------  Field Item: aon2_ctrl_TBCU_CTRL_us_time_int_stat  ------------------------
// SVD Line: 14541

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_int_stat
//    <name> us_time_int_stat </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.11..11> us_time_int_stat
//    </check>
//  </item>
//  


// -------------------  Field Item: aon2_ctrl_TBCU_CTRL_wkup_orig_int_stat  -----------------------
// SVD Line: 14547

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_wkup_orig_int_stat
//    <name> wkup_orig_int_stat </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.12..12> wkup_orig_int_stat
//    </check>
//  </item>
//  


// ----------------  Field Item: aon2_ctrl_TBCU_CTRL_short_time_orig_int_stat  --------------------
// SVD Line: 14553

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_orig_int_stat
//    <name> short_time_orig_int_stat </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.13..13> short_time_orig_int_stat
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_TBCU_CTRL_us_time_orig_int_stat  ---------------------
// SVD Line: 14559

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_orig_int_stat
//    <name> us_time_orig_int_stat </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.14..14> us_time_orig_int_stat
//    </check>
//  </item>
//  


// --------------------  Field Item: aon2_ctrl_TBCU_CTRL_clk_lle_tbcu_mode  -----------------------
// SVD Line: 14565

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_clk_lle_tbcu_mode
//    <name> clk_lle_tbcu_mode </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.15..15> clk_lle_tbcu_mode
//    </check>
//  </item>
//  


// ---------------------  Field Item: aon2_ctrl_TBCU_CTRL_clk_lle_tbcu_en  ------------------------
// SVD Line: 14571

//  <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_clk_lle_tbcu_en
//    <name> clk_lle_tbcu_en </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40100010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_TBCU_CTRL ) </loc>
//      <o.16..16> clk_lle_tbcu_en
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: aon2_ctrl_TBCU_CTRL  ------------------------------
// SVD Line: 14466

//  <rtree> SFDITEM_REG__aon2_ctrl_TBCU_CTRL
//    <name> TBCU_CTRL </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100010) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_TBCU_CTRL >> 0) & 0xFFFFFFFF), ((aon2_ctrl_TBCU_CTRL = (aon2_ctrl_TBCU_CTRL & ~(0x1FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_tbcu_cnt_lock </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_valid </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_valid </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_wkup_int_msk </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_int_msk </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_int_msk </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_wkup_int_clr </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_int_clr </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_int_clr </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_wkup_int_stat </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_int_stat </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_int_stat </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_wkup_orig_int_stat </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_short_time_orig_int_stat </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_us_time_orig_int_stat </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_clk_lle_tbcu_mode </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_TBCU_CTRL_clk_lle_tbcu_en </item>
//  </rtree>
//  


// --------------  Register Item Address: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB  ------------------
// SVD Line: 14579

unsigned int aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB __AT (0x40100014);



// -----------  Field Item: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB_bts_lock_cnt_lsb  ---------------
// SVD Line: 14588

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB_bts_lock_cnt_lsb
//    <name> bts_lock_cnt_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB = (aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Register RTree: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB  ---------------------
// SVD Line: 14579

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB
//    <name> LLE_TBCU_LOCK_BASETSCNT_LSB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100014) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB = (aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB_bts_lock_cnt_lsb </item>
//  </rtree>
//  


// --------------  Register Item Address: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB  ------------------
// SVD Line: 14596

unsigned int aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB __AT (0x40100018);



// -----------  Field Item: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB_bts_lock_cnt_hsb  ---------------
// SVD Line: 14605

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB_bts_lock_cnt_hsb
//    <name> bts_lock_cnt_hsb </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40100018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB >> 0) & 0xFF), ((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB = (aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Register RTree: aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB  ---------------------
// SVD Line: 14596

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB
//    <name> LLE_TBCU_LOCK_BASETSCNT_HSB </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100018) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB = (aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB_bts_lock_cnt_hsb </item>
//  </rtree>
//  


// -----------------  Register Item Address: aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT  --------------------
// SVD Line: 14613

unsigned int aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT __AT (0x4010001C);



// ----------------  Field Item: aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT_sts_lock_cnt  -------------------
// SVD Line: 14622

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT_sts_lock_cnt
//    <name> sts_lock_cnt </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4010001C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT >> 0) & 0x3FF), ((aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT = (aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Register RTree: aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT  ------------------------
// SVD Line: 14613

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT
//    <name> LLE_TBCU_LOCK_SUBTSCNT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010001C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT = (aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT_sts_lock_cnt </item>
//  </rtree>
//  


// ------------------  Register Item Address: aon2_ctrl_LLE_TBCU_SHORT_TIME  ----------------------
// SVD Line: 14630

unsigned int aon2_ctrl_LLE_TBCU_SHORT_TIME __AT (0x40100020);



// ------------------  Field Item: aon2_ctrl_LLE_TBCU_SHORT_TIME_short_time  ----------------------
// SVD Line: 14639

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_SHORT_TIME_short_time
//    <name> short_time </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_SHORT_TIME >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_SHORT_TIME = (aon2_ctrl_LLE_TBCU_SHORT_TIME & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_LLE_TBCU_SHORT_TIME  -------------------------
// SVD Line: 14630

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_SHORT_TIME
//    <name> LLE_TBCU_SHORT_TIME </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100020) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_SHORT_TIME >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_SHORT_TIME = (aon2_ctrl_LLE_TBCU_SHORT_TIME & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_SHORT_TIME_short_time </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_LLE_TBCU_US_TIME_L  ----------------------
// SVD Line: 14647

unsigned int aon2_ctrl_LLE_TBCU_US_TIME_L __AT (0x40100024);



// ----------------  Field Item: aon2_ctrl_LLE_TBCU_US_TIME_L_us_base_time_lsb  -------------------
// SVD Line: 14656

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_L_us_base_time_lsb
//    <name> us_base_time_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_US_TIME_L >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_US_TIME_L = (aon2_ctrl_LLE_TBCU_US_TIME_L & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_LLE_TBCU_US_TIME_L  --------------------------
// SVD Line: 14647

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_US_TIME_L
//    <name> LLE_TBCU_US_TIME_L </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100024) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_US_TIME_L >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_US_TIME_L = (aon2_ctrl_LLE_TBCU_US_TIME_L & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_L_us_base_time_lsb </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_LLE_TBCU_US_TIME_H  ----------------------
// SVD Line: 14664

unsigned int aon2_ctrl_LLE_TBCU_US_TIME_H __AT (0x40100028);



// ----------------  Field Item: aon2_ctrl_LLE_TBCU_US_TIME_H_us_base_time_hsb  -------------------
// SVD Line: 14673

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_H_us_base_time_hsb
//    <name> us_base_time_hsb </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40100028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_LLE_TBCU_US_TIME_H >> 0) & 0xFF), ((aon2_ctrl_LLE_TBCU_US_TIME_H = (aon2_ctrl_LLE_TBCU_US_TIME_H & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_LLE_TBCU_US_TIME_H_us_sub_time  ----------------------
// SVD Line: 14679

//  <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_H_us_sub_time
//    <name> us_sub_time </name>
//    <rw> 
//    <i> [Bits 17..8] RW (@ 0x40100028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon2_ctrl_LLE_TBCU_US_TIME_H >> 8) & 0x3FF), ((aon2_ctrl_LLE_TBCU_US_TIME_H = (aon2_ctrl_LLE_TBCU_US_TIME_H & ~(0x3FFUL << 8 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_LLE_TBCU_US_TIME_H  --------------------------
// SVD Line: 14664

//  <rtree> SFDITEM_REG__aon2_ctrl_LLE_TBCU_US_TIME_H
//    <name> LLE_TBCU_US_TIME_H </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100028) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_LLE_TBCU_US_TIME_H >> 0) & 0xFFFFFFFF), ((aon2_ctrl_LLE_TBCU_US_TIME_H = (aon2_ctrl_LLE_TBCU_US_TIME_H & ~(0x3FFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_H_us_base_time_hsb </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_LLE_TBCU_US_TIME_H_us_sub_time </item>
//  </rtree>
//  


// -----------------------  Register Item Address: aon2_ctrl_pwr_ctrl0  ---------------------------
// SVD Line: 14687

unsigned int aon2_ctrl_pwr_ctrl0 __AT (0x4010002C);



// ---------------------------  Register Item: aon2_ctrl_pwr_ctrl0  -------------------------------
// SVD Line: 14687

//  <item> SFDITEM_REG__aon2_ctrl_pwr_ctrl0
//    <name> pwr_ctrl0 </name>
//    <i> [Bits 31..0] RW (@ 0x4010002C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_pwr_ctrl0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_pwr_ctrl0 = (aon2_ctrl_pwr_ctrl0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg4  ---------------------------
// SVD Line: 14697

unsigned int aon2_ctrl_aon1_reg4 __AT (0x40100030);



// ---------------------------  Register Item: aon2_ctrl_aon1_reg4  -------------------------------
// SVD Line: 14697

//  <item> SFDITEM_REG__aon2_ctrl_aon1_reg4
//    <name> aon1_reg4 </name>
//    <i> [Bits 31..0] RW (@ 0x40100030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg4 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg4 = (aon2_ctrl_aon1_reg4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg6  ---------------------------
// SVD Line: 14707

unsigned int aon2_ctrl_aon1_reg6 __AT (0x40100034);



// ---------------------------  Register Item: aon2_ctrl_aon1_reg6  -------------------------------
// SVD Line: 14707

//  <item> SFDITEM_REG__aon2_ctrl_aon1_reg6
//    <name> aon1_reg6 </name>
//    <i> [Bits 31..0] RW (@ 0x40100034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg6 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg6 = (aon2_ctrl_aon1_reg6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg7  ---------------------------
// SVD Line: 14717

unsigned int aon2_ctrl_aon1_reg7 __AT (0x40100038);



// ---------------------------  Register Item: aon2_ctrl_aon1_reg7  -------------------------------
// SVD Line: 14717

//  <item> SFDITEM_REG__aon2_ctrl_aon1_reg7
//    <name> aon1_reg7 </name>
//    <i> [Bits 31..0] RW (@ 0x40100038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg7 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg7 = (aon2_ctrl_aon1_reg7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg8  ---------------------------
// SVD Line: 14727

unsigned int aon2_ctrl_aon1_reg8 __AT (0x4010003C);



// ---------------------------  Register Item: aon2_ctrl_aon1_reg8  -------------------------------
// SVD Line: 14727

//  <item> SFDITEM_REG__aon2_ctrl_aon1_reg8
//    <name> aon1_reg8 </name>
//    <i> [Bits 31..0] RW (@ 0x4010003C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg8 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg8 = (aon2_ctrl_aon1_reg8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg9  ---------------------------
// SVD Line: 14737

unsigned int aon2_ctrl_aon1_reg9 __AT (0x40100040);



// ---------------------------  Register Item: aon2_ctrl_aon1_reg9  -------------------------------
// SVD Line: 14737

//  <item> SFDITEM_REG__aon2_ctrl_aon1_reg9
//    <name> aon1_reg9 </name>
//    <i> [Bits 31..0] RW (@ 0x40100040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg9 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg9 = (aon2_ctrl_aon1_reg9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register Item Address: aon2_ctrl_aon1_reg10  --------------------------
// SVD Line: 14747

unsigned int aon2_ctrl_aon1_reg10 __AT (0x40100044);



// ---------------------------  Register Item: aon2_ctrl_aon1_reg10  ------------------------------
// SVD Line: 14747

//  <item> SFDITEM_REG__aon2_ctrl_aon1_reg10
//    <name> aon1_reg10 </name>
//    <i> [Bits 31..0] RW (@ 0x40100044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg10 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg10 = (aon2_ctrl_aon1_reg10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon1_reg_rd11  -------------------------
// SVD Line: 14757

unsigned int aon2_ctrl_aon1_reg_rd11 __AT (0x40100048);



// ------------------  Field Item: aon2_ctrl_aon1_reg_rd11_aon1_rtc_cnt_lsb  ----------------------
// SVD Line: 14766

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd11_aon1_rtc_cnt_lsb
//    <name> aon1_rtc_cnt_lsb </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd11 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd11 = (aon2_ctrl_aon1_reg_rd11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon1_reg_rd11  ----------------------------
// SVD Line: 14757

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg_rd11
//    <name> aon1_reg_rd11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100048) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd11 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd11 = (aon2_ctrl_aon1_reg_rd11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd11_aon1_rtc_cnt_lsb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon1_reg_rd12  -------------------------
// SVD Line: 14774

unsigned int aon2_ctrl_aon1_reg_rd12 __AT (0x4010004C);



// ------------------  Field Item: aon2_ctrl_aon1_reg_rd12_aon1_rtc_cnt_msb  ----------------------
// SVD Line: 14783

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd12_aon1_rtc_cnt_msb
//    <name> aon1_rtc_cnt_msb </name>
//    <rw> 
//    <i> [Bits 10..0] RW (@ 0x4010004C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((aon2_ctrl_aon1_reg_rd12 >> 0) & 0x7FF), ((aon2_ctrl_aon1_reg_rd12 = (aon2_ctrl_aon1_reg_rd12 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon1_reg_rd12  ----------------------------
// SVD Line: 14774

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg_rd12
//    <name> aon1_reg_rd12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010004C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd12 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd12 = (aon2_ctrl_aon1_reg_rd12 & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd12_aon1_rtc_cnt_msb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon1_reg_rd13  -------------------------
// SVD Line: 14791

unsigned int aon2_ctrl_aon1_reg_rd13 __AT (0x40100050);



// -----------------------  Field Item: aon2_ctrl_aon1_reg_rd13_cnt_slp  --------------------------
// SVD Line: 14800

//  <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd13_cnt_slp
//    <name> cnt_slp </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd13 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd13 = (aon2_ctrl_aon1_reg_rd13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: aon2_ctrl_aon1_reg_rd13  ----------------------------
// SVD Line: 14791

//  <rtree> SFDITEM_REG__aon2_ctrl_aon1_reg_rd13
//    <name> aon1_reg_rd13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100050) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon1_reg_rd13 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon1_reg_rd13 = (aon2_ctrl_aon1_reg_rd13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon1_reg_rd13_cnt_slp </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_pwr_ctrl_status0  -----------------------
// SVD Line: 14808

unsigned int aon2_ctrl_pwr_ctrl_status0 __AT (0x40100054);



// --------------------  Field Item: aon2_ctrl_pwr_ctrl_status0_boot_force  -----------------------
// SVD Line: 14817

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_boot_force
//    <name> boot_force </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_pwr_ctrl_status0 ) </loc>
//      <o.0..0> boot_force
//    </check>
//  </item>
//  


// ------------------  Field Item: aon2_ctrl_pwr_ctrl_status0_boot_power_up  ----------------------
// SVD Line: 14823

//  <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_boot_power_up
//    <name> boot_power_up </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100054) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_pwr_ctrl_status0 ) </loc>
//      <o.1..1> boot_power_up
//    </check>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_pwr_ctrl_status0  ---------------------------
// SVD Line: 14808

//  <rtree> SFDITEM_REG__aon2_ctrl_pwr_ctrl_status0
//    <name> pwr_ctrl_status0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100054) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_pwr_ctrl_status0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_pwr_ctrl_status0 = (aon2_ctrl_pwr_ctrl_status0 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_boot_force </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_pwr_ctrl_status0_boot_power_up </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_pol0  ------------------------
// SVD Line: 14831

unsigned int aon2_ctrl_sys_wakeup_pol0 __AT (0x40100058);



// ---------------  Field Item: aon2_ctrl_sys_wakeup_pol0_reg_wakeup_pol_31to0  -------------------
// SVD Line: 14840

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol0_reg_wakeup_pol_31to0
//    <name> reg_wakeup_pol_31to0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_pol0 = (aon2_ctrl_sys_wakeup_pol0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_pol0  ---------------------------
// SVD Line: 14831

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol0
//    <name> sys_wakeup_pol0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100058) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_pol0 = (aon2_ctrl_sys_wakeup_pol0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol0_reg_wakeup_pol_31to0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_pol1  ------------------------
// SVD Line: 14848

unsigned int aon2_ctrl_sys_wakeup_pol1 __AT (0x4010005C);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_pol1_reg_wakeup_pol_msb  --------------------
// SVD Line: 14857

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol1_reg_wakeup_pol_msb
//    <name> reg_wakeup_pol_msb </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4010005C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_sys_wakeup_pol1 >> 0) & 0xF), ((aon2_ctrl_sys_wakeup_pol1 = (aon2_ctrl_sys_wakeup_pol1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_pol1  ---------------------------
// SVD Line: 14848

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol1
//    <name> sys_wakeup_pol1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010005C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_pol1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_pol1 = (aon2_ctrl_sys_wakeup_pol1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_pol1_reg_wakeup_pol_msb </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_sys_wakeup_en0  ------------------------
// SVD Line: 14865

unsigned int aon2_ctrl_sys_wakeup_en0 __AT (0x40100060);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_en0_reg_wakeup_en_31to0  --------------------
// SVD Line: 14874

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en0_reg_wakeup_en_31to0
//    <name> reg_wakeup_en_31to0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_en0 = (aon2_ctrl_sys_wakeup_en0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_en0  ----------------------------
// SVD Line: 14865

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_en0
//    <name> sys_wakeup_en0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100060) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_en0 = (aon2_ctrl_sys_wakeup_en0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en0_reg_wakeup_en_31to0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_sys_wakeup_en1  ------------------------
// SVD Line: 14882

unsigned int aon2_ctrl_sys_wakeup_en1 __AT (0x40100064);



// -----------------  Field Item: aon2_ctrl_sys_wakeup_en1_reg_wakeup_en_msb  ---------------------
// SVD Line: 14891

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en1_reg_wakeup_en_msb
//    <name> reg_wakeup_en_msb </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40100064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_sys_wakeup_en1 >> 0) & 0xF), ((aon2_ctrl_sys_wakeup_en1 = (aon2_ctrl_sys_wakeup_en1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_sys_wakeup_en1  ----------------------------
// SVD Line: 14882

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_en1
//    <name> sys_wakeup_en1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100064) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_en1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_en1 = (aon2_ctrl_sys_wakeup_en1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_en1_reg_wakeup_en_msb </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_mode0  -----------------------
// SVD Line: 14899

unsigned int aon2_ctrl_sys_wakeup_mode0 __AT (0x40100068);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_mode0_reg_wakeup_mode_0  --------------------
// SVD Line: 14908

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode0_reg_wakeup_mode_0
//    <name> reg_wakeup_mode_0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode0 = (aon2_ctrl_sys_wakeup_mode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_sys_wakeup_mode0  ---------------------------
// SVD Line: 14899

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode0
//    <name> sys_wakeup_mode0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100068) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode0 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode0 = (aon2_ctrl_sys_wakeup_mode0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode0_reg_wakeup_mode_0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_mode1  -----------------------
// SVD Line: 14916

unsigned int aon2_ctrl_sys_wakeup_mode1 __AT (0x4010006C);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_mode1_reg_wakeup_mode_1  --------------------
// SVD Line: 14925

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode1_reg_wakeup_mode_1
//    <name> reg_wakeup_mode_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010006C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode1 = (aon2_ctrl_sys_wakeup_mode1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_sys_wakeup_mode1  ---------------------------
// SVD Line: 14916

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode1
//    <name> sys_wakeup_mode1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010006C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode1 = (aon2_ctrl_sys_wakeup_mode1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode1_reg_wakeup_mode_1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: aon2_ctrl_sys_wakeup_mode2  -----------------------
// SVD Line: 14933

unsigned int aon2_ctrl_sys_wakeup_mode2 __AT (0x40100070);



// ----------------  Field Item: aon2_ctrl_sys_wakeup_mode2_reg_wakeup_mode_2  --------------------
// SVD Line: 14942

//  <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode2_reg_wakeup_mode_2
//    <name> reg_wakeup_mode_2 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40100070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_sys_wakeup_mode2 >> 0) & 0xFF), ((aon2_ctrl_sys_wakeup_mode2 = (aon2_ctrl_sys_wakeup_mode2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_sys_wakeup_mode2  ---------------------------
// SVD Line: 14933

//  <rtree> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode2
//    <name> sys_wakeup_mode2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100070) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_sys_wakeup_mode2 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_sys_wakeup_mode2 = (aon2_ctrl_sys_wakeup_mode2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_sys_wakeup_mode2_reg_wakeup_mode_2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: aon2_ctrl_aon2_wk_source  ------------------------
// SVD Line: 14950

unsigned int aon2_ctrl_aon2_wk_source __AT (0x40100074);



// -------------------  Field Item: aon2_ctrl_aon2_wk_source_aon2_wk_source  ----------------------
// SVD Line: 14959

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_aon2_wk_source
//    <name> aon2_wk_source </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40100074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_aon2_wk_source >> 0) & 0x3), ((aon2_ctrl_aon2_wk_source = (aon2_ctrl_aon2_wk_source & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_aon2_wk_source_aon2_io_wk_source  ---------------------
// SVD Line: 14965

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_aon2_io_wk_source
//    <name> aon2_io_wk_source </name>
//    <rw> 
//    <i> [Bits 9..2] RW (@ 0x40100074) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_aon2_wk_source >> 2) & 0xFF), ((aon2_ctrl_aon2_wk_source = (aon2_ctrl_aon2_wk_source & ~(0xFFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: aon2_ctrl_aon2_wk_source  ----------------------------
// SVD Line: 14950

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_wk_source
//    <name> aon2_wk_source </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100074) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_wk_source >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_wk_source = (aon2_ctrl_aon2_wk_source & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_aon2_wk_source </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_wk_source_aon2_io_wk_source </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_io_aon_i_low  -----------------------
// SVD Line: 14973

unsigned int aon2_ctrl_aon2_io_aon_i_low __AT (0x40100078);



// ----------------  Field Item: aon2_ctrl_aon2_io_aon_i_low_aon2_io_aon_i_low  -------------------
// SVD Line: 14982

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_low_aon2_io_aon_i_low
//    <name> aon2_io_aon_i_low </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100078) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_low >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_low = (aon2_ctrl_aon2_io_aon_i_low & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_aon2_io_aon_i_low  --------------------------
// SVD Line: 14973

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_low
//    <name> aon2_io_aon_i_low </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100078) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_low >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_low = (aon2_ctrl_aon2_io_aon_i_low & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_low_aon2_io_aon_i_low </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_io_aon_i_high  ----------------------
// SVD Line: 14990

unsigned int aon2_ctrl_aon2_io_aon_i_high __AT (0x4010007C);



// ---------------  Field Item: aon2_ctrl_aon2_io_aon_i_high_aon2_io_aon_i_high  ------------------
// SVD Line: 14999

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_high_aon2_io_aon_i_high
//    <name> aon2_io_aon_i_high </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4010007C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((aon2_ctrl_aon2_io_aon_i_high >> 0) & 0xF), ((aon2_ctrl_aon2_io_aon_i_high = (aon2_ctrl_aon2_io_aon_i_high & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------  Register RTree: aon2_ctrl_aon2_io_aon_i_high  --------------------------
// SVD Line: 14990

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_high
//    <name> aon2_io_aon_i_high </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4010007C) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_io_aon_i_high >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_io_aon_i_high = (aon2_ctrl_aon2_io_aon_i_high & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_io_aon_i_high_aon2_io_aon_i_high </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_sleep_ctrl_1  -----------------------
// SVD Line: 15007

unsigned int aon2_ctrl_aon2_sleep_ctrl_1 __AT (0x40100084);



// ------------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2slp_p  ---------------------
// SVD Line: 15016

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2slp_p
//    <name> sw_cact2slp_p </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40100084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.0..0> sw_cact2slp_p
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2fact_p  ---------------------
// SVD Line: 15022

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2fact_p
//    <name> sw_cact2fact_p </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40100084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.1..1> sw_cact2fact_p
//    </check>
//  </item>
//  


// -----------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_sw_fact2lact_p  ---------------------
// SVD Line: 15028

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_fact2lact_p
//    <name> sw_fact2lact_p </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40100084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.2..2> sw_fact2lact_p
//    </check>
//  </item>
//  


// -------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_start_p  -----------------
// SVD Line: 15034

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_start_p
//    <name> aon2_sleep_cnt_start_p </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40100084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.3..3> aon2_sleep_cnt_start_p
//    </check>
//  </item>
//  


// --------------  Field Item: aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_clr_p  ------------------
// SVD Line: 15040

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_clr_p
//    <name> aon2_sleep_cnt_clr_p </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40100084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) aon2_ctrl_aon2_sleep_ctrl_1 ) </loc>
//      <o.4..4> aon2_sleep_cnt_clr_p
//    </check>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_aon2_sleep_ctrl_1  --------------------------
// SVD Line: 15007

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_sleep_ctrl_1
//    <name> aon2_sleep_ctrl_1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100084) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_ctrl_1 >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_ctrl_1 = (aon2_ctrl_aon2_sleep_ctrl_1 & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2slp_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_cact2fact_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_sw_fact2lact_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_start_p </item>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_ctrl_1_aon2_sleep_cnt_clr_p </item>
//  </rtree>
//  


// -------------------  Register Item Address: aon2_ctrl_aon2_sleep_cnt_rd  -----------------------
// SVD Line: 15048

unsigned int aon2_ctrl_aon2_sleep_cnt_rd __AT (0x40100088);



// -----------------  Field Item: aon2_ctrl_aon2_sleep_cnt_rd_aon2_sleep_cnt  ---------------------
// SVD Line: 15057

//  <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_cnt_rd_aon2_sleep_cnt
//    <name> aon2_sleep_cnt </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100088) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_cnt_rd >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_cnt_rd = (aon2_ctrl_aon2_sleep_cnt_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: aon2_ctrl_aon2_sleep_cnt_rd  --------------------------
// SVD Line: 15048

//  <rtree> SFDITEM_REG__aon2_ctrl_aon2_sleep_cnt_rd
//    <name> aon2_sleep_cnt_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40100088) reg description: </i>
//    <loc> ( (unsigned int)((aon2_ctrl_aon2_sleep_cnt_rd >> 0) & 0xFFFFFFFF), ((aon2_ctrl_aon2_sleep_cnt_rd = (aon2_ctrl_aon2_sleep_cnt_rd & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__aon2_ctrl_aon2_sleep_cnt_rd_aon2_sleep_cnt </item>
//  </rtree>
//  


// -------------------------------  Peripheral View: aon2_ctrl  -----------------------------------
// SVD Line: 14051

//  <view> aon2_ctrl
//    <name> aon2_ctrl </name>
//    <item> SFDITEM_REG__aon2_ctrl_power_seq_signal_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_power_seq_signal_ctrl1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_power_seq_dly_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_power_seq_dly_ctrl1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_TBCU_CTRL </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_LSB </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_BASETSCNT_HSB </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_LOCK_SUBTSCNT </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_SHORT_TIME </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_US_TIME_L </item>
//    <item> SFDITEM_REG__aon2_ctrl_LLE_TBCU_US_TIME_H </item>
//    <item> SFDITEM_REG__aon2_ctrl_pwr_ctrl0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg4 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg6 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg7 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg8 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg9 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg10 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg_rd11 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg_rd12 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon1_reg_rd13 </item>
//    <item> SFDITEM_REG__aon2_ctrl_pwr_ctrl_status0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_pol1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_en0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_en1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode0 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_sys_wakeup_mode2 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_wk_source </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_low </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_io_aon_i_high </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_sleep_ctrl_1 </item>
//    <item> SFDITEM_REG__aon2_ctrl_aon2_sleep_cnt_rd </item>
//  </view>
//  


// ------------------------  Register Item Address: qdec_channel0_ctrl  ---------------------------
// SVD Line: 15078

unsigned int qdec_channel0_ctrl __AT (0x40009000);



// ----------------------  Field Item: qdec_channel0_ctrl_ch0_clken_cmb  --------------------------
// SVD Line: 15087

//  <item> SFDITEM_FIELD__qdec_channel0_ctrl_ch0_clken_cmb
//    <name> ch0_clken_cmb </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_ctrl ) </loc>
//      <o.0..0> ch0_clken_cmb
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel0_ctrl_ch0_clkdis_cmb  -------------------------
// SVD Line: 15093

//  <item> SFDITEM_FIELD__qdec_channel0_ctrl_ch0_clkdis_cmb
//    <name> ch0_clkdis_cmb </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_ctrl ) </loc>
//      <o.1..1> ch0_clkdis_cmb
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel0_ctrl_ch0_swtrig_mem  -------------------------
// SVD Line: 15099

//  <item> SFDITEM_FIELD__qdec_channel0_ctrl_ch0_swtrig_mem
//    <name> ch0_swtrig_mem </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_ctrl ) </loc>
//      <o.2..2> ch0_swtrig_mem
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0_ctrl  -------------------------------
// SVD Line: 15078

//  <rtree> SFDITEM_REG__qdec_channel0_ctrl
//    <name> channel0_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009000) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel0_ctrl = (qdec_channel0_ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_ctrl_ch0_clken_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel0_ctrl_ch0_clkdis_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel0_ctrl_ch0_swtrig_mem </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel0_mode  ---------------------------
// SVD Line: 15107

unsigned int qdec_channel0_mode __AT (0x40009004);



// ------------------------  Field Item: qdec_channel0_mode_ch0_tcclks  ---------------------------
// SVD Line: 15116

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_tcclks
//    <name> ch0_tcclks </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 0) & 0x7), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel0_mode_ch0_clki  ----------------------------
// SVD Line: 15122

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_clki
//    <name> ch0_clki </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.3..3> ch0_clki
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_mode_ch0_burst  ----------------------------
// SVD Line: 15128

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_burst
//    <name> ch0_burst </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 4) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: qdec_channel0_mode_ch0_cpcstop  ---------------------------
// SVD Line: 15134

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_cpcstop
//    <name> ch0_cpcstop </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.6..6> ch0_cpcstop
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_mode_ch0_cpcdis  ---------------------------
// SVD Line: 15140

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_cpcdis
//    <name> ch0_cpcdis </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.7..7> ch0_cpcdis
//    </check>
//  </item>
//  


// -----------------------  Field Item: qdec_channel0_mode_ch0_etrgedg  ---------------------------
// SVD Line: 15146

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_etrgedg
//    <name> ch0_etrgedg </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 8) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel0_mode_ch0_etrg  ----------------------------
// SVD Line: 15152

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_etrg
//    <name> ch0_etrg </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 10) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_mode_ch0_entrg  ----------------------------
// SVD Line: 15158

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_entrg
//    <name> ch0_entrg </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.12..12> ch0_entrg
//    </check>
//  </item>
//  


// ---------------------  Field Item: qdec_channel0_mode_ch0_mode_up_down  ------------------------
// SVD Line: 15164

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_mode_up_down
//    <name> ch0_mode_up_down </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.13..13> ch0_mode_up_down
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_mode_ch0_cpctrg  ---------------------------
// SVD Line: 15170

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_cpctrg
//    <name> ch0_cpctrg </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.14..14> ch0_cpctrg
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_channel0_mode_ch0_wave  ----------------------------
// SVD Line: 15176

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_wave
//    <name> ch0_wave </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40009004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_mode ) </loc>
//      <o.15..15> ch0_wave
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_channel0_mode_ch0_acpa  ----------------------------
// SVD Line: 15182

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_acpa
//    <name> ch0_acpa </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 16) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel0_mode_ch0_acpc  ----------------------------
// SVD Line: 15188

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_acpc
//    <name> ch0_acpc </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 18) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_mode_ch0_aetrg  ----------------------------
// SVD Line: 15194

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_aetrg
//    <name> ch0_aetrg </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 20) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_mode_ch0_astrg  ----------------------------
// SVD Line: 15200

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_astrg
//    <name> ch0_astrg </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 22) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel0_mode_ch0_bcpb  ----------------------------
// SVD Line: 15206

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_bcpb
//    <name> ch0_bcpb </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 24) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel0_mode_ch0_bcpc  ----------------------------
// SVD Line: 15212

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_bcpc
//    <name> ch0_bcpc </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 26) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_mode_ch0_betrg  ----------------------------
// SVD Line: 15218

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_betrg
//    <name> ch0_betrg </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 28) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel0_mode_ch0_bswtrg  ---------------------------
// SVD Line: 15224

//  <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_bswtrg
//    <name> ch0_bswtrg </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40009004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel0_mode >> 30) & 0x3), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0_mode  -------------------------------
// SVD Line: 15107

//  <rtree> SFDITEM_REG__qdec_channel0_mode
//    <name> channel0_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009004) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_mode >> 0) & 0xFFFFFFFF), ((qdec_channel0_mode = (qdec_channel0_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_tcclks </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_clki </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_burst </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_cpcstop </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_cpcdis </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_etrgedg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_etrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_entrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_mode_up_down </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_cpctrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_wave </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_acpa </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_acpc </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_aetrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_astrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_bcpb </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_bcpc </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_betrg </item>
//    <item> SFDITEM_FIELD__qdec_channel0_mode_ch0_bswtrg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel0_step  ---------------------------
// SVD Line: 15232

unsigned int qdec_channel0_step __AT (0x40009008);



// -----------------------  Field Item: qdec_channel0_step_ch0_step_en  ---------------------------
// SVD Line: 15241

//  <item> SFDITEM_FIELD__qdec_channel0_step_ch0_step_en
//    <name> ch0_step_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_step ) </loc>
//      <o.0..0> ch0_step_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel0_step_ch0_step_down  --------------------------
// SVD Line: 15247

//  <item> SFDITEM_FIELD__qdec_channel0_step_ch0_step_down
//    <name> ch0_step_down </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_step ) </loc>
//      <o.1..1> ch0_step_down
//    </check>
//  </item>
//  


// --------------------  Field Item: qdec_channel0_step_ch0_dma_req_a_mask  -----------------------
// SVD Line: 15253

//  <item> SFDITEM_FIELD__qdec_channel0_step_ch0_dma_req_a_mask
//    <name> ch0_dma_req_a_mask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_step ) </loc>
//      <o.2..2> ch0_dma_req_a_mask
//    </check>
//  </item>
//  


// --------------------  Field Item: qdec_channel0_step_ch0_dma_req_b_mask  -----------------------
// SVD Line: 15259

//  <item> SFDITEM_FIELD__qdec_channel0_step_ch0_dma_req_b_mask
//    <name> ch0_dma_req_b_mask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel0_step ) </loc>
//      <o.3..3> ch0_dma_req_b_mask
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0_step  -------------------------------
// SVD Line: 15232

//  <rtree> SFDITEM_REG__qdec_channel0_step
//    <name> channel0_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009008) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_step >> 0) & 0xFFFFFFFF), ((qdec_channel0_step = (qdec_channel0_step & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_step_ch0_step_en </item>
//    <item> SFDITEM_FIELD__qdec_channel0_step_ch0_step_down </item>
//    <item> SFDITEM_FIELD__qdec_channel0_step_ch0_dma_req_a_mask </item>
//    <item> SFDITEM_FIELD__qdec_channel0_step_ch0_dma_req_b_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel0_read_rab  -------------------------
// SVD Line: 15267

unsigned int qdec_channel0_read_rab __AT (0x4000900C);



// ----------------------  Field Item: qdec_channel0_read_rab_ch0_tc_rab  -------------------------
// SVD Line: 15276

//  <item> SFDITEM_FIELD__qdec_channel0_read_rab_ch0_tc_rab
//    <name> ch0_tc_rab </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000900C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0_read_rab >> 0) & 0xFFFF), ((qdec_channel0_read_rab = (qdec_channel0_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: qdec_channel0_read_rab  -----------------------------
// SVD Line: 15267

//  <rtree> SFDITEM_REG__qdec_channel0_read_rab
//    <name> channel0_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000900C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel0_read_rab = (qdec_channel0_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_read_rab_ch0_tc_rab </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel0_read_tc  --------------------------
// SVD Line: 15284

unsigned int qdec_channel0_read_tc __AT (0x40009010);



// -----------------------  Field Item: qdec_channel0_read_tc_ch0_tc_cv  --------------------------
// SVD Line: 15293

//  <item> SFDITEM_FIELD__qdec_channel0_read_tc_ch0_tc_cv
//    <name> ch0_tc_cv </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0_read_tc >> 0) & 0xFFFF), ((qdec_channel0_read_tc = (qdec_channel0_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0_read_tc  -----------------------------
// SVD Line: 15284

//  <rtree> SFDITEM_REG__qdec_channel0_read_tc
//    <name> channel0_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009010) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel0_read_tc = (qdec_channel0_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0_read_tc_ch0_tc_cv </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0write_a  --------------------------
// SVD Line: 15301

unsigned int qdec_channel0write_a __AT (0x40009014);



// -----------------------  Field Item: qdec_channel0write_a_ch0_tc_ra  ---------------------------
// SVD Line: 15310

//  <item> SFDITEM_FIELD__qdec_channel0write_a_ch0_tc_ra
//    <name> ch0_tc_ra </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0write_a >> 0) & 0xFFFF), ((qdec_channel0write_a = (qdec_channel0write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0write_a  ------------------------------
// SVD Line: 15301

//  <rtree> SFDITEM_REG__qdec_channel0write_a
//    <name> channel0write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009014) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0write_a >> 0) & 0xFFFFFFFF), ((qdec_channel0write_a = (qdec_channel0write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0write_a_ch0_tc_ra </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0write_b  --------------------------
// SVD Line: 15318

unsigned int qdec_channel0write_b __AT (0x40009018);



// -----------------------  Field Item: qdec_channel0write_b_ch0_tc_rb  ---------------------------
// SVD Line: 15327

//  <item> SFDITEM_FIELD__qdec_channel0write_b_ch0_tc_rb
//    <name> ch0_tc_rb </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0write_b >> 0) & 0xFFFF), ((qdec_channel0write_b = (qdec_channel0write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0write_b  ------------------------------
// SVD Line: 15318

//  <rtree> SFDITEM_REG__qdec_channel0write_b
//    <name> channel0write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009018) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0write_b >> 0) & 0xFFFFFFFF), ((qdec_channel0write_b = (qdec_channel0write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0write_b_ch0_tc_rb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0write_c  --------------------------
// SVD Line: 15335

unsigned int qdec_channel0write_c __AT (0x4000901C);



// -----------------------  Field Item: qdec_channel0write_c_ch0_tc_rc  ---------------------------
// SVD Line: 15344

//  <item> SFDITEM_FIELD__qdec_channel0write_c_ch0_tc_rc
//    <name> ch0_tc_rc </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000901C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0write_c >> 0) & 0xFFFF), ((qdec_channel0write_c = (qdec_channel0write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0write_c  ------------------------------
// SVD Line: 15335

//  <rtree> SFDITEM_REG__qdec_channel0write_c
//    <name> channel0write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000901C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0write_c >> 0) & 0xFFFFFFFF), ((qdec_channel0write_c = (qdec_channel0write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0write_c_ch0_tc_rc </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel0tiob0_rd  --------------------------
// SVD Line: 15352

unsigned int qdec_channel0tiob0_rd __AT (0x40009020);



// -----------------------  Field Item: qdec_channel0tiob0_rd_ch0_tc_sr  --------------------------
// SVD Line: 15361

//  <item> SFDITEM_FIELD__qdec_channel0tiob0_rd_ch0_tc_sr
//    <name> ch0_tc_sr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0tiob0_rd >> 0) & 0x3FF), ((qdec_channel0tiob0_rd = (qdec_channel0tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0tiob0_rd  -----------------------------
// SVD Line: 15352

//  <rtree> SFDITEM_REG__qdec_channel0tiob0_rd
//    <name> channel0tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009020) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel0tiob0_rd = (qdec_channel0tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0tiob0_rd_ch0_tc_sr </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0int_en  ---------------------------
// SVD Line: 15369

unsigned int qdec_channel0int_en __AT (0x40009024);



// --------------------  Field Item: qdec_channel0int_en_ch0_tc_imr_enable  -----------------------
// SVD Line: 15378

//  <item> SFDITEM_FIELD__qdec_channel0int_en_ch0_tc_imr_enable
//    <name> ch0_tc_imr_enable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0int_en >> 0) & 0x3FF), ((qdec_channel0int_en = (qdec_channel0int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0int_en  ------------------------------
// SVD Line: 15369

//  <rtree> SFDITEM_REG__qdec_channel0int_en
//    <name> channel0int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009024) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0int_en >> 0) & 0xFFFFFFFF), ((qdec_channel0int_en = (qdec_channel0int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0int_en_ch0_tc_imr_enable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0int_dis  --------------------------
// SVD Line: 15386

unsigned int qdec_channel0int_dis __AT (0x40009028);



// -------------------  Field Item: qdec_channel0int_dis_ch0_tc_imr_disable  ----------------------
// SVD Line: 15395

//  <item> SFDITEM_FIELD__qdec_channel0int_dis_ch0_tc_imr_disable
//    <name> ch0_tc_imr_disable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0int_dis >> 0) & 0x3FF), ((qdec_channel0int_dis = (qdec_channel0int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel0int_dis  ------------------------------
// SVD Line: 15386

//  <rtree> SFDITEM_REG__qdec_channel0int_dis
//    <name> channel0int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009028) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel0int_dis = (qdec_channel0int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0int_dis_ch0_tc_imr_disable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel0int_rd  ---------------------------
// SVD Line: 15403

unsigned int qdec_channel0int_rd __AT (0x4000902C);



// -----------------------  Field Item: qdec_channel0int_rd_ch0_tc_imr  ---------------------------
// SVD Line: 15412

//  <item> SFDITEM_FIELD__qdec_channel0int_rd_ch0_tc_imr
//    <name> ch0_tc_imr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000902C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel0int_rd >> 0) & 0x3FF), ((qdec_channel0int_rd = (qdec_channel0int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel0int_rd  ------------------------------
// SVD Line: 15403

//  <rtree> SFDITEM_REG__qdec_channel0int_rd
//    <name> channel0int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000902C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel0int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel0int_rd = (qdec_channel0int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel0int_rd_ch0_tc_imr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel1_ctrl  ---------------------------
// SVD Line: 15420

unsigned int qdec_channel1_ctrl __AT (0x40009040);



// ----------------------  Field Item: qdec_channel1_ctrl_ch1_clken_cmb  --------------------------
// SVD Line: 15429

//  <item> SFDITEM_FIELD__qdec_channel1_ctrl_ch1_clken_cmb
//    <name> ch1_clken_cmb </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_ctrl ) </loc>
//      <o.0..0> ch1_clken_cmb
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel1_ctrl_ch1_clkdis_cmb  -------------------------
// SVD Line: 15435

//  <item> SFDITEM_FIELD__qdec_channel1_ctrl_ch1_clkdis_cmb
//    <name> ch1_clkdis_cmb </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_ctrl ) </loc>
//      <o.1..1> ch1_clkdis_cmb
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel1_ctrl_ch1_swtrig_mem  -------------------------
// SVD Line: 15441

//  <item> SFDITEM_FIELD__qdec_channel1_ctrl_ch1_swtrig_mem
//    <name> ch1_swtrig_mem </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_ctrl ) </loc>
//      <o.2..2> ch1_swtrig_mem
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1_ctrl  -------------------------------
// SVD Line: 15420

//  <rtree> SFDITEM_REG__qdec_channel1_ctrl
//    <name> channel1_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009040) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel1_ctrl = (qdec_channel1_ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_ctrl_ch1_clken_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel1_ctrl_ch1_clkdis_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel1_ctrl_ch1_swtrig_mem </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel1_mode  ---------------------------
// SVD Line: 15449

unsigned int qdec_channel1_mode __AT (0x40009044);



// ------------------------  Field Item: qdec_channel1_mode_ch1_tcclks  ---------------------------
// SVD Line: 15458

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_tcclks
//    <name> ch1_tcclks </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 0) & 0x7), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel1_mode_ch1_clki  ----------------------------
// SVD Line: 15464

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_clki
//    <name> ch1_clki </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.3..3> ch1_clki
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_mode_ch1_burst  ----------------------------
// SVD Line: 15470

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_burst
//    <name> ch1_burst </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 4) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: qdec_channel1_mode_ch1_cpcstop  ---------------------------
// SVD Line: 15476

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_cpcstop
//    <name> ch1_cpcstop </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.6..6> ch1_cpcstop
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_mode_ch1_cpcdis  ---------------------------
// SVD Line: 15482

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_cpcdis
//    <name> ch1_cpcdis </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.7..7> ch1_cpcdis
//    </check>
//  </item>
//  


// -----------------------  Field Item: qdec_channel1_mode_ch1_etrgedg  ---------------------------
// SVD Line: 15488

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_etrgedg
//    <name> ch1_etrgedg </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 8) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel1_mode_ch1_etrg  ----------------------------
// SVD Line: 15494

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_etrg
//    <name> ch1_etrg </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 10) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_mode_ch1_entrg  ----------------------------
// SVD Line: 15500

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_entrg
//    <name> ch1_entrg </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.12..12> ch1_entrg
//    </check>
//  </item>
//  


// ---------------------  Field Item: qdec_channel1_mode_ch1_mode_up_down  ------------------------
// SVD Line: 15506

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_mode_up_down
//    <name> ch1_mode_up_down </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.13..13> ch1_mode_up_down
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_mode_ch1_cpctrg  ---------------------------
// SVD Line: 15512

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_cpctrg
//    <name> ch1_cpctrg </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.14..14> ch1_cpctrg
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_channel1_mode_ch1_wave  ----------------------------
// SVD Line: 15518

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_wave
//    <name> ch1_wave </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40009044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_mode ) </loc>
//      <o.15..15> ch1_wave
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_channel1_mode_ch1_acpa  ----------------------------
// SVD Line: 15524

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_acpa
//    <name> ch1_acpa </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 16) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel1_mode_ch1_acpc  ----------------------------
// SVD Line: 15530

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_acpc
//    <name> ch1_acpc </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 18) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_mode_ch1_aetrg  ----------------------------
// SVD Line: 15536

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_aetrg
//    <name> ch1_aetrg </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 20) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_mode_ch1_astrg  ----------------------------
// SVD Line: 15542

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_astrg
//    <name> ch1_astrg </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 22) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel1_mode_ch1_bcpb  ----------------------------
// SVD Line: 15548

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_bcpb
//    <name> ch1_bcpb </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 24) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel1_mode_ch1_bcpc  ----------------------------
// SVD Line: 15554

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_bcpc
//    <name> ch1_bcpc </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 26) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_mode_ch1_betrg  ----------------------------
// SVD Line: 15560

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_betrg
//    <name> ch1_betrg </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 28) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel1_mode_ch1_bswtrg  ---------------------------
// SVD Line: 15566

//  <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_bswtrg
//    <name> ch1_bswtrg </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40009044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel1_mode >> 30) & 0x3), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1_mode  -------------------------------
// SVD Line: 15449

//  <rtree> SFDITEM_REG__qdec_channel1_mode
//    <name> channel1_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009044) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_mode >> 0) & 0xFFFFFFFF), ((qdec_channel1_mode = (qdec_channel1_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_tcclks </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_clki </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_burst </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_cpcstop </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_cpcdis </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_etrgedg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_etrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_entrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_mode_up_down </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_cpctrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_wave </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_acpa </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_acpc </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_aetrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_astrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_bcpb </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_bcpc </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_betrg </item>
//    <item> SFDITEM_FIELD__qdec_channel1_mode_ch1_bswtrg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel1_step  ---------------------------
// SVD Line: 15574

unsigned int qdec_channel1_step __AT (0x40009048);



// -----------------------  Field Item: qdec_channel1_step_ch1_step_en  ---------------------------
// SVD Line: 15583

//  <item> SFDITEM_FIELD__qdec_channel1_step_ch1_step_en
//    <name> ch1_step_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_step ) </loc>
//      <o.0..0> ch1_step_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel1_step_ch1_step_down  --------------------------
// SVD Line: 15589

//  <item> SFDITEM_FIELD__qdec_channel1_step_ch1_step_down
//    <name> ch1_step_down </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_step ) </loc>
//      <o.1..1> ch1_step_down
//    </check>
//  </item>
//  


// --------------------  Field Item: qdec_channel1_step_ch1_dma_req_a_mask  -----------------------
// SVD Line: 15595

//  <item> SFDITEM_FIELD__qdec_channel1_step_ch1_dma_req_a_mask
//    <name> ch1_dma_req_a_mask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_step ) </loc>
//      <o.2..2> ch1_dma_req_a_mask
//    </check>
//  </item>
//  


// --------------------  Field Item: qdec_channel1_step_ch1_dma_req_b_mask  -----------------------
// SVD Line: 15601

//  <item> SFDITEM_FIELD__qdec_channel1_step_ch1_dma_req_b_mask
//    <name> ch1_dma_req_b_mask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel1_step ) </loc>
//      <o.3..3> ch1_dma_req_b_mask
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1_step  -------------------------------
// SVD Line: 15574

//  <rtree> SFDITEM_REG__qdec_channel1_step
//    <name> channel1_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009048) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_step >> 0) & 0xFFFFFFFF), ((qdec_channel1_step = (qdec_channel1_step & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_step_ch1_step_en </item>
//    <item> SFDITEM_FIELD__qdec_channel1_step_ch1_step_down </item>
//    <item> SFDITEM_FIELD__qdec_channel1_step_ch1_dma_req_a_mask </item>
//    <item> SFDITEM_FIELD__qdec_channel1_step_ch1_dma_req_b_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel1_read_rab  -------------------------
// SVD Line: 15609

unsigned int qdec_channel1_read_rab __AT (0x4000904C);



// ----------------------  Field Item: qdec_channel1_read_rab_ch1_tc_rab  -------------------------
// SVD Line: 15618

//  <item> SFDITEM_FIELD__qdec_channel1_read_rab_ch1_tc_rab
//    <name> ch1_tc_rab </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000904C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1_read_rab >> 0) & 0xFFFF), ((qdec_channel1_read_rab = (qdec_channel1_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: qdec_channel1_read_rab  -----------------------------
// SVD Line: 15609

//  <rtree> SFDITEM_REG__qdec_channel1_read_rab
//    <name> channel1_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000904C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel1_read_rab = (qdec_channel1_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_read_rab_ch1_tc_rab </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel1_read_tc  --------------------------
// SVD Line: 15626

unsigned int qdec_channel1_read_tc __AT (0x40009050);



// -----------------------  Field Item: qdec_channel1_read_tc_ch1_tc_cv  --------------------------
// SVD Line: 15635

//  <item> SFDITEM_FIELD__qdec_channel1_read_tc_ch1_tc_cv
//    <name> ch1_tc_cv </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009050) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1_read_tc >> 0) & 0xFFFF), ((qdec_channel1_read_tc = (qdec_channel1_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1_read_tc  -----------------------------
// SVD Line: 15626

//  <rtree> SFDITEM_REG__qdec_channel1_read_tc
//    <name> channel1_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009050) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel1_read_tc = (qdec_channel1_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1_read_tc_ch1_tc_cv </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1write_a  --------------------------
// SVD Line: 15643

unsigned int qdec_channel1write_a __AT (0x40009054);



// -----------------------  Field Item: qdec_channel1write_a_ch1_tc_ra  ---------------------------
// SVD Line: 15652

//  <item> SFDITEM_FIELD__qdec_channel1write_a_ch1_tc_ra
//    <name> ch1_tc_ra </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1write_a >> 0) & 0xFFFF), ((qdec_channel1write_a = (qdec_channel1write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1write_a  ------------------------------
// SVD Line: 15643

//  <rtree> SFDITEM_REG__qdec_channel1write_a
//    <name> channel1write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009054) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1write_a >> 0) & 0xFFFFFFFF), ((qdec_channel1write_a = (qdec_channel1write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1write_a_ch1_tc_ra </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1write_b  --------------------------
// SVD Line: 15660

unsigned int qdec_channel1write_b __AT (0x40009058);



// -----------------------  Field Item: qdec_channel1write_b_ch1_tc_rb  ---------------------------
// SVD Line: 15669

//  <item> SFDITEM_FIELD__qdec_channel1write_b_ch1_tc_rb
//    <name> ch1_tc_rb </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1write_b >> 0) & 0xFFFF), ((qdec_channel1write_b = (qdec_channel1write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1write_b  ------------------------------
// SVD Line: 15660

//  <rtree> SFDITEM_REG__qdec_channel1write_b
//    <name> channel1write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009058) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1write_b >> 0) & 0xFFFFFFFF), ((qdec_channel1write_b = (qdec_channel1write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1write_b_ch1_tc_rb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1write_c  --------------------------
// SVD Line: 15677

unsigned int qdec_channel1write_c __AT (0x4000905C);



// -----------------------  Field Item: qdec_channel1write_c_ch1_tc_rc  ---------------------------
// SVD Line: 15686

//  <item> SFDITEM_FIELD__qdec_channel1write_c_ch1_tc_rc
//    <name> ch1_tc_rc </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000905C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1write_c >> 0) & 0xFFFF), ((qdec_channel1write_c = (qdec_channel1write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1write_c  ------------------------------
// SVD Line: 15677

//  <rtree> SFDITEM_REG__qdec_channel1write_c
//    <name> channel1write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000905C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1write_c >> 0) & 0xFFFFFFFF), ((qdec_channel1write_c = (qdec_channel1write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1write_c_ch1_tc_rc </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel1tiob0_rd  --------------------------
// SVD Line: 15694

unsigned int qdec_channel1tiob0_rd __AT (0x40009060);



// -----------------------  Field Item: qdec_channel1tiob0_rd_ch1_tc_sr  --------------------------
// SVD Line: 15703

//  <item> SFDITEM_FIELD__qdec_channel1tiob0_rd_ch1_tc_sr
//    <name> ch1_tc_sr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1tiob0_rd >> 0) & 0x3FF), ((qdec_channel1tiob0_rd = (qdec_channel1tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1tiob0_rd  -----------------------------
// SVD Line: 15694

//  <rtree> SFDITEM_REG__qdec_channel1tiob0_rd
//    <name> channel1tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009060) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel1tiob0_rd = (qdec_channel1tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1tiob0_rd_ch1_tc_sr </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1int_en  ---------------------------
// SVD Line: 15711

unsigned int qdec_channel1int_en __AT (0x40009064);



// --------------------  Field Item: qdec_channel1int_en_ch1_tc_imr_enable  -----------------------
// SVD Line: 15720

//  <item> SFDITEM_FIELD__qdec_channel1int_en_ch1_tc_imr_enable
//    <name> ch1_tc_imr_enable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1int_en >> 0) & 0x3FF), ((qdec_channel1int_en = (qdec_channel1int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1int_en  ------------------------------
// SVD Line: 15711

//  <rtree> SFDITEM_REG__qdec_channel1int_en
//    <name> channel1int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009064) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1int_en >> 0) & 0xFFFFFFFF), ((qdec_channel1int_en = (qdec_channel1int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1int_en_ch1_tc_imr_enable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1int_dis  --------------------------
// SVD Line: 15728

unsigned int qdec_channel1int_dis __AT (0x40009068);



// -------------------  Field Item: qdec_channel1int_dis_ch1_tc_imr_disable  ----------------------
// SVD Line: 15737

//  <item> SFDITEM_FIELD__qdec_channel1int_dis_ch1_tc_imr_disable
//    <name> ch1_tc_imr_disable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40009068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1int_dis >> 0) & 0x3FF), ((qdec_channel1int_dis = (qdec_channel1int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel1int_dis  ------------------------------
// SVD Line: 15728

//  <rtree> SFDITEM_REG__qdec_channel1int_dis
//    <name> channel1int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009068) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel1int_dis = (qdec_channel1int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1int_dis_ch1_tc_imr_disable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel1int_rd  ---------------------------
// SVD Line: 15745

unsigned int qdec_channel1int_rd __AT (0x4000906C);



// -----------------------  Field Item: qdec_channel1int_rd_ch1_tc_imr  ---------------------------
// SVD Line: 15754

//  <item> SFDITEM_FIELD__qdec_channel1int_rd_ch1_tc_imr
//    <name> ch1_tc_imr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x4000906C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel1int_rd >> 0) & 0x3FF), ((qdec_channel1int_rd = (qdec_channel1int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel1int_rd  ------------------------------
// SVD Line: 15745

//  <rtree> SFDITEM_REG__qdec_channel1int_rd
//    <name> channel1int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000906C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel1int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel1int_rd = (qdec_channel1int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel1int_rd_ch1_tc_imr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel2_ctrl  ---------------------------
// SVD Line: 15762

unsigned int qdec_channel2_ctrl __AT (0x40009080);



// ----------------------  Field Item: qdec_channel2_ctrl_ch2_clken_cmb  --------------------------
// SVD Line: 15771

//  <item> SFDITEM_FIELD__qdec_channel2_ctrl_ch2_clken_cmb
//    <name> ch2_clken_cmb </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_ctrl ) </loc>
//      <o.0..0> ch2_clken_cmb
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel2_ctrl_ch2_clkdis_cmb  -------------------------
// SVD Line: 15777

//  <item> SFDITEM_FIELD__qdec_channel2_ctrl_ch2_clkdis_cmb
//    <name> ch2_clkdis_cmb </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_ctrl ) </loc>
//      <o.1..1> ch2_clkdis_cmb
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel2_ctrl_ch2_swtrig_mem  -------------------------
// SVD Line: 15783

//  <item> SFDITEM_FIELD__qdec_channel2_ctrl_ch2_swtrig_mem
//    <name> ch2_swtrig_mem </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_ctrl ) </loc>
//      <o.2..2> ch2_swtrig_mem
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2_ctrl  -------------------------------
// SVD Line: 15762

//  <rtree> SFDITEM_REG__qdec_channel2_ctrl
//    <name> channel2_ctrl </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009080) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_ctrl >> 0) & 0xFFFFFFFF), ((qdec_channel2_ctrl = (qdec_channel2_ctrl & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_ctrl_ch2_clken_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel2_ctrl_ch2_clkdis_cmb </item>
//    <item> SFDITEM_FIELD__qdec_channel2_ctrl_ch2_swtrig_mem </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel2_mode  ---------------------------
// SVD Line: 15791

unsigned int qdec_channel2_mode __AT (0x40009084);



// ------------------------  Field Item: qdec_channel2_mode_ch2_tcclks  ---------------------------
// SVD Line: 15800

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_tcclks
//    <name> ch2_tcclks </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 0) & 0x7), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel2_mode_ch2_clki  ----------------------------
// SVD Line: 15806

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_clki
//    <name> ch2_clki </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.3..3> ch2_clki
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_mode_ch2_burst  ----------------------------
// SVD Line: 15812

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_burst
//    <name> ch2_burst </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 4) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Field Item: qdec_channel2_mode_ch2_cpcstop  ---------------------------
// SVD Line: 15818

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_cpcstop
//    <name> ch2_cpcstop </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.6..6> ch2_cpcstop
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_mode_ch2_cpcdis  ---------------------------
// SVD Line: 15824

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_cpcdis
//    <name> ch2_cpcdis </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.7..7> ch2_cpcdis
//    </check>
//  </item>
//  


// -----------------------  Field Item: qdec_channel2_mode_ch2_etrgedg  ---------------------------
// SVD Line: 15830

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_etrgedg
//    <name> ch2_etrgedg </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 8) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel2_mode_ch2_etrg  ----------------------------
// SVD Line: 15836

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_etrg
//    <name> ch2_etrg </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 10) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_mode_ch2_entrg  ----------------------------
// SVD Line: 15842

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_entrg
//    <name> ch2_entrg </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.12..12> ch2_entrg
//    </check>
//  </item>
//  


// ---------------------  Field Item: qdec_channel2_mode_ch2_mode_up_down  ------------------------
// SVD Line: 15848

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_mode_up_down
//    <name> ch2_mode_up_down </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.13..13> ch2_mode_up_down
//    </check>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_mode_ch2_cpctrg  ---------------------------
// SVD Line: 15854

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_cpctrg
//    <name> ch2_cpctrg </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.14..14> ch2_cpctrg
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_channel2_mode_ch2_wave  ----------------------------
// SVD Line: 15860

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_wave
//    <name> ch2_wave </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40009084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_mode ) </loc>
//      <o.15..15> ch2_wave
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_channel2_mode_ch2_acpa  ----------------------------
// SVD Line: 15866

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_acpa
//    <name> ch2_acpa </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 16) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel2_mode_ch2_acpc  ----------------------------
// SVD Line: 15872

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_acpc
//    <name> ch2_acpc </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 18) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_mode_ch2_aetrg  ----------------------------
// SVD Line: 15878

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_aetrg
//    <name> ch2_aetrg </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 20) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_mode_ch2_astrg  ----------------------------
// SVD Line: 15884

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_astrg
//    <name> ch2_astrg </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 22) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel2_mode_ch2_bcpb  ----------------------------
// SVD Line: 15890

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_bcpb
//    <name> ch2_bcpb </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 24) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Field Item: qdec_channel2_mode_ch2_bcpc  ----------------------------
// SVD Line: 15896

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_bcpc
//    <name> ch2_bcpc </name>
//    <rw> 
//    <i> [Bits 27..26] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 26) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 26 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 26 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_mode_ch2_betrg  ----------------------------
// SVD Line: 15902

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_betrg
//    <name> ch2_betrg </name>
//    <rw> 
//    <i> [Bits 29..28] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 28) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Field Item: qdec_channel2_mode_ch2_bswtrg  ---------------------------
// SVD Line: 15908

//  <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_bswtrg
//    <name> ch2_bswtrg </name>
//    <rw> 
//    <i> [Bits 31..30] RW (@ 0x40009084) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_channel2_mode >> 30) & 0x3), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0x3UL << 30 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 30 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2_mode  -------------------------------
// SVD Line: 15791

//  <rtree> SFDITEM_REG__qdec_channel2_mode
//    <name> channel2_mode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009084) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_mode >> 0) & 0xFFFFFFFF), ((qdec_channel2_mode = (qdec_channel2_mode & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_tcclks </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_clki </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_burst </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_cpcstop </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_cpcdis </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_etrgedg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_etrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_entrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_mode_up_down </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_cpctrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_wave </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_acpa </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_acpc </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_aetrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_astrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_bcpb </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_bcpc </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_betrg </item>
//    <item> SFDITEM_FIELD__qdec_channel2_mode_ch2_bswtrg </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_channel2_step  ---------------------------
// SVD Line: 15916

unsigned int qdec_channel2_step __AT (0x40009088);



// -----------------------  Field Item: qdec_channel2_step_ch2_step_en  ---------------------------
// SVD Line: 15925

//  <item> SFDITEM_FIELD__qdec_channel2_step_ch2_step_en
//    <name> ch2_step_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40009088) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_step ) </loc>
//      <o.0..0> ch2_step_en
//    </check>
//  </item>
//  


// ----------------------  Field Item: qdec_channel2_step_ch2_step_down  --------------------------
// SVD Line: 15931

//  <item> SFDITEM_FIELD__qdec_channel2_step_ch2_step_down
//    <name> ch2_step_down </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40009088) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_step ) </loc>
//      <o.1..1> ch2_step_down
//    </check>
//  </item>
//  


// --------------------  Field Item: qdec_channel2_step_ch2_dma_req_a_mask  -----------------------
// SVD Line: 15937

//  <item> SFDITEM_FIELD__qdec_channel2_step_ch2_dma_req_a_mask
//    <name> ch2_dma_req_a_mask </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40009088) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_step ) </loc>
//      <o.2..2> ch2_dma_req_a_mask
//    </check>
//  </item>
//  


// --------------------  Field Item: qdec_channel2_step_ch2_dma_req_b_mask  -----------------------
// SVD Line: 15943

//  <item> SFDITEM_FIELD__qdec_channel2_step_ch2_dma_req_b_mask
//    <name> ch2_dma_req_b_mask </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40009088) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_channel2_step ) </loc>
//      <o.3..3> ch2_dma_req_b_mask
//    </check>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2_step  -------------------------------
// SVD Line: 15916

//  <rtree> SFDITEM_REG__qdec_channel2_step
//    <name> channel2_step </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009088) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_step >> 0) & 0xFFFFFFFF), ((qdec_channel2_step = (qdec_channel2_step & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_step_ch2_step_en </item>
//    <item> SFDITEM_FIELD__qdec_channel2_step_ch2_step_down </item>
//    <item> SFDITEM_FIELD__qdec_channel2_step_ch2_dma_req_a_mask </item>
//    <item> SFDITEM_FIELD__qdec_channel2_step_ch2_dma_req_b_mask </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel2_read_rab  -------------------------
// SVD Line: 15951

unsigned int qdec_channel2_read_rab __AT (0x4000908C);



// ----------------------  Field Item: qdec_channel2_read_rab_ch2_tc_rab  -------------------------
// SVD Line: 15960

//  <item> SFDITEM_FIELD__qdec_channel2_read_rab_ch2_tc_rab
//    <name> ch2_tc_rab </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000908C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2_read_rab >> 0) & 0xFFFF), ((qdec_channel2_read_rab = (qdec_channel2_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: qdec_channel2_read_rab  -----------------------------
// SVD Line: 15951

//  <rtree> SFDITEM_REG__qdec_channel2_read_rab
//    <name> channel2_read_rab </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000908C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_read_rab >> 0) & 0xFFFFFFFF), ((qdec_channel2_read_rab = (qdec_channel2_read_rab & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_read_rab_ch2_tc_rab </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel2_read_tc  --------------------------
// SVD Line: 15968

unsigned int qdec_channel2_read_tc __AT (0x40009090);



// -----------------------  Field Item: qdec_channel2_read_tc_ch2_tc_cv  --------------------------
// SVD Line: 15977

//  <item> SFDITEM_FIELD__qdec_channel2_read_tc_ch2_tc_cv
//    <name> ch2_tc_cv </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009090) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2_read_tc >> 0) & 0xFFFF), ((qdec_channel2_read_tc = (qdec_channel2_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2_read_tc  -----------------------------
// SVD Line: 15968

//  <rtree> SFDITEM_REG__qdec_channel2_read_tc
//    <name> channel2_read_tc </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009090) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2_read_tc >> 0) & 0xFFFFFFFF), ((qdec_channel2_read_tc = (qdec_channel2_read_tc & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2_read_tc_ch2_tc_cv </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2write_a  --------------------------
// SVD Line: 15985

unsigned int qdec_channel2write_a __AT (0x40009094);



// -----------------------  Field Item: qdec_channel2write_a_ch2_tc_ra  ---------------------------
// SVD Line: 15994

//  <item> SFDITEM_FIELD__qdec_channel2write_a_ch2_tc_ra
//    <name> ch2_tc_ra </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009094) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2write_a >> 0) & 0xFFFF), ((qdec_channel2write_a = (qdec_channel2write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2write_a  ------------------------------
// SVD Line: 15985

//  <rtree> SFDITEM_REG__qdec_channel2write_a
//    <name> channel2write_a </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009094) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2write_a >> 0) & 0xFFFFFFFF), ((qdec_channel2write_a = (qdec_channel2write_a & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2write_a_ch2_tc_ra </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2write_b  --------------------------
// SVD Line: 16002

unsigned int qdec_channel2write_b __AT (0x40009098);



// -----------------------  Field Item: qdec_channel2write_b_ch2_tc_rb  ---------------------------
// SVD Line: 16011

//  <item> SFDITEM_FIELD__qdec_channel2write_b_ch2_tc_rb
//    <name> ch2_tc_rb </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40009098) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2write_b >> 0) & 0xFFFF), ((qdec_channel2write_b = (qdec_channel2write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2write_b  ------------------------------
// SVD Line: 16002

//  <rtree> SFDITEM_REG__qdec_channel2write_b
//    <name> channel2write_b </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40009098) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2write_b >> 0) & 0xFFFFFFFF), ((qdec_channel2write_b = (qdec_channel2write_b & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2write_b_ch2_tc_rb </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2write_c  --------------------------
// SVD Line: 16019

unsigned int qdec_channel2write_c __AT (0x4000909C);



// -----------------------  Field Item: qdec_channel2write_c_ch2_tc_rc  ---------------------------
// SVD Line: 16028

//  <item> SFDITEM_FIELD__qdec_channel2write_c_ch2_tc_rc
//    <name> ch2_tc_rc </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000909C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2write_c >> 0) & 0xFFFF), ((qdec_channel2write_c = (qdec_channel2write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2write_c  ------------------------------
// SVD Line: 16019

//  <rtree> SFDITEM_REG__qdec_channel2write_c
//    <name> channel2write_c </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000909C) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2write_c >> 0) & 0xFFFFFFFF), ((qdec_channel2write_c = (qdec_channel2write_c & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2write_c_ch2_tc_rc </item>
//  </rtree>
//  


// ----------------------  Register Item Address: qdec_channel2tiob0_rd  --------------------------
// SVD Line: 16036

unsigned int qdec_channel2tiob0_rd __AT (0x400090A0);



// -----------------------  Field Item: qdec_channel2tiob0_rd_ch2_tc_sr  --------------------------
// SVD Line: 16045

//  <item> SFDITEM_FIELD__qdec_channel2tiob0_rd_ch2_tc_sr
//    <name> ch2_tc_sr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400090A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2tiob0_rd >> 0) & 0x3FF), ((qdec_channel2tiob0_rd = (qdec_channel2tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2tiob0_rd  -----------------------------
// SVD Line: 16036

//  <rtree> SFDITEM_REG__qdec_channel2tiob0_rd
//    <name> channel2tiob0_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2tiob0_rd >> 0) & 0xFFFFFFFF), ((qdec_channel2tiob0_rd = (qdec_channel2tiob0_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2tiob0_rd_ch2_tc_sr </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2int_en  ---------------------------
// SVD Line: 16053

unsigned int qdec_channel2int_en __AT (0x400090A4);



// --------------------  Field Item: qdec_channel2int_en_ch2_tc_imr_enable  -----------------------
// SVD Line: 16062

//  <item> SFDITEM_FIELD__qdec_channel2int_en_ch2_tc_imr_enable
//    <name> ch2_tc_imr_enable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400090A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2int_en >> 0) & 0x3FF), ((qdec_channel2int_en = (qdec_channel2int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2int_en  ------------------------------
// SVD Line: 16053

//  <rtree> SFDITEM_REG__qdec_channel2int_en
//    <name> channel2int_en </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2int_en >> 0) & 0xFFFFFFFF), ((qdec_channel2int_en = (qdec_channel2int_en & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2int_en_ch2_tc_imr_enable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2int_dis  --------------------------
// SVD Line: 16070

unsigned int qdec_channel2int_dis __AT (0x400090A8);



// -------------------  Field Item: qdec_channel2int_dis_ch2_tc_imr_disable  ----------------------
// SVD Line: 16079

//  <item> SFDITEM_FIELD__qdec_channel2int_dis_ch2_tc_imr_disable
//    <name> ch2_tc_imr_disable </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400090A8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2int_dis >> 0) & 0x3FF), ((qdec_channel2int_dis = (qdec_channel2int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: qdec_channel2int_dis  ------------------------------
// SVD Line: 16070

//  <rtree> SFDITEM_REG__qdec_channel2int_dis
//    <name> channel2int_dis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090A8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2int_dis >> 0) & 0xFFFFFFFF), ((qdec_channel2int_dis = (qdec_channel2int_dis & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2int_dis_ch2_tc_imr_disable </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_channel2int_rd  ---------------------------
// SVD Line: 16087

unsigned int qdec_channel2int_rd __AT (0x400090AC);



// -----------------------  Field Item: qdec_channel2int_rd_ch2_tc_imr  ---------------------------
// SVD Line: 16096

//  <item> SFDITEM_FIELD__qdec_channel2int_rd_ch2_tc_imr
//    <name> ch2_tc_imr </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400090AC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((qdec_channel2int_rd >> 0) & 0x3FF), ((qdec_channel2int_rd = (qdec_channel2int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_channel2int_rd  ------------------------------
// SVD Line: 16087

//  <rtree> SFDITEM_REG__qdec_channel2int_rd
//    <name> channel2int_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090AC) reg description: </i>
//    <loc> ( (unsigned int)((qdec_channel2int_rd >> 0) & 0xFFFFFFFF), ((qdec_channel2int_rd = (qdec_channel2int_rd & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_channel2int_rd_ch2_tc_imr </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: qdec_bcr  --------------------------------
// SVD Line: 16104

unsigned int qdec_bcr __AT (0x400090C0);



// --------------------------------  Field Item: qdec_bcr_bcr  ------------------------------------
// SVD Line: 16113

//  <item> SFDITEM_FIELD__qdec_bcr_bcr
//    <name> bcr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400090C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_bcr ) </loc>
//      <o.0..0> bcr
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: qdec_bcr  ------------------------------------
// SVD Line: 16104

//  <rtree> SFDITEM_REG__qdec_bcr
//    <name> bcr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_bcr >> 0) & 0xFFFFFFFF), ((qdec_bcr = (qdec_bcr & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_bcr_bcr </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: qdec_bmr  --------------------------------
// SVD Line: 16121

unsigned int qdec_bmr __AT (0x400090C4);



// ------------------------------  Field Item: qdec_bmr_tc0xc0s  ----------------------------------
// SVD Line: 16130

//  <item> SFDITEM_FIELD__qdec_bmr_tc0xc0s
//    <name> tc0xc0s </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400090C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_bmr >> 0) & 0x3), ((qdec_bmr = (qdec_bmr & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: qdec_bmr_tc1xc1s  ----------------------------------
// SVD Line: 16136

//  <item> SFDITEM_FIELD__qdec_bmr_tc1xc1s
//    <name> tc1xc1s </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400090C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_bmr >> 2) & 0x3), ((qdec_bmr = (qdec_bmr & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: qdec_bmr_tc2xc2s  ----------------------------------
// SVD Line: 16142

//  <item> SFDITEM_FIELD__qdec_bmr_tc2xc2s
//    <name> tc2xc2s </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x400090C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_bmr >> 4) & 0x3), ((qdec_bmr = (qdec_bmr & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: qdec_bmr  ------------------------------------
// SVD Line: 16121

//  <rtree> SFDITEM_REG__qdec_bmr
//    <name> bmr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_bmr >> 0) & 0xFFFFFFFF), ((qdec_bmr = (qdec_bmr & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_bmr_tc0xc0s </item>
//    <item> SFDITEM_FIELD__qdec_bmr_tc1xc1s </item>
//    <item> SFDITEM_FIELD__qdec_bmr_tc2xc2s </item>
//  </rtree>
//  


// -------------------------  Register Item Address: qdec_qdec_inten  -----------------------------
// SVD Line: 16150

unsigned int qdec_qdec_inten __AT (0x400090C8);



// -------------------------  Field Item: qdec_qdec_inten_qdec_int_en  ----------------------------
// SVD Line: 16159

//  <item> SFDITEM_FIELD__qdec_qdec_inten_qdec_int_en
//    <name> qdec_int_en </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400090C8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_qdec_inten >> 0) & 0xF), ((qdec_qdec_inten = (qdec_qdec_inten & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: qdec_qdec_inten  --------------------------------
// SVD Line: 16150

//  <rtree> SFDITEM_REG__qdec_qdec_inten
//    <name> qdec_inten </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090C8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_inten >> 0) & 0xFFFFFFFF), ((qdec_qdec_inten = (qdec_qdec_inten & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_inten_qdec_int_en </item>
//  </rtree>
//  


// -------------------------  Register Item Address: qdec_qdec_intdis  ----------------------------
// SVD Line: 16167

unsigned int qdec_qdec_intdis __AT (0x400090CC);



// ------------------------  Field Item: qdec_qdec_intdis_qdec_int_dis  ---------------------------
// SVD Line: 16176

//  <item> SFDITEM_FIELD__qdec_qdec_intdis_qdec_int_dis
//    <name> qdec_int_dis </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400090CC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_qdec_intdis >> 0) & 0xF), ((qdec_qdec_intdis = (qdec_qdec_intdis & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: qdec_qdec_intdis  --------------------------------
// SVD Line: 16167

//  <rtree> SFDITEM_REG__qdec_qdec_intdis
//    <name> qdec_intdis </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090CC) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_intdis >> 0) & 0xFFFFFFFF), ((qdec_qdec_intdis = (qdec_qdec_intdis & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_intdis_qdec_int_dis </item>
//  </rtree>
//  


// ------------------------  Register Item Address: qdec_qdec_inten_rd  ---------------------------
// SVD Line: 16184

unsigned int qdec_qdec_inten_rd __AT (0x400090D0);



// ----------------------  Field Item: qdec_qdec_inten_rd_qdec_int_mask  --------------------------
// SVD Line: 16193

//  <item> SFDITEM_FIELD__qdec_qdec_inten_rd_qdec_int_mask
//    <name> qdec_int_mask </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x400090D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((qdec_qdec_inten_rd >> 0) & 0xF), ((qdec_qdec_inten_rd = (qdec_qdec_inten_rd & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: qdec_qdec_inten_rd  -------------------------------
// SVD Line: 16184

//  <rtree> SFDITEM_REG__qdec_qdec_inten_rd
//    <name> qdec_inten_rd </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_inten_rd >> 0) & 0xFFFFFFFF), ((qdec_qdec_inten_rd = (qdec_qdec_inten_rd & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_inten_rd_qdec_int_mask </item>
//  </rtree>
//  


// -----------------------  Register Item Address: qdec_qdec_status_sel  --------------------------
// SVD Line: 16201

unsigned int qdec_qdec_status_sel __AT (0x400090D4);



// -------------------  Field Item: qdec_qdec_status_sel_flag_it_index_cmb  -----------------------
// SVD Line: 16210

//  <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_it_index_cmb
//    <name> flag_it_index_cmb </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400090D4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_qdec_status_sel ) </loc>
//      <o.0..0> flag_it_index_cmb
//    </check>
//  </item>
//  


// ------------------  Field Item: qdec_qdec_status_sel_flag_dir_change_cmb  ----------------------
// SVD Line: 16216

//  <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_dir_change_cmb
//    <name> flag_dir_change_cmb </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400090D4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_qdec_status_sel ) </loc>
//      <o.1..1> flag_dir_change_cmb
//    </check>
//  </item>
//  


// ------------------  Field Item: qdec_qdec_status_sel_flag_code_error_cmb  ----------------------
// SVD Line: 16222

//  <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_code_error_cmb
//    <name> flag_code_error_cmb </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400090D4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_qdec_status_sel ) </loc>
//      <o.2..2> flag_code_error_cmb
//    </check>
//  </item>
//  


// -----------------  Field Item: qdec_qdec_status_sel_miss_edge_overflow_cmb  --------------------
// SVD Line: 16228

//  <item> SFDITEM_FIELD__qdec_qdec_status_sel_miss_edge_overflow_cmb
//    <name> miss_edge_overflow_cmb </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400090D4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_qdec_status_sel ) </loc>
//      <o.3..3> miss_edge_overflow_cmb
//    </check>
//  </item>
//  


// --------------------------  Register RTree: qdec_qdec_status_sel  ------------------------------
// SVD Line: 16201

//  <rtree> SFDITEM_REG__qdec_qdec_status_sel
//    <name> qdec_status_sel </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_qdec_status_sel >> 0) & 0xFFFFFFFF), ((qdec_qdec_status_sel = (qdec_qdec_status_sel & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_it_index_cmb </item>
//    <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_dir_change_cmb </item>
//    <item> SFDITEM_FIELD__qdec_qdec_status_sel_flag_code_error_cmb </item>
//    <item> SFDITEM_FIELD__qdec_qdec_status_sel_miss_edge_overflow_cmb </item>
//  </rtree>
//  


// --------------------------  Register Item Address: qdec_pwm_fault  -----------------------------
// SVD Line: 16236

unsigned int qdec_pwm_fault __AT (0x400090D8);



// -------------------------  Field Item: qdec_pwm_fault_i_en0_fault  -----------------------------
// SVD Line: 16245

//  <item> SFDITEM_FIELD__qdec_pwm_fault_i_en0_fault
//    <name> i_en0_fault </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400090D8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_pwm_fault ) </loc>
//      <o.0..0> i_en0_fault
//    </check>
//  </item>
//  


// -------------------------  Field Item: qdec_pwm_fault_i_en1_fault  -----------------------------
// SVD Line: 16251

//  <item> SFDITEM_FIELD__qdec_pwm_fault_i_en1_fault
//    <name> i_en1_fault </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400090D8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_pwm_fault ) </loc>
//      <o.1..1> i_en1_fault
//    </check>
//  </item>
//  


// -----------------------------  Register RTree: qdec_pwm_fault  ---------------------------------
// SVD Line: 16236

//  <rtree> SFDITEM_REG__qdec_pwm_fault
//    <name> pwm_fault </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090D8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_pwm_fault >> 0) & 0xFFFFFFFF), ((qdec_pwm_fault = (qdec_pwm_fault & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_pwm_fault_i_en0_fault </item>
//    <item> SFDITEM_FIELD__qdec_pwm_fault_i_en1_fault </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: qdec_dummy  -------------------------------
// SVD Line: 16259

unsigned int qdec_dummy __AT (0x400090E0);



// ------------------------------  Field Item: qdec_dummy_dummy  ----------------------------------
// SVD Line: 16268

//  <item> SFDITEM_FIELD__qdec_dummy_dummy
//    <name> dummy </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_dummy >> 0) & 0xFFFFFFFF), ((qdec_dummy = (qdec_dummy & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_dummy  -----------------------------------
// SVD Line: 16259

//  <rtree> SFDITEM_REG__qdec_dummy
//    <name> dummy </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_dummy >> 0) & 0xFFFFFFFF), ((qdec_dummy = (qdec_dummy & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_dummy_dummy </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: qdec_wpmode  -------------------------------
// SVD Line: 16276

unsigned int qdec_wpmode __AT (0x400090E4);



// --------------------------  Field Item: qdec_wpmode_wr_protected  ------------------------------
// SVD Line: 16285

//  <item> SFDITEM_FIELD__qdec_wpmode_wr_protected
//    <name> wr_protected </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400090E4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) qdec_wpmode ) </loc>
//      <o.0..0> wr_protected
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: qdec_wpmode  ----------------------------------
// SVD Line: 16276

//  <rtree> SFDITEM_REG__qdec_wpmode
//    <name> wpmode </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090E4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_wpmode >> 0) & 0xFFFFFFFF), ((qdec_wpmode = (qdec_wpmode & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_wpmode_wr_protected </item>
//  </rtree>
//  


// --------------------------  Register Item Address: qdec_addrsize  ------------------------------
// SVD Line: 16293

unsigned int qdec_addrsize __AT (0x400090EC);



// ---------------------------  Field Item: qdec_addrsize_addrsize  -------------------------------
// SVD Line: 16302

//  <item> SFDITEM_FIELD__qdec_addrsize_addrsize
//    <name> addrsize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090EC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_addrsize >> 0) & 0xFFFFFFFF), ((qdec_addrsize = (qdec_addrsize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: qdec_addrsize  ---------------------------------
// SVD Line: 16293

//  <rtree> SFDITEM_REG__qdec_addrsize
//    <name> addrsize </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090EC) reg description: </i>
//    <loc> ( (unsigned int)((qdec_addrsize >> 0) & 0xFFFFFFFF), ((qdec_addrsize = (qdec_addrsize & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_addrsize_addrsize </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: qdec_name1  -------------------------------
// SVD Line: 16310

unsigned int qdec_name1 __AT (0x400090F0);



// ------------------------------  Field Item: qdec_name1_NAME1  ----------------------------------
// SVD Line: 16319

//  <item> SFDITEM_FIELD__qdec_name1_NAME1
//    <name> NAME1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_name1 >> 0) & 0xFFFFFFFF), ((qdec_name1 = (qdec_name1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_name1  -----------------------------------
// SVD Line: 16310

//  <rtree> SFDITEM_REG__qdec_name1
//    <name> name1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F0) reg description: </i>
//    <loc> ( (unsigned int)((qdec_name1 >> 0) & 0xFFFFFFFF), ((qdec_name1 = (qdec_name1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_name1_NAME1 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: qdec_name2  -------------------------------
// SVD Line: 16327

unsigned int qdec_name2 __AT (0x400090F4);



// ------------------------------  Field Item: qdec_name2_NAME2  ----------------------------------
// SVD Line: 16336

//  <item> SFDITEM_FIELD__qdec_name2_NAME2
//    <name> NAME2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_name2 >> 0) & 0xFFFFFFFF), ((qdec_name2 = (qdec_name2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: qdec_name2  -----------------------------------
// SVD Line: 16327

//  <rtree> SFDITEM_REG__qdec_name2
//    <name> name2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F4) reg description: </i>
//    <loc> ( (unsigned int)((qdec_name2 >> 0) & 0xFFFFFFFF), ((qdec_name2 = (qdec_name2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_name2_NAME2 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: qdec_FEATURES  ------------------------------
// SVD Line: 16344

unsigned int qdec_FEATURES __AT (0x400090F8);



// ---------------------------  Field Item: qdec_FEATURES_FEATURES  -------------------------------
// SVD Line: 16353

//  <item> SFDITEM_FIELD__qdec_FEATURES_FEATURES
//    <name> FEATURES </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((qdec_FEATURES >> 0) & 0xFFFFFFFF), ((qdec_FEATURES = (qdec_FEATURES & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: qdec_FEATURES  ---------------------------------
// SVD Line: 16344

//  <rtree> SFDITEM_REG__qdec_FEATURES
//    <name> FEATURES </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400090F8) reg description: </i>
//    <loc> ( (unsigned int)((qdec_FEATURES >> 0) & 0xFFFFFFFF), ((qdec_FEATURES = (qdec_FEATURES & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__qdec_FEATURES_FEATURES </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: qdec  -------------------------------------
// SVD Line: 15067

//  <view> qdec
//    <name> qdec </name>
//    <item> SFDITEM_REG__qdec_channel0_ctrl </item>
//    <item> SFDITEM_REG__qdec_channel0_mode </item>
//    <item> SFDITEM_REG__qdec_channel0_step </item>
//    <item> SFDITEM_REG__qdec_channel0_read_rab </item>
//    <item> SFDITEM_REG__qdec_channel0_read_tc </item>
//    <item> SFDITEM_REG__qdec_channel0write_a </item>
//    <item> SFDITEM_REG__qdec_channel0write_b </item>
//    <item> SFDITEM_REG__qdec_channel0write_c </item>
//    <item> SFDITEM_REG__qdec_channel0tiob0_rd </item>
//    <item> SFDITEM_REG__qdec_channel0int_en </item>
//    <item> SFDITEM_REG__qdec_channel0int_dis </item>
//    <item> SFDITEM_REG__qdec_channel0int_rd </item>
//    <item> SFDITEM_REG__qdec_channel1_ctrl </item>
//    <item> SFDITEM_REG__qdec_channel1_mode </item>
//    <item> SFDITEM_REG__qdec_channel1_step </item>
//    <item> SFDITEM_REG__qdec_channel1_read_rab </item>
//    <item> SFDITEM_REG__qdec_channel1_read_tc </item>
//    <item> SFDITEM_REG__qdec_channel1write_a </item>
//    <item> SFDITEM_REG__qdec_channel1write_b </item>
//    <item> SFDITEM_REG__qdec_channel1write_c </item>
//    <item> SFDITEM_REG__qdec_channel1tiob0_rd </item>
//    <item> SFDITEM_REG__qdec_channel1int_en </item>
//    <item> SFDITEM_REG__qdec_channel1int_dis </item>
//    <item> SFDITEM_REG__qdec_channel1int_rd </item>
//    <item> SFDITEM_REG__qdec_channel2_ctrl </item>
//    <item> SFDITEM_REG__qdec_channel2_mode </item>
//    <item> SFDITEM_REG__qdec_channel2_step </item>
//    <item> SFDITEM_REG__qdec_channel2_read_rab </item>
//    <item> SFDITEM_REG__qdec_channel2_read_tc </item>
//    <item> SFDITEM_REG__qdec_channel2write_a </item>
//    <item> SFDITEM_REG__qdec_channel2write_b </item>
//    <item> SFDITEM_REG__qdec_channel2write_c </item>
//    <item> SFDITEM_REG__qdec_channel2tiob0_rd </item>
//    <item> SFDITEM_REG__qdec_channel2int_en </item>
//    <item> SFDITEM_REG__qdec_channel2int_dis </item>
//    <item> SFDITEM_REG__qdec_channel2int_rd </item>
//    <item> SFDITEM_REG__qdec_bcr </item>
//    <item> SFDITEM_REG__qdec_bmr </item>
//    <item> SFDITEM_REG__qdec_qdec_inten </item>
//    <item> SFDITEM_REG__qdec_qdec_intdis </item>
//    <item> SFDITEM_REG__qdec_qdec_inten_rd </item>
//    <item> SFDITEM_REG__qdec_qdec_status_sel </item>
//    <item> SFDITEM_REG__qdec_pwm_fault </item>
//    <item> SFDITEM_REG__qdec_dummy </item>
//    <item> SFDITEM_REG__qdec_wpmode </item>
//    <item> SFDITEM_REG__qdec_addrsize </item>
//    <item> SFDITEM_REG__qdec_name1 </item>
//    <item> SFDITEM_REG__qdec_name2 </item>
//    <item> SFDITEM_REG__qdec_FEATURES </item>
//  </view>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK0  --------------------------
// SVD Line: 16374

unsigned int pte_bus_REG_P1_TASK0 __AT (0x40018000);



// ----------------------  Field Item: pte_bus_REG_P1_TASK0_peri1_task0  --------------------------
// SVD Line: 16383

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK0_peri1_task0
//    <name> peri1_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P1_TASK0 ) </loc>
//      <o.0..0> peri1_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK0  ------------------------------
// SVD Line: 16374

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK0
//    <name> REG_P1_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018000) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK0 = (pte_bus_REG_P1_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK0_peri1_task0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK1  --------------------------
// SVD Line: 16391

unsigned int pte_bus_REG_P1_TASK1 __AT (0x40018004);



// ----------------------  Field Item: pte_bus_REG_P1_TASK1_peri1_task1  --------------------------
// SVD Line: 16400

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK1_peri1_task1
//    <name> peri1_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P1_TASK1 ) </loc>
//      <o.0..0> peri1_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK1  ------------------------------
// SVD Line: 16391

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK1
//    <name> REG_P1_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018004) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK1 = (pte_bus_REG_P1_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK1_peri1_task1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK2  --------------------------
// SVD Line: 16408

unsigned int pte_bus_REG_P1_TASK2 __AT (0x40018008);



// ----------------------  Field Item: pte_bus_REG_P1_TASK2_peri1_task2  --------------------------
// SVD Line: 16417

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK2_peri1_task2
//    <name> peri1_task2 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P1_TASK2 ) </loc>
//      <o.0..0> peri1_task2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK2  ------------------------------
// SVD Line: 16408

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK2
//    <name> REG_P1_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018008) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK2 = (pte_bus_REG_P1_TASK2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK2_peri1_task2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK3  --------------------------
// SVD Line: 16425

unsigned int pte_bus_REG_P1_TASK3 __AT (0x4001800C);



// ----------------------  Field Item: pte_bus_REG_P1_TASK3_peri1_task3  --------------------------
// SVD Line: 16434

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK3_peri1_task3
//    <name> peri1_task3 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001800C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P1_TASK3 ) </loc>
//      <o.0..0> peri1_task3
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK3  ------------------------------
// SVD Line: 16425

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK3
//    <name> REG_P1_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001800C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK3 = (pte_bus_REG_P1_TASK3 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK3_peri1_task3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK4  --------------------------
// SVD Line: 16442

unsigned int pte_bus_REG_P1_TASK4 __AT (0x40018010);



// ----------------------  Field Item: pte_bus_REG_P1_TASK4_peri1_task4  --------------------------
// SVD Line: 16451

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK4_peri1_task4
//    <name> peri1_task4 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P1_TASK4 ) </loc>
//      <o.0..0> peri1_task4
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK4  ------------------------------
// SVD Line: 16442

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK4
//    <name> REG_P1_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018010) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK4 = (pte_bus_REG_P1_TASK4 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK4_peri1_task4 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_TASK5  --------------------------
// SVD Line: 16459

unsigned int pte_bus_REG_P1_TASK5 __AT (0x40018014);



// ----------------------  Field Item: pte_bus_REG_P1_TASK5_peri1_task5  --------------------------
// SVD Line: 16468

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK5_peri1_task5
//    <name> peri1_task5 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P1_TASK5 ) </loc>
//      <o.0..0> peri1_task5
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_TASK5  ------------------------------
// SVD Line: 16459

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_TASK5
//    <name> REG_P1_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018014) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_TASK5 = (pte_bus_REG_P1_TASK5 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_TASK5_peri1_task5 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK0  ------------------------
// SVD Line: 16476

unsigned int pte_bus_REG_P1_SUB_TASK0 __AT (0x40018020);



// ---------------  Field Item: pte_bus_REG_P1_SUB_TASK0_peri1_sub_task0_chidx  -------------------
// SVD Line: 16485

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK0_peri1_sub_task0_chidx
//    <name> peri1_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P1_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P1_SUB_TASK0 = (pte_bus_REG_P1_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK0  ----------------------------
// SVD Line: 16476

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK0
//    <name> REG_P1_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018020) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK0 = (pte_bus_REG_P1_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK0_peri1_sub_task0_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK1  ------------------------
// SVD Line: 16493

unsigned int pte_bus_REG_P1_SUB_TASK1 __AT (0x40018024);



// ---------------  Field Item: pte_bus_REG_P1_SUB_TASK1_peri1_sub_task1_chidx  -------------------
// SVD Line: 16502

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK1_peri1_sub_task1_chidx
//    <name> peri1_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P1_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P1_SUB_TASK1 = (pte_bus_REG_P1_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK1  ----------------------------
// SVD Line: 16493

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK1
//    <name> REG_P1_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018024) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK1 = (pte_bus_REG_P1_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK1_peri1_sub_task1_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK2  ------------------------
// SVD Line: 16510

unsigned int pte_bus_REG_P1_SUB_TASK2 __AT (0x40018028);



// ---------------  Field Item: pte_bus_REG_P1_SUB_TASK2_peri1_sub_task2_chidx  -------------------
// SVD Line: 16519

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK2_peri1_sub_task2_chidx
//    <name> peri1_sub_task2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P1_SUB_TASK2 >> 0) & 0xFF), ((pte_bus_REG_P1_SUB_TASK2 = (pte_bus_REG_P1_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK2  ----------------------------
// SVD Line: 16510

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK2
//    <name> REG_P1_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018028) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK2 = (pte_bus_REG_P1_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK2_peri1_sub_task2_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK3  ------------------------
// SVD Line: 16527

unsigned int pte_bus_REG_P1_SUB_TASK3 __AT (0x4001802C);



// ---------------  Field Item: pte_bus_REG_P1_SUB_TASK3_peri1_sub_task3_chidx  -------------------
// SVD Line: 16536

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK3_peri1_sub_task3_chidx
//    <name> peri1_sub_task3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001802C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P1_SUB_TASK3 >> 0) & 0xFF), ((pte_bus_REG_P1_SUB_TASK3 = (pte_bus_REG_P1_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK3  ----------------------------
// SVD Line: 16527

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK3
//    <name> REG_P1_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001802C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK3 = (pte_bus_REG_P1_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK3_peri1_sub_task3_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK4  ------------------------
// SVD Line: 16544

unsigned int pte_bus_REG_P1_SUB_TASK4 __AT (0x40018030);



// ---------------  Field Item: pte_bus_REG_P1_SUB_TASK4_peri1_sub_task4_chidx  -------------------
// SVD Line: 16553

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK4_peri1_sub_task4_chidx
//    <name> peri1_sub_task4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P1_SUB_TASK4 >> 0) & 0xFF), ((pte_bus_REG_P1_SUB_TASK4 = (pte_bus_REG_P1_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK4  ----------------------------
// SVD Line: 16544

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK4
//    <name> REG_P1_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018030) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK4 = (pte_bus_REG_P1_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK4_peri1_sub_task4_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P1_SUB_TASK5  ------------------------
// SVD Line: 16561

unsigned int pte_bus_REG_P1_SUB_TASK5 __AT (0x40018034);



// ---------------  Field Item: pte_bus_REG_P1_SUB_TASK5_peri1_sub_task5_chidx  -------------------
// SVD Line: 16570

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK5_peri1_sub_task5_chidx
//    <name> peri1_sub_task5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P1_SUB_TASK5 >> 0) & 0xFF), ((pte_bus_REG_P1_SUB_TASK5 = (pte_bus_REG_P1_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_SUB_TASK5  ----------------------------
// SVD Line: 16561

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK5
//    <name> REG_P1_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018034) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_SUB_TASK5 = (pte_bus_REG_P1_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_SUB_TASK5_peri1_sub_task5_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P1_EVENT  --------------------------
// SVD Line: 16578

unsigned int pte_bus_REG_P1_EVENT __AT (0x40018040);



// ----------------------  Field Item: pte_bus_REG_P1_EVENT_peri1_event0  -------------------------
// SVD Line: 16587

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_EVENT_peri1_event0
//    <name> peri1_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P1_EVENT ) </loc>
//      <o.0..0> peri1_event0
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P1_EVENT_peri1_event1  -------------------------
// SVD Line: 16593

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_EVENT_peri1_event1
//    <name> peri1_event1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40018040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P1_EVENT ) </loc>
//      <o.1..1> peri1_event1
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P1_EVENT_peri1_event2  -------------------------
// SVD Line: 16599

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_EVENT_peri1_event2
//    <name> peri1_event2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40018040) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P1_EVENT ) </loc>
//      <o.2..2> peri1_event2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P1_EVENT  ------------------------------
// SVD Line: 16578

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_EVENT
//    <name> REG_P1_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018040) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_EVENT = (pte_bus_REG_P1_EVENT & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_EVENT_peri1_event0 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_EVENT_peri1_event1 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_EVENT_peri1_event2 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P1_PUB_EVENT0  ------------------------
// SVD Line: 16607

unsigned int pte_bus_REG_P1_PUB_EVENT0 __AT (0x40018044);



// --------------  Field Item: pte_bus_REG_P1_PUB_EVENT0_peri1_pub_event0_chidx  ------------------
// SVD Line: 16616

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT0_peri1_pub_event0_chidx
//    <name> peri1_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P1_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P1_PUB_EVENT0 = (pte_bus_REG_P1_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_PUB_EVENT0  ---------------------------
// SVD Line: 16607

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT0
//    <name> REG_P1_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018044) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_PUB_EVENT0 = (pte_bus_REG_P1_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT0_peri1_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P1_PUB_EVENT1  ------------------------
// SVD Line: 16624

unsigned int pte_bus_REG_P1_PUB_EVENT1 __AT (0x40018048);



// --------------  Field Item: pte_bus_REG_P1_PUB_EVENT1_peri1_pub_event1_chidx  ------------------
// SVD Line: 16633

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT1_peri1_pub_event1_chidx
//    <name> peri1_pub_event1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018048) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P1_PUB_EVENT1 >> 0) & 0xFF), ((pte_bus_REG_P1_PUB_EVENT1 = (pte_bus_REG_P1_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_PUB_EVENT1  ---------------------------
// SVD Line: 16624

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT1
//    <name> REG_P1_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018048) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_PUB_EVENT1 = (pte_bus_REG_P1_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT1_peri1_pub_event1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P1_PUB_EVENT2  ------------------------
// SVD Line: 16641

unsigned int pte_bus_REG_P1_PUB_EVENT2 __AT (0x4001804C);



// --------------  Field Item: pte_bus_REG_P1_PUB_EVENT2_peri1_pub_event2_chidx  ------------------
// SVD Line: 16650

//  <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT2_peri1_pub_event2_chidx
//    <name> peri1_pub_event2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001804C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P1_PUB_EVENT2 >> 0) & 0xFF), ((pte_bus_REG_P1_PUB_EVENT2 = (pte_bus_REG_P1_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P1_PUB_EVENT2  ---------------------------
// SVD Line: 16641

//  <rtree> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT2
//    <name> REG_P1_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001804C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P1_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P1_PUB_EVENT2 = (pte_bus_REG_P1_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P1_PUB_EVENT2_peri1_pub_event2_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P2_EVENT  --------------------------
// SVD Line: 16658

unsigned int pte_bus_REG_P2_EVENT __AT (0x40018050);



// ----------------------  Field Item: pte_bus_REG_P2_EVENT_peri2_event0  -------------------------
// SVD Line: 16667

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event0
//    <name> peri2_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P2_EVENT ) </loc>
//      <o.0..0> peri2_event0
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P2_EVENT_peri2_event1  -------------------------
// SVD Line: 16673

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event1
//    <name> peri2_event1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40018050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P2_EVENT ) </loc>
//      <o.1..1> peri2_event1
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P2_EVENT_peri2_event2  -------------------------
// SVD Line: 16679

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event2
//    <name> peri2_event2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40018050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P2_EVENT ) </loc>
//      <o.2..2> peri2_event2
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P2_EVENT_peri2_event3  -------------------------
// SVD Line: 16685

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event3
//    <name> peri2_event3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40018050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P2_EVENT ) </loc>
//      <o.3..3> peri2_event3
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P2_EVENT_peri2_event4  -------------------------
// SVD Line: 16691

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event4
//    <name> peri2_event4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40018050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P2_EVENT ) </loc>
//      <o.4..4> peri2_event4
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P2_EVENT_peri2_event5  -------------------------
// SVD Line: 16697

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event5
//    <name> peri2_event5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40018050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P2_EVENT ) </loc>
//      <o.5..5> peri2_event5
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P2_EVENT_peri2_event6  -------------------------
// SVD Line: 16703

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event6
//    <name> peri2_event6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40018050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P2_EVENT ) </loc>
//      <o.6..6> peri2_event6
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P2_EVENT_peri2_event7  -------------------------
// SVD Line: 16709

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event7
//    <name> peri2_event7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40018050) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P2_EVENT ) </loc>
//      <o.7..7> peri2_event7
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P2_EVENT  ------------------------------
// SVD Line: 16658

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_EVENT
//    <name> REG_P2_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018050) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_EVENT = (pte_bus_REG_P2_EVENT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event0 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event1 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event2 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event3 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event4 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event5 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event6 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_EVENT_peri2_event7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT0  ------------------------
// SVD Line: 16717

unsigned int pte_bus_REG_P2_PUB_EVENT0 __AT (0x40018054);



// --------------  Field Item: pte_bus_REG_P2_PUB_EVENT0_peri2_pub_event0_chidx  ------------------
// SVD Line: 16726

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT0_peri2_pub_event0_chidx
//    <name> peri2_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018054) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P2_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P2_PUB_EVENT0 = (pte_bus_REG_P2_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT0  ---------------------------
// SVD Line: 16717

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT0
//    <name> REG_P2_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018054) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT0 = (pte_bus_REG_P2_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT0_peri2_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT1  ------------------------
// SVD Line: 16734

unsigned int pte_bus_REG_P2_PUB_EVENT1 __AT (0x40018058);



// --------------  Field Item: pte_bus_REG_P2_PUB_EVENT1_peri2_pub_event1_chidx  ------------------
// SVD Line: 16743

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT1_peri2_pub_event1_chidx
//    <name> peri2_pub_event1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018058) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P2_PUB_EVENT1 >> 0) & 0xFF), ((pte_bus_REG_P2_PUB_EVENT1 = (pte_bus_REG_P2_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT1  ---------------------------
// SVD Line: 16734

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT1
//    <name> REG_P2_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018058) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT1 = (pte_bus_REG_P2_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT1_peri2_pub_event1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT2  ------------------------
// SVD Line: 16751

unsigned int pte_bus_REG_P2_PUB_EVENT2 __AT (0x4001805C);



// --------------  Field Item: pte_bus_REG_P2_PUB_EVENT2_peri2_pub_event2_chidx  ------------------
// SVD Line: 16760

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT2_peri2_pub_event2_chidx
//    <name> peri2_pub_event2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001805C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P2_PUB_EVENT2 >> 0) & 0xFF), ((pte_bus_REG_P2_PUB_EVENT2 = (pte_bus_REG_P2_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT2  ---------------------------
// SVD Line: 16751

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT2
//    <name> REG_P2_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001805C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT2 = (pte_bus_REG_P2_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT2_peri2_pub_event2_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT3  ------------------------
// SVD Line: 16768

unsigned int pte_bus_REG_P2_PUB_EVENT3 __AT (0x40018060);



// --------------  Field Item: pte_bus_REG_P2_PUB_EVENT3_peri2_pub_event3_chidx  ------------------
// SVD Line: 16777

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT3_peri2_pub_event3_chidx
//    <name> peri2_pub_event3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018060) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P2_PUB_EVENT3 >> 0) & 0xFF), ((pte_bus_REG_P2_PUB_EVENT3 = (pte_bus_REG_P2_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT3  ---------------------------
// SVD Line: 16768

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT3
//    <name> REG_P2_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018060) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT3 = (pte_bus_REG_P2_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT3_peri2_pub_event3_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT4  ------------------------
// SVD Line: 16785

unsigned int pte_bus_REG_P2_PUB_EVENT4 __AT (0x40018064);



// --------------  Field Item: pte_bus_REG_P2_PUB_EVENT4_peri2_pub_event4_chidx  ------------------
// SVD Line: 16794

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT4_peri2_pub_event4_chidx
//    <name> peri2_pub_event4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018064) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P2_PUB_EVENT4 >> 0) & 0xFF), ((pte_bus_REG_P2_PUB_EVENT4 = (pte_bus_REG_P2_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT4  ---------------------------
// SVD Line: 16785

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT4
//    <name> REG_P2_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018064) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT4 = (pte_bus_REG_P2_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT4_peri2_pub_event4_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT5  ------------------------
// SVD Line: 16802

unsigned int pte_bus_REG_P2_PUB_EVENT5 __AT (0x40018068);



// --------------  Field Item: pte_bus_REG_P2_PUB_EVENT5_peri2_pub_event5_chidx  ------------------
// SVD Line: 16811

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT5_peri2_pub_event5_chidx
//    <name> peri2_pub_event5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018068) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P2_PUB_EVENT5 >> 0) & 0xFF), ((pte_bus_REG_P2_PUB_EVENT5 = (pte_bus_REG_P2_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT5  ---------------------------
// SVD Line: 16802

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT5
//    <name> REG_P2_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018068) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT5 = (pte_bus_REG_P2_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT5_peri2_pub_event5_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT6  ------------------------
// SVD Line: 16819

unsigned int pte_bus_REG_P2_PUB_EVENT6 __AT (0x4001806C);



// --------------  Field Item: pte_bus_REG_P2_PUB_EVENT6_peri2_pub_event6_chidx  ------------------
// SVD Line: 16828

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT6_peri2_pub_event6_chidx
//    <name> peri2_pub_event6_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001806C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P2_PUB_EVENT6 >> 0) & 0xFF), ((pte_bus_REG_P2_PUB_EVENT6 = (pte_bus_REG_P2_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT6  ---------------------------
// SVD Line: 16819

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT6
//    <name> REG_P2_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001806C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT6 = (pte_bus_REG_P2_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT6_peri2_pub_event6_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P2_PUB_EVENT7  ------------------------
// SVD Line: 16836

unsigned int pte_bus_REG_P2_PUB_EVENT7 __AT (0x40018070);



// --------------  Field Item: pte_bus_REG_P2_PUB_EVENT7_peri2_pub_event7_chidx  ------------------
// SVD Line: 16845

//  <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT7_peri2_pub_event7_chidx
//    <name> peri2_pub_event7_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018070) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P2_PUB_EVENT7 >> 0) & 0xFF), ((pte_bus_REG_P2_PUB_EVENT7 = (pte_bus_REG_P2_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P2_PUB_EVENT7  ---------------------------
// SVD Line: 16836

//  <rtree> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT7
//    <name> REG_P2_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018070) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P2_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P2_PUB_EVENT7 = (pte_bus_REG_P2_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P2_PUB_EVENT7_peri2_pub_event7_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK0  --------------------------
// SVD Line: 16853

unsigned int pte_bus_REG_P3_TASK0 __AT (0x40018080);



// ----------------------  Field Item: pte_bus_REG_P3_TASK0_peri3_task0  --------------------------
// SVD Line: 16862

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK0_peri3_task0
//    <name> peri3_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018080) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK0 ) </loc>
//      <o.0..0> peri3_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK0  ------------------------------
// SVD Line: 16853

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK0
//    <name> REG_P3_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018080) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK0 = (pte_bus_REG_P3_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK0_peri3_task0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK1  --------------------------
// SVD Line: 16870

unsigned int pte_bus_REG_P3_TASK1 __AT (0x40018084);



// ----------------------  Field Item: pte_bus_REG_P3_TASK1_peri3_task1  --------------------------
// SVD Line: 16879

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK1_peri3_task1
//    <name> peri3_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018084) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK1 ) </loc>
//      <o.0..0> peri3_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK1  ------------------------------
// SVD Line: 16870

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK1
//    <name> REG_P3_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018084) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK1 = (pte_bus_REG_P3_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK1_peri3_task1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK2  --------------------------
// SVD Line: 16887

unsigned int pte_bus_REG_P3_TASK2 __AT (0x40018088);



// ----------------------  Field Item: pte_bus_REG_P3_TASK2_peri3_task2  --------------------------
// SVD Line: 16896

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK2_peri3_task2
//    <name> peri3_task2 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018088) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK2 ) </loc>
//      <o.0..0> peri3_task2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK2  ------------------------------
// SVD Line: 16887

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK2
//    <name> REG_P3_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018088) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK2 = (pte_bus_REG_P3_TASK2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK2_peri3_task2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK3  --------------------------
// SVD Line: 16904

unsigned int pte_bus_REG_P3_TASK3 __AT (0x4001808C);



// ----------------------  Field Item: pte_bus_REG_P3_TASK3_peri3_task3  --------------------------
// SVD Line: 16913

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK3_peri3_task3
//    <name> peri3_task3 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001808C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK3 ) </loc>
//      <o.0..0> peri3_task3
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK3  ------------------------------
// SVD Line: 16904

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK3
//    <name> REG_P3_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001808C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK3 = (pte_bus_REG_P3_TASK3 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK3_peri3_task3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK4  --------------------------
// SVD Line: 16921

unsigned int pte_bus_REG_P3_TASK4 __AT (0x40018090);



// ----------------------  Field Item: pte_bus_REG_P3_TASK4_peri3_task4  --------------------------
// SVD Line: 16930

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK4_peri3_task4
//    <name> peri3_task4 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018090) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK4 ) </loc>
//      <o.0..0> peri3_task4
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK4  ------------------------------
// SVD Line: 16921

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK4
//    <name> REG_P3_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018090) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK4 = (pte_bus_REG_P3_TASK4 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK4_peri3_task4 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK5  --------------------------
// SVD Line: 16938

unsigned int pte_bus_REG_P3_TASK5 __AT (0x40018094);



// ----------------------  Field Item: pte_bus_REG_P3_TASK5_peri3_task5  --------------------------
// SVD Line: 16947

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK5_peri3_task5
//    <name> peri3_task5 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018094) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK5 ) </loc>
//      <o.0..0> peri3_task5
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK5  ------------------------------
// SVD Line: 16938

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK5
//    <name> REG_P3_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018094) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK5 = (pte_bus_REG_P3_TASK5 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK5_peri3_task5 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK6  --------------------------
// SVD Line: 16955

unsigned int pte_bus_REG_P3_TASK6 __AT (0x40018098);



// ----------------------  Field Item: pte_bus_REG_P3_TASK6_peri3_task6  --------------------------
// SVD Line: 16964

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK6_peri3_task6
//    <name> peri3_task6 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018098) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK6 ) </loc>
//      <o.0..0> peri3_task6
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK6  ------------------------------
// SVD Line: 16955

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK6
//    <name> REG_P3_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018098) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK6 = (pte_bus_REG_P3_TASK6 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK6_peri3_task6 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK7  --------------------------
// SVD Line: 16972

unsigned int pte_bus_REG_P3_TASK7 __AT (0x4001809C);



// ----------------------  Field Item: pte_bus_REG_P3_TASK7_peri3_task7  --------------------------
// SVD Line: 16981

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK7_peri3_task7
//    <name> peri3_task7 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001809C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK7 ) </loc>
//      <o.0..0> peri3_task7
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK7  ------------------------------
// SVD Line: 16972

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK7
//    <name> REG_P3_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001809C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK7 = (pte_bus_REG_P3_TASK7 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK7_peri3_task7 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK8  --------------------------
// SVD Line: 16989

unsigned int pte_bus_REG_P3_TASK8 __AT (0x400180A0);



// ----------------------  Field Item: pte_bus_REG_P3_TASK8_peri3_task8  --------------------------
// SVD Line: 16998

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK8_peri3_task8
//    <name> peri3_task8 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK8 ) </loc>
//      <o.0..0> peri3_task8
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK8  ------------------------------
// SVD Line: 16989

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK8
//    <name> REG_P3_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK8 = (pte_bus_REG_P3_TASK8 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK8_peri3_task8 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_TASK9  --------------------------
// SVD Line: 17006

unsigned int pte_bus_REG_P3_TASK9 __AT (0x400180A4);



// ----------------------  Field Item: pte_bus_REG_P3_TASK9_peri3_task9  --------------------------
// SVD Line: 17015

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK9_peri3_task9
//    <name> peri3_task9 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180A4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK9 ) </loc>
//      <o.0..0> peri3_task9
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK9  ------------------------------
// SVD Line: 17006

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK9
//    <name> REG_P3_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK9 = (pte_bus_REG_P3_TASK9 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK9_peri3_task9 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK10  --------------------------
// SVD Line: 17023

unsigned int pte_bus_REG_P3_TASK10 __AT (0x400180A8);



// ---------------------  Field Item: pte_bus_REG_P3_TASK10_peri3_task10  -------------------------
// SVD Line: 17032

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK10_peri3_task10
//    <name> peri3_task10 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK10 ) </loc>
//      <o.0..0> peri3_task10
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK10  -----------------------------
// SVD Line: 17023

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK10
//    <name> REG_P3_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK10 = (pte_bus_REG_P3_TASK10 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK10_peri3_task10 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK11  --------------------------
// SVD Line: 17040

unsigned int pte_bus_REG_P3_TASK11 __AT (0x400180AC);



// ---------------------  Field Item: pte_bus_REG_P3_TASK11_peri3_task11  -------------------------
// SVD Line: 17049

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK11_peri3_task11
//    <name> peri3_task11 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180AC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK11 ) </loc>
//      <o.0..0> peri3_task11
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK11  -----------------------------
// SVD Line: 17040

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK11
//    <name> REG_P3_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180AC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK11 = (pte_bus_REG_P3_TASK11 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK11_peri3_task11 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK12  --------------------------
// SVD Line: 17057

unsigned int pte_bus_REG_P3_TASK12 __AT (0x400180B0);



// ---------------------  Field Item: pte_bus_REG_P3_TASK12_peri3_task12  -------------------------
// SVD Line: 17066

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK12_peri3_task12
//    <name> peri3_task12 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180B0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK12 ) </loc>
//      <o.0..0> peri3_task12
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK12  -----------------------------
// SVD Line: 17057

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK12
//    <name> REG_P3_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK12 = (pte_bus_REG_P3_TASK12 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK12_peri3_task12 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK13  --------------------------
// SVD Line: 17074

unsigned int pte_bus_REG_P3_TASK13 __AT (0x400180B4);



// ---------------------  Field Item: pte_bus_REG_P3_TASK13_peri3_task13  -------------------------
// SVD Line: 17083

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK13_peri3_task13
//    <name> peri3_task13 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180B4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK13 ) </loc>
//      <o.0..0> peri3_task13
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK13  -----------------------------
// SVD Line: 17074

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK13
//    <name> REG_P3_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180B4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK13 = (pte_bus_REG_P3_TASK13 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK13_peri3_task13 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK14  --------------------------
// SVD Line: 17091

unsigned int pte_bus_REG_P3_TASK14 __AT (0x400180B8);



// ---------------------  Field Item: pte_bus_REG_P3_TASK14_peri3_task14  -------------------------
// SVD Line: 17100

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK14_peri3_task14
//    <name> peri3_task14 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180B8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK14 ) </loc>
//      <o.0..0> peri3_task14
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK14  -----------------------------
// SVD Line: 17091

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK14
//    <name> REG_P3_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180B8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK14 = (pte_bus_REG_P3_TASK14 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK14_peri3_task14 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK15  --------------------------
// SVD Line: 17108

unsigned int pte_bus_REG_P3_TASK15 __AT (0x400180BC);



// ---------------------  Field Item: pte_bus_REG_P3_TASK15_peri3_task15  -------------------------
// SVD Line: 17117

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK15_peri3_task15
//    <name> peri3_task15 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180BC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK15 ) </loc>
//      <o.0..0> peri3_task15
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK15  -----------------------------
// SVD Line: 17108

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK15
//    <name> REG_P3_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180BC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK15 = (pte_bus_REG_P3_TASK15 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK15_peri3_task15 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK16  --------------------------
// SVD Line: 17125

unsigned int pte_bus_REG_P3_TASK16 __AT (0x400180C0);



// ---------------------  Field Item: pte_bus_REG_P3_TASK16_peri3_task16  -------------------------
// SVD Line: 17134

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK16_peri3_task16
//    <name> peri3_task16 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK16 ) </loc>
//      <o.0..0> peri3_task16
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK16  -----------------------------
// SVD Line: 17125

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK16
//    <name> REG_P3_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK16 = (pte_bus_REG_P3_TASK16 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK16_peri3_task16 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK17  --------------------------
// SVD Line: 17142

unsigned int pte_bus_REG_P3_TASK17 __AT (0x400180C4);



// ---------------------  Field Item: pte_bus_REG_P3_TASK17_peri3_task17  -------------------------
// SVD Line: 17151

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK17_peri3_task17
//    <name> peri3_task17 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180C4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK17 ) </loc>
//      <o.0..0> peri3_task17
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK17  -----------------------------
// SVD Line: 17142

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK17
//    <name> REG_P3_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK17 = (pte_bus_REG_P3_TASK17 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK17_peri3_task17 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK18  --------------------------
// SVD Line: 17159

unsigned int pte_bus_REG_P3_TASK18 __AT (0x400180C8);



// ---------------------  Field Item: pte_bus_REG_P3_TASK18_peri3_task18  -------------------------
// SVD Line: 17168

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK18_peri3_task18
//    <name> peri3_task18 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK18 ) </loc>
//      <o.0..0> peri3_task18
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK18  -----------------------------
// SVD Line: 17159

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK18
//    <name> REG_P3_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK18 = (pte_bus_REG_P3_TASK18 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK18_peri3_task18 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK19  --------------------------
// SVD Line: 17176

unsigned int pte_bus_REG_P3_TASK19 __AT (0x400180CC);



// ---------------------  Field Item: pte_bus_REG_P3_TASK19_peri3_task19  -------------------------
// SVD Line: 17185

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK19_peri3_task19
//    <name> peri3_task19 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180CC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK19 ) </loc>
//      <o.0..0> peri3_task19
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK19  -----------------------------
// SVD Line: 17176

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK19
//    <name> REG_P3_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK19 = (pte_bus_REG_P3_TASK19 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK19_peri3_task19 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK20  --------------------------
// SVD Line: 17193

unsigned int pte_bus_REG_P3_TASK20 __AT (0x400180D0);



// ---------------------  Field Item: pte_bus_REG_P3_TASK20_peri3_task20  -------------------------
// SVD Line: 17202

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK20_peri3_task20
//    <name> peri3_task20 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180D0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK20 ) </loc>
//      <o.0..0> peri3_task20
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK20  -----------------------------
// SVD Line: 17193

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK20
//    <name> REG_P3_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180D0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK20 = (pte_bus_REG_P3_TASK20 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK20_peri3_task20 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK21  --------------------------
// SVD Line: 17210

unsigned int pte_bus_REG_P3_TASK21 __AT (0x400180D4);



// ---------------------  Field Item: pte_bus_REG_P3_TASK21_peri3_task21  -------------------------
// SVD Line: 17219

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK21_peri3_task21
//    <name> peri3_task21 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180D4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK21 ) </loc>
//      <o.0..0> peri3_task21
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK21  -----------------------------
// SVD Line: 17210

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK21
//    <name> REG_P3_TASK21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180D4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK21 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK21 = (pte_bus_REG_P3_TASK21 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK21_peri3_task21 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK22  --------------------------
// SVD Line: 17227

unsigned int pte_bus_REG_P3_TASK22 __AT (0x400180D8);



// ---------------------  Field Item: pte_bus_REG_P3_TASK22_peri3_task22  -------------------------
// SVD Line: 17236

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK22_peri3_task22
//    <name> peri3_task22 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180D8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK22 ) </loc>
//      <o.0..0> peri3_task22
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK22  -----------------------------
// SVD Line: 17227

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK22
//    <name> REG_P3_TASK22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180D8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK22 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK22 = (pte_bus_REG_P3_TASK22 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK22_peri3_task22 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P3_TASK23  --------------------------
// SVD Line: 17244

unsigned int pte_bus_REG_P3_TASK23 __AT (0x400180DC);



// ---------------------  Field Item: pte_bus_REG_P3_TASK23_peri3_task23  -------------------------
// SVD Line: 17253

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK23_peri3_task23
//    <name> peri3_task23 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400180DC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_TASK23 ) </loc>
//      <o.0..0> peri3_task23
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_TASK23  -----------------------------
// SVD Line: 17244

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_TASK23
//    <name> REG_P3_TASK23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180DC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_TASK23 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_TASK23 = (pte_bus_REG_P3_TASK23 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_TASK23_peri3_task23 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK0  ------------------------
// SVD Line: 17261

unsigned int pte_bus_REG_P3_SUB_TASK0 __AT (0x400180E0);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK0_peri3_sub_task0_chidx  -------------------
// SVD Line: 17270

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK0_peri3_sub_task0_chidx
//    <name> peri3_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400180E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK0 = (pte_bus_REG_P3_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK0  ----------------------------
// SVD Line: 17261

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK0
//    <name> REG_P3_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180E0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK0 = (pte_bus_REG_P3_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK0_peri3_sub_task0_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK1  ------------------------
// SVD Line: 17278

unsigned int pte_bus_REG_P3_SUB_TASK1 __AT (0x400180E4);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK1_peri3_sub_task1_chidx  -------------------
// SVD Line: 17287

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK1_peri3_sub_task1_chidx
//    <name> peri3_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400180E4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK1 = (pte_bus_REG_P3_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK1  ----------------------------
// SVD Line: 17278

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK1
//    <name> REG_P3_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180E4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK1 = (pte_bus_REG_P3_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK1_peri3_sub_task1_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK2  ------------------------
// SVD Line: 17295

unsigned int pte_bus_REG_P3_SUB_TASK2 __AT (0x400180E8);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK2_peri3_sub_task2_chidx  -------------------
// SVD Line: 17304

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK2_peri3_sub_task2_chidx
//    <name> peri3_sub_task2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400180E8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK2 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK2 = (pte_bus_REG_P3_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK2  ----------------------------
// SVD Line: 17295

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK2
//    <name> REG_P3_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180E8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK2 = (pte_bus_REG_P3_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK2_peri3_sub_task2_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK3  ------------------------
// SVD Line: 17312

unsigned int pte_bus_REG_P3_SUB_TASK3 __AT (0x400180EC);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK3_peri3_sub_task3_chidx  -------------------
// SVD Line: 17321

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK3_peri3_sub_task3_chidx
//    <name> peri3_sub_task3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400180EC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK3 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK3 = (pte_bus_REG_P3_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK3  ----------------------------
// SVD Line: 17312

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK3
//    <name> REG_P3_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180EC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK3 = (pte_bus_REG_P3_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK3_peri3_sub_task3_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK4  ------------------------
// SVD Line: 17329

unsigned int pte_bus_REG_P3_SUB_TASK4 __AT (0x400180F0);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK4_peri3_sub_task4_chidx  -------------------
// SVD Line: 17338

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK4_peri3_sub_task4_chidx
//    <name> peri3_sub_task4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400180F0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK4 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK4 = (pte_bus_REG_P3_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK4  ----------------------------
// SVD Line: 17329

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK4
//    <name> REG_P3_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK4 = (pte_bus_REG_P3_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK4_peri3_sub_task4_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK5  ------------------------
// SVD Line: 17346

unsigned int pte_bus_REG_P3_SUB_TASK5 __AT (0x400180F4);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK5_peri3_sub_task5_chidx  -------------------
// SVD Line: 17355

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK5_peri3_sub_task5_chidx
//    <name> peri3_sub_task5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400180F4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK5 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK5 = (pte_bus_REG_P3_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK5  ----------------------------
// SVD Line: 17346

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK5
//    <name> REG_P3_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK5 = (pte_bus_REG_P3_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK5_peri3_sub_task5_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK6  ------------------------
// SVD Line: 17363

unsigned int pte_bus_REG_P3_SUB_TASK6 __AT (0x400180F8);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK6_peri3_sub_task6_chidx  -------------------
// SVD Line: 17372

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK6_peri3_sub_task6_chidx
//    <name> peri3_sub_task6_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400180F8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK6 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK6 = (pte_bus_REG_P3_SUB_TASK6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK6  ----------------------------
// SVD Line: 17363

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK6
//    <name> REG_P3_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180F8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK6 = (pte_bus_REG_P3_SUB_TASK6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK6_peri3_sub_task6_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK7  ------------------------
// SVD Line: 17380

unsigned int pte_bus_REG_P3_SUB_TASK7 __AT (0x400180FC);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK7_peri3_sub_task7_chidx  -------------------
// SVD Line: 17389

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK7_peri3_sub_task7_chidx
//    <name> peri3_sub_task7_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400180FC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK7 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK7 = (pte_bus_REG_P3_SUB_TASK7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK7  ----------------------------
// SVD Line: 17380

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK7
//    <name> REG_P3_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400180FC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK7 = (pte_bus_REG_P3_SUB_TASK7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK7_peri3_sub_task7_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK8  ------------------------
// SVD Line: 17397

unsigned int pte_bus_REG_P3_SUB_TASK8 __AT (0x40018100);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK8_peri3_sub_task8_chidx  -------------------
// SVD Line: 17406

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK8_peri3_sub_task8_chidx
//    <name> peri3_sub_task8_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK8 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK8 = (pte_bus_REG_P3_SUB_TASK8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK8  ----------------------------
// SVD Line: 17397

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK8
//    <name> REG_P3_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018100) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK8 = (pte_bus_REG_P3_SUB_TASK8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK8_peri3_sub_task8_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK9  ------------------------
// SVD Line: 17414

unsigned int pte_bus_REG_P3_SUB_TASK9 __AT (0x40018104);



// ---------------  Field Item: pte_bus_REG_P3_SUB_TASK9_peri3_sub_task9_chidx  -------------------
// SVD Line: 17423

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK9_peri3_sub_task9_chidx
//    <name> peri3_sub_task9_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK9 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK9 = (pte_bus_REG_P3_SUB_TASK9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK9  ----------------------------
// SVD Line: 17414

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK9
//    <name> REG_P3_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018104) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK9 = (pte_bus_REG_P3_SUB_TASK9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK9_peri3_sub_task9_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK10  ------------------------
// SVD Line: 17431

unsigned int pte_bus_REG_P3_SUB_TASK10 __AT (0x40018108);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK10_peri3_sub_task10_chidx  ------------------
// SVD Line: 17440

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK10_peri3_sub_task10_chidx
//    <name> peri3_sub_task10_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK10 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK10 = (pte_bus_REG_P3_SUB_TASK10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK10  ---------------------------
// SVD Line: 17431

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK10
//    <name> REG_P3_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018108) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK10 = (pte_bus_REG_P3_SUB_TASK10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK10_peri3_sub_task10_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK11  ------------------------
// SVD Line: 17448

unsigned int pte_bus_REG_P3_SUB_TASK11 __AT (0x4001810C);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK11_peri3_sub_task11_chidx  ------------------
// SVD Line: 17457

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK11_peri3_sub_task11_chidx
//    <name> peri3_sub_task11_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001810C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK11 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK11 = (pte_bus_REG_P3_SUB_TASK11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK11  ---------------------------
// SVD Line: 17448

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK11
//    <name> REG_P3_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001810C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK11 = (pte_bus_REG_P3_SUB_TASK11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK11_peri3_sub_task11_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK12  ------------------------
// SVD Line: 17465

unsigned int pte_bus_REG_P3_SUB_TASK12 __AT (0x40018110);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK12_peri3_sub_task12_chidx  ------------------
// SVD Line: 17474

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK12_peri3_sub_task12_chidx
//    <name> peri3_sub_task12_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018110) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK12 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK12 = (pte_bus_REG_P3_SUB_TASK12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK12  ---------------------------
// SVD Line: 17465

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK12
//    <name> REG_P3_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018110) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK12 = (pte_bus_REG_P3_SUB_TASK12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK12_peri3_sub_task12_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK13  ------------------------
// SVD Line: 17482

unsigned int pte_bus_REG_P3_SUB_TASK13 __AT (0x40018114);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK13_peri3_sub_task13_chidx  ------------------
// SVD Line: 17491

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK13_peri3_sub_task13_chidx
//    <name> peri3_sub_task13_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018114) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK13 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK13 = (pte_bus_REG_P3_SUB_TASK13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK13  ---------------------------
// SVD Line: 17482

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK13
//    <name> REG_P3_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018114) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK13 = (pte_bus_REG_P3_SUB_TASK13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK13_peri3_sub_task13_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK14  ------------------------
// SVD Line: 17499

unsigned int pte_bus_REG_P3_SUB_TASK14 __AT (0x40018118);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK14_peri3_sub_task14_chidx  ------------------
// SVD Line: 17508

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK14_peri3_sub_task14_chidx
//    <name> peri3_sub_task14_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018118) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK14 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK14 = (pte_bus_REG_P3_SUB_TASK14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK14  ---------------------------
// SVD Line: 17499

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK14
//    <name> REG_P3_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018118) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK14 = (pte_bus_REG_P3_SUB_TASK14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK14_peri3_sub_task14_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK15  ------------------------
// SVD Line: 17516

unsigned int pte_bus_REG_P3_SUB_TASK15 __AT (0x4001811C);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK15_peri3_sub_task15_chidx  ------------------
// SVD Line: 17525

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK15_peri3_sub_task15_chidx
//    <name> peri3_sub_task15_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001811C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK15 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK15 = (pte_bus_REG_P3_SUB_TASK15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK15  ---------------------------
// SVD Line: 17516

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK15
//    <name> REG_P3_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001811C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK15 = (pte_bus_REG_P3_SUB_TASK15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK15_peri3_sub_task15_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK16  ------------------------
// SVD Line: 17533

unsigned int pte_bus_REG_P3_SUB_TASK16 __AT (0x40018120);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK16_peri3_sub_task16_chidx  ------------------
// SVD Line: 17542

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK16_peri3_sub_task16_chidx
//    <name> peri3_sub_task16_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018120) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK16 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK16 = (pte_bus_REG_P3_SUB_TASK16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK16  ---------------------------
// SVD Line: 17533

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK16
//    <name> REG_P3_SUB_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018120) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK16 = (pte_bus_REG_P3_SUB_TASK16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK16_peri3_sub_task16_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK17  ------------------------
// SVD Line: 17550

unsigned int pte_bus_REG_P3_SUB_TASK17 __AT (0x40018124);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK17_peri3_sub_task17_chidx  ------------------
// SVD Line: 17559

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK17_peri3_sub_task17_chidx
//    <name> peri3_sub_task17_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018124) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK17 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK17 = (pte_bus_REG_P3_SUB_TASK17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK17  ---------------------------
// SVD Line: 17550

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK17
//    <name> REG_P3_SUB_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018124) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK17 = (pte_bus_REG_P3_SUB_TASK17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK17_peri3_sub_task17_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK18  ------------------------
// SVD Line: 17567

unsigned int pte_bus_REG_P3_SUB_TASK18 __AT (0x40018128);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK18_peri3_sub_task18_chidx  ------------------
// SVD Line: 17576

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK18_peri3_sub_task18_chidx
//    <name> peri3_sub_task18_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018128) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK18 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK18 = (pte_bus_REG_P3_SUB_TASK18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK18  ---------------------------
// SVD Line: 17567

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK18
//    <name> REG_P3_SUB_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018128) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK18 = (pte_bus_REG_P3_SUB_TASK18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK18_peri3_sub_task18_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK19  ------------------------
// SVD Line: 17584

unsigned int pte_bus_REG_P3_SUB_TASK19 __AT (0x4001812C);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK19_peri3_sub_task19_chidx  ------------------
// SVD Line: 17593

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK19_peri3_sub_task19_chidx
//    <name> peri3_sub_task19_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001812C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK19 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK19 = (pte_bus_REG_P3_SUB_TASK19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK19  ---------------------------
// SVD Line: 17584

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK19
//    <name> REG_P3_SUB_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001812C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK19 = (pte_bus_REG_P3_SUB_TASK19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK19_peri3_sub_task19_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK20  ------------------------
// SVD Line: 17601

unsigned int pte_bus_REG_P3_SUB_TASK20 __AT (0x40018130);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK20_peri3_sub_task20_chidx  ------------------
// SVD Line: 17610

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK20_peri3_sub_task20_chidx
//    <name> peri3_sub_task20_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018130) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK20 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK20 = (pte_bus_REG_P3_SUB_TASK20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK20  ---------------------------
// SVD Line: 17601

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK20
//    <name> REG_P3_SUB_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018130) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK20 = (pte_bus_REG_P3_SUB_TASK20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK20_peri3_sub_task20_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK21  ------------------------
// SVD Line: 17618

unsigned int pte_bus_REG_P3_SUB_TASK21 __AT (0x40018134);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK21_peri3_sub_task21_chidx  ------------------
// SVD Line: 17627

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK21_peri3_sub_task21_chidx
//    <name> peri3_sub_task21_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018134) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK21 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK21 = (pte_bus_REG_P3_SUB_TASK21 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK21  ---------------------------
// SVD Line: 17618

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK21
//    <name> REG_P3_SUB_TASK21 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018134) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK21 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK21 = (pte_bus_REG_P3_SUB_TASK21 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK21_peri3_sub_task21_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK22  ------------------------
// SVD Line: 17635

unsigned int pte_bus_REG_P3_SUB_TASK22 __AT (0x40018138);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK22_peri3_sub_task22_chidx  ------------------
// SVD Line: 17644

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK22_peri3_sub_task22_chidx
//    <name> peri3_sub_task22_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018138) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK22 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK22 = (pte_bus_REG_P3_SUB_TASK22 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK22  ---------------------------
// SVD Line: 17635

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK22
//    <name> REG_P3_SUB_TASK22 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018138) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK22 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK22 = (pte_bus_REG_P3_SUB_TASK22 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK22_peri3_sub_task22_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_SUB_TASK23  ------------------------
// SVD Line: 17652

unsigned int pte_bus_REG_P3_SUB_TASK23 __AT (0x4001813C);



// --------------  Field Item: pte_bus_REG_P3_SUB_TASK23_peri3_sub_task23_chidx  ------------------
// SVD Line: 17661

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK23_peri3_sub_task23_chidx
//    <name> peri3_sub_task23_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001813C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_SUB_TASK23 >> 0) & 0xFF), ((pte_bus_REG_P3_SUB_TASK23 = (pte_bus_REG_P3_SUB_TASK23 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_SUB_TASK23  ---------------------------
// SVD Line: 17652

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK23
//    <name> REG_P3_SUB_TASK23 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001813C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_SUB_TASK23 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_SUB_TASK23 = (pte_bus_REG_P3_SUB_TASK23 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_SUB_TASK23_peri3_sub_task23_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P3_EVENT  --------------------------
// SVD Line: 17669

unsigned int pte_bus_REG_P3_EVENT __AT (0x40018140);



// ----------------------  Field Item: pte_bus_REG_P3_EVENT_peri3_event0  -------------------------
// SVD Line: 17678

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event0
//    <name> peri3_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018140) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_EVENT ) </loc>
//      <o.0..0> peri3_event0
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P3_EVENT_peri3_event1  -------------------------
// SVD Line: 17684

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event1
//    <name> peri3_event1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40018140) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_EVENT ) </loc>
//      <o.1..1> peri3_event1
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P3_EVENT_peri3_event2  -------------------------
// SVD Line: 17690

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event2
//    <name> peri3_event2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40018140) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_EVENT ) </loc>
//      <o.2..2> peri3_event2
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P3_EVENT_peri3_event3  -------------------------
// SVD Line: 17696

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event3
//    <name> peri3_event3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40018140) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_EVENT ) </loc>
//      <o.3..3> peri3_event3
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P3_EVENT_peri3_event4  -------------------------
// SVD Line: 17702

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event4
//    <name> peri3_event4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40018140) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_EVENT ) </loc>
//      <o.4..4> peri3_event4
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P3_EVENT_peri3_event5  -------------------------
// SVD Line: 17708

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event5
//    <name> peri3_event5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40018140) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_EVENT ) </loc>
//      <o.5..5> peri3_event5
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P3_EVENT_peri3_event6  -------------------------
// SVD Line: 17714

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event6
//    <name> peri3_event6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40018140) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_EVENT ) </loc>
//      <o.6..6> peri3_event6
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P3_EVENT_peri3_event7  -------------------------
// SVD Line: 17720

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event7
//    <name> peri3_event7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40018140) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P3_EVENT ) </loc>
//      <o.7..7> peri3_event7
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P3_EVENT  ------------------------------
// SVD Line: 17669

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_EVENT
//    <name> REG_P3_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018140) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_EVENT = (pte_bus_REG_P3_EVENT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event0 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event1 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event2 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event3 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event4 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event5 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event6 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_EVENT_peri3_event7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT0  ------------------------
// SVD Line: 17728

unsigned int pte_bus_REG_P3_PUB_EVENT0 __AT (0x40018144);



// --------------  Field Item: pte_bus_REG_P3_PUB_EVENT0_peri3_pub_event0_chidx  ------------------
// SVD Line: 17737

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT0_peri3_pub_event0_chidx
//    <name> peri3_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018144) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P3_PUB_EVENT0 = (pte_bus_REG_P3_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT0  ---------------------------
// SVD Line: 17728

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT0
//    <name> REG_P3_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018144) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT0 = (pte_bus_REG_P3_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT0_peri3_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT1  ------------------------
// SVD Line: 17745

unsigned int pte_bus_REG_P3_PUB_EVENT1 __AT (0x40018148);



// --------------  Field Item: pte_bus_REG_P3_PUB_EVENT1_peri3_pub_event1_chidx  ------------------
// SVD Line: 17754

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT1_peri3_pub_event1_chidx
//    <name> peri3_pub_event1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018148) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_PUB_EVENT1 >> 0) & 0xFF), ((pte_bus_REG_P3_PUB_EVENT1 = (pte_bus_REG_P3_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT1  ---------------------------
// SVD Line: 17745

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT1
//    <name> REG_P3_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018148) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT1 = (pte_bus_REG_P3_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT1_peri3_pub_event1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT2  ------------------------
// SVD Line: 17762

unsigned int pte_bus_REG_P3_PUB_EVENT2 __AT (0x4001814C);



// --------------  Field Item: pte_bus_REG_P3_PUB_EVENT2_peri3_pub_event2_chidx  ------------------
// SVD Line: 17771

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT2_peri3_pub_event2_chidx
//    <name> peri3_pub_event2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001814C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_PUB_EVENT2 >> 0) & 0xFF), ((pte_bus_REG_P3_PUB_EVENT2 = (pte_bus_REG_P3_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT2  ---------------------------
// SVD Line: 17762

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT2
//    <name> REG_P3_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001814C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT2 = (pte_bus_REG_P3_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT2_peri3_pub_event2_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT3  ------------------------
// SVD Line: 17779

unsigned int pte_bus_REG_P3_PUB_EVENT3 __AT (0x40018150);



// --------------  Field Item: pte_bus_REG_P3_PUB_EVENT3_peri3_pub_event3_chidx  ------------------
// SVD Line: 17788

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT3_peri3_pub_event3_chidx
//    <name> peri3_pub_event3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018150) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_PUB_EVENT3 >> 0) & 0xFF), ((pte_bus_REG_P3_PUB_EVENT3 = (pte_bus_REG_P3_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT3  ---------------------------
// SVD Line: 17779

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT3
//    <name> REG_P3_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018150) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT3 = (pte_bus_REG_P3_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT3_peri3_pub_event3_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT4  ------------------------
// SVD Line: 17796

unsigned int pte_bus_REG_P3_PUB_EVENT4 __AT (0x40018154);



// --------------  Field Item: pte_bus_REG_P3_PUB_EVENT4_peri3_pub_event4_chidx  ------------------
// SVD Line: 17805

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT4_peri3_pub_event4_chidx
//    <name> peri3_pub_event4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018154) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_PUB_EVENT4 >> 0) & 0xFF), ((pte_bus_REG_P3_PUB_EVENT4 = (pte_bus_REG_P3_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT4  ---------------------------
// SVD Line: 17796

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT4
//    <name> REG_P3_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018154) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT4 = (pte_bus_REG_P3_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT4_peri3_pub_event4_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT5  ------------------------
// SVD Line: 17813

unsigned int pte_bus_REG_P3_PUB_EVENT5 __AT (0x40018158);



// --------------  Field Item: pte_bus_REG_P3_PUB_EVENT5_peri3_pub_event5_chidx  ------------------
// SVD Line: 17822

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT5_peri3_pub_event5_chidx
//    <name> peri3_pub_event5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018158) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_PUB_EVENT5 >> 0) & 0xFF), ((pte_bus_REG_P3_PUB_EVENT5 = (pte_bus_REG_P3_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT5  ---------------------------
// SVD Line: 17813

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT5
//    <name> REG_P3_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018158) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT5 = (pte_bus_REG_P3_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT5_peri3_pub_event5_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT6  ------------------------
// SVD Line: 17830

unsigned int pte_bus_REG_P3_PUB_EVENT6 __AT (0x4001815C);



// --------------  Field Item: pte_bus_REG_P3_PUB_EVENT6_peri3_pub_event6_chidx  ------------------
// SVD Line: 17839

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT6_peri3_pub_event6_chidx
//    <name> peri3_pub_event6_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001815C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_PUB_EVENT6 >> 0) & 0xFF), ((pte_bus_REG_P3_PUB_EVENT6 = (pte_bus_REG_P3_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT6  ---------------------------
// SVD Line: 17830

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT6
//    <name> REG_P3_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001815C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT6 = (pte_bus_REG_P3_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT6_peri3_pub_event6_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P3_PUB_EVENT7  ------------------------
// SVD Line: 17847

unsigned int pte_bus_REG_P3_PUB_EVENT7 __AT (0x40018160);



// --------------  Field Item: pte_bus_REG_P3_PUB_EVENT7_peri3_pub_event7_chidx  ------------------
// SVD Line: 17856

//  <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT7_peri3_pub_event7_chidx
//    <name> peri3_pub_event7_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018160) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P3_PUB_EVENT7 >> 0) & 0xFF), ((pte_bus_REG_P3_PUB_EVENT7 = (pte_bus_REG_P3_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P3_PUB_EVENT7  ---------------------------
// SVD Line: 17847

//  <rtree> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT7
//    <name> REG_P3_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018160) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P3_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P3_PUB_EVENT7 = (pte_bus_REG_P3_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P3_PUB_EVENT7_peri3_pub_event7_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK0  --------------------------
// SVD Line: 17864

unsigned int pte_bus_REG_P4_TASK0 __AT (0x40018170);



// ----------------------  Field Item: pte_bus_REG_P4_TASK0_peri4_task0  --------------------------
// SVD Line: 17873

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK0_peri4_task0
//    <name> peri4_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018170) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK0 ) </loc>
//      <o.0..0> peri4_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK0  ------------------------------
// SVD Line: 17864

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK0
//    <name> REG_P4_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018170) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK0 = (pte_bus_REG_P4_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK0_peri4_task0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK1  --------------------------
// SVD Line: 17881

unsigned int pte_bus_REG_P4_TASK1 __AT (0x40018174);



// ----------------------  Field Item: pte_bus_REG_P4_TASK1_peri4_task1  --------------------------
// SVD Line: 17890

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK1_peri4_task1
//    <name> peri4_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018174) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK1 ) </loc>
//      <o.0..0> peri4_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK1  ------------------------------
// SVD Line: 17881

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK1
//    <name> REG_P4_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018174) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK1 = (pte_bus_REG_P4_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK1_peri4_task1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK2  --------------------------
// SVD Line: 17898

unsigned int pte_bus_REG_P4_TASK2 __AT (0x40018178);



// ----------------------  Field Item: pte_bus_REG_P4_TASK2_peri4_task2  --------------------------
// SVD Line: 17907

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK2_peri4_task2
//    <name> peri4_task2 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018178) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK2 ) </loc>
//      <o.0..0> peri4_task2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK2  ------------------------------
// SVD Line: 17898

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK2
//    <name> REG_P4_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018178) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK2 = (pte_bus_REG_P4_TASK2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK2_peri4_task2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK3  --------------------------
// SVD Line: 17915

unsigned int pte_bus_REG_P4_TASK3 __AT (0x4001817C);



// ----------------------  Field Item: pte_bus_REG_P4_TASK3_peri4_task3  --------------------------
// SVD Line: 17924

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK3_peri4_task3
//    <name> peri4_task3 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001817C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK3 ) </loc>
//      <o.0..0> peri4_task3
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK3  ------------------------------
// SVD Line: 17915

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK3
//    <name> REG_P4_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001817C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK3 = (pte_bus_REG_P4_TASK3 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK3_peri4_task3 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK4  --------------------------
// SVD Line: 17932

unsigned int pte_bus_REG_P4_TASK4 __AT (0x40018180);



// ----------------------  Field Item: pte_bus_REG_P4_TASK4_peri4_task4  --------------------------
// SVD Line: 17941

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK4_peri4_task4
//    <name> peri4_task4 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018180) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK4 ) </loc>
//      <o.0..0> peri4_task4
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK4  ------------------------------
// SVD Line: 17932

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK4
//    <name> REG_P4_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018180) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK4 = (pte_bus_REG_P4_TASK4 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK4_peri4_task4 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK5  --------------------------
// SVD Line: 17949

unsigned int pte_bus_REG_P4_TASK5 __AT (0x40018184);



// ----------------------  Field Item: pte_bus_REG_P4_TASK5_peri4_task5  --------------------------
// SVD Line: 17958

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK5_peri4_task5
//    <name> peri4_task5 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018184) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK5 ) </loc>
//      <o.0..0> peri4_task5
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK5  ------------------------------
// SVD Line: 17949

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK5
//    <name> REG_P4_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018184) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK5 = (pte_bus_REG_P4_TASK5 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK5_peri4_task5 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK6  --------------------------
// SVD Line: 17966

unsigned int pte_bus_REG_P4_TASK6 __AT (0x40018188);



// ----------------------  Field Item: pte_bus_REG_P4_TASK6_peri4_task6  --------------------------
// SVD Line: 17975

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK6_peri4_task6
//    <name> peri4_task6 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018188) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK6 ) </loc>
//      <o.0..0> peri4_task6
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK6  ------------------------------
// SVD Line: 17966

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK6
//    <name> REG_P4_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018188) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK6 = (pte_bus_REG_P4_TASK6 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK6_peri4_task6 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK7  --------------------------
// SVD Line: 17983

unsigned int pte_bus_REG_P4_TASK7 __AT (0x4001818C);



// ----------------------  Field Item: pte_bus_REG_P4_TASK7_peri4_task7  --------------------------
// SVD Line: 17992

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK7_peri4_task7
//    <name> peri4_task7 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001818C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK7 ) </loc>
//      <o.0..0> peri4_task7
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK7  ------------------------------
// SVD Line: 17983

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK7
//    <name> REG_P4_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001818C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK7 = (pte_bus_REG_P4_TASK7 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK7_peri4_task7 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK8  --------------------------
// SVD Line: 18000

unsigned int pte_bus_REG_P4_TASK8 __AT (0x40018190);



// ----------------------  Field Item: pte_bus_REG_P4_TASK8_peri4_task8  --------------------------
// SVD Line: 18009

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK8_peri4_task8
//    <name> peri4_task8 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018190) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK8 ) </loc>
//      <o.0..0> peri4_task8
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK8  ------------------------------
// SVD Line: 18000

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK8
//    <name> REG_P4_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018190) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK8 = (pte_bus_REG_P4_TASK8 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK8_peri4_task8 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_TASK9  --------------------------
// SVD Line: 18017

unsigned int pte_bus_REG_P4_TASK9 __AT (0x40018194);



// ----------------------  Field Item: pte_bus_REG_P4_TASK9_peri4_task9  --------------------------
// SVD Line: 18026

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK9_peri4_task9
//    <name> peri4_task9 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018194) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK9 ) </loc>
//      <o.0..0> peri4_task9
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK9  ------------------------------
// SVD Line: 18017

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK9
//    <name> REG_P4_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018194) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK9 = (pte_bus_REG_P4_TASK9 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK9_peri4_task9 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK10  --------------------------
// SVD Line: 18034

unsigned int pte_bus_REG_P4_TASK10 __AT (0x40018198);



// ---------------------  Field Item: pte_bus_REG_P4_TASK10_peri4_task10  -------------------------
// SVD Line: 18043

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK10_peri4_task10
//    <name> peri4_task10 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018198) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK10 ) </loc>
//      <o.0..0> peri4_task10
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK10  -----------------------------
// SVD Line: 18034

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK10
//    <name> REG_P4_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018198) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK10 = (pte_bus_REG_P4_TASK10 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK10_peri4_task10 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK11  --------------------------
// SVD Line: 18051

unsigned int pte_bus_REG_P4_TASK11 __AT (0x4001819C);



// ---------------------  Field Item: pte_bus_REG_P4_TASK11_peri4_task11  -------------------------
// SVD Line: 18060

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK11_peri4_task11
//    <name> peri4_task11 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001819C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK11 ) </loc>
//      <o.0..0> peri4_task11
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK11  -----------------------------
// SVD Line: 18051

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK11
//    <name> REG_P4_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001819C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK11 = (pte_bus_REG_P4_TASK11 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK11_peri4_task11 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK12  --------------------------
// SVD Line: 18068

unsigned int pte_bus_REG_P4_TASK12 __AT (0x400181A0);



// ---------------------  Field Item: pte_bus_REG_P4_TASK12_peri4_task12  -------------------------
// SVD Line: 18077

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK12_peri4_task12
//    <name> peri4_task12 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400181A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK12 ) </loc>
//      <o.0..0> peri4_task12
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK12  -----------------------------
// SVD Line: 18068

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK12
//    <name> REG_P4_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK12 = (pte_bus_REG_P4_TASK12 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK12_peri4_task12 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK13  --------------------------
// SVD Line: 18085

unsigned int pte_bus_REG_P4_TASK13 __AT (0x400181A4);



// ---------------------  Field Item: pte_bus_REG_P4_TASK13_peri4_task13  -------------------------
// SVD Line: 18094

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK13_peri4_task13
//    <name> peri4_task13 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400181A4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK13 ) </loc>
//      <o.0..0> peri4_task13
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK13  -----------------------------
// SVD Line: 18085

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK13
//    <name> REG_P4_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK13 = (pte_bus_REG_P4_TASK13 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK13_peri4_task13 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK14  --------------------------
// SVD Line: 18102

unsigned int pte_bus_REG_P4_TASK14 __AT (0x400181A8);



// ---------------------  Field Item: pte_bus_REG_P4_TASK14_peri4_task14  -------------------------
// SVD Line: 18111

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK14_peri4_task14
//    <name> peri4_task14 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400181A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK14 ) </loc>
//      <o.0..0> peri4_task14
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK14  -----------------------------
// SVD Line: 18102

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK14
//    <name> REG_P4_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK14 = (pte_bus_REG_P4_TASK14 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK14_peri4_task14 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P4_TASK15  --------------------------
// SVD Line: 18119

unsigned int pte_bus_REG_P4_TASK15 __AT (0x400181AC);



// ---------------------  Field Item: pte_bus_REG_P4_TASK15_peri4_task15  -------------------------
// SVD Line: 18128

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK15_peri4_task15
//    <name> peri4_task15 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400181AC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_TASK15 ) </loc>
//      <o.0..0> peri4_task15
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_TASK15  -----------------------------
// SVD Line: 18119

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_TASK15
//    <name> REG_P4_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181AC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_TASK15 = (pte_bus_REG_P4_TASK15 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_TASK15_peri4_task15 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK0  ------------------------
// SVD Line: 18136

unsigned int pte_bus_REG_P4_SUB_TASK0 __AT (0x400181B0);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK0_peri4_sub_task0_chidx  -------------------
// SVD Line: 18145

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK0_peri4_sub_task0_chidx
//    <name> peri4_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK0 = (pte_bus_REG_P4_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK0  ----------------------------
// SVD Line: 18136

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK0
//    <name> REG_P4_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK0 = (pte_bus_REG_P4_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK0_peri4_sub_task0_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK1  ------------------------
// SVD Line: 18153

unsigned int pte_bus_REG_P4_SUB_TASK1 __AT (0x400181B4);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK1_peri4_sub_task1_chidx  -------------------
// SVD Line: 18162

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK1_peri4_sub_task1_chidx
//    <name> peri4_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181B4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK1 = (pte_bus_REG_P4_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK1  ----------------------------
// SVD Line: 18153

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK1
//    <name> REG_P4_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181B4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK1 = (pte_bus_REG_P4_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK1_peri4_sub_task1_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK2  ------------------------
// SVD Line: 18170

unsigned int pte_bus_REG_P4_SUB_TASK2 __AT (0x400181B8);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK2_peri4_sub_task2_chidx  -------------------
// SVD Line: 18179

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK2_peri4_sub_task2_chidx
//    <name> peri4_sub_task2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181B8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK2 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK2 = (pte_bus_REG_P4_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK2  ----------------------------
// SVD Line: 18170

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK2
//    <name> REG_P4_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181B8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK2 = (pte_bus_REG_P4_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK2_peri4_sub_task2_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK3  ------------------------
// SVD Line: 18187

unsigned int pte_bus_REG_P4_SUB_TASK3 __AT (0x400181BC);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK3_peri4_sub_task3_chidx  -------------------
// SVD Line: 18196

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK3_peri4_sub_task3_chidx
//    <name> peri4_sub_task3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181BC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK3 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK3 = (pte_bus_REG_P4_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK3  ----------------------------
// SVD Line: 18187

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK3
//    <name> REG_P4_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181BC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK3 = (pte_bus_REG_P4_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK3_peri4_sub_task3_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK4  ------------------------
// SVD Line: 18204

unsigned int pte_bus_REG_P4_SUB_TASK4 __AT (0x400181C0);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK4_peri4_sub_task4_chidx  -------------------
// SVD Line: 18213

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK4_peri4_sub_task4_chidx
//    <name> peri4_sub_task4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK4 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK4 = (pte_bus_REG_P4_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK4  ----------------------------
// SVD Line: 18204

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK4
//    <name> REG_P4_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK4 = (pte_bus_REG_P4_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK4_peri4_sub_task4_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK5  ------------------------
// SVD Line: 18221

unsigned int pte_bus_REG_P4_SUB_TASK5 __AT (0x400181C4);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK5_peri4_sub_task5_chidx  -------------------
// SVD Line: 18230

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK5_peri4_sub_task5_chidx
//    <name> peri4_sub_task5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK5 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK5 = (pte_bus_REG_P4_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK5  ----------------------------
// SVD Line: 18221

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK5
//    <name> REG_P4_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK5 = (pte_bus_REG_P4_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK5_peri4_sub_task5_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK6  ------------------------
// SVD Line: 18238

unsigned int pte_bus_REG_P4_SUB_TASK6 __AT (0x400181C8);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK6_peri4_sub_task6_chidx  -------------------
// SVD Line: 18247

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK6_peri4_sub_task6_chidx
//    <name> peri4_sub_task6_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181C8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK6 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK6 = (pte_bus_REG_P4_SUB_TASK6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK6  ----------------------------
// SVD Line: 18238

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK6
//    <name> REG_P4_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK6 = (pte_bus_REG_P4_SUB_TASK6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK6_peri4_sub_task6_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK7  ------------------------
// SVD Line: 18255

unsigned int pte_bus_REG_P4_SUB_TASK7 __AT (0x400181CC);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK7_peri4_sub_task7_chidx  -------------------
// SVD Line: 18264

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK7_peri4_sub_task7_chidx
//    <name> peri4_sub_task7_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181CC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK7 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK7 = (pte_bus_REG_P4_SUB_TASK7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK7  ----------------------------
// SVD Line: 18255

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK7
//    <name> REG_P4_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK7 = (pte_bus_REG_P4_SUB_TASK7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK7_peri4_sub_task7_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK8  ------------------------
// SVD Line: 18272

unsigned int pte_bus_REG_P4_SUB_TASK8 __AT (0x400181D0);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK8_peri4_sub_task8_chidx  -------------------
// SVD Line: 18281

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK8_peri4_sub_task8_chidx
//    <name> peri4_sub_task8_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK8 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK8 = (pte_bus_REG_P4_SUB_TASK8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK8  ----------------------------
// SVD Line: 18272

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK8
//    <name> REG_P4_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181D0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK8 = (pte_bus_REG_P4_SUB_TASK8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK8_peri4_sub_task8_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK9  ------------------------
// SVD Line: 18289

unsigned int pte_bus_REG_P4_SUB_TASK9 __AT (0x400181D4);



// ---------------  Field Item: pte_bus_REG_P4_SUB_TASK9_peri4_sub_task9_chidx  -------------------
// SVD Line: 18298

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK9_peri4_sub_task9_chidx
//    <name> peri4_sub_task9_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181D4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK9 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK9 = (pte_bus_REG_P4_SUB_TASK9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK9  ----------------------------
// SVD Line: 18289

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK9
//    <name> REG_P4_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181D4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK9 = (pte_bus_REG_P4_SUB_TASK9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK9_peri4_sub_task9_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK10  ------------------------
// SVD Line: 18306

unsigned int pte_bus_REG_P4_SUB_TASK10 __AT (0x400181D8);



// --------------  Field Item: pte_bus_REG_P4_SUB_TASK10_peri4_sub_task10_chidx  ------------------
// SVD Line: 18315

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK10_peri4_sub_task10_chidx
//    <name> peri4_sub_task10_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181D8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK10 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK10 = (pte_bus_REG_P4_SUB_TASK10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK10  ---------------------------
// SVD Line: 18306

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK10
//    <name> REG_P4_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181D8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK10 = (pte_bus_REG_P4_SUB_TASK10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK10_peri4_sub_task10_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK11  ------------------------
// SVD Line: 18323

unsigned int pte_bus_REG_P4_SUB_TASK11 __AT (0x400181DC);



// --------------  Field Item: pte_bus_REG_P4_SUB_TASK11_peri4_sub_task11_chidx  ------------------
// SVD Line: 18332

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK11_peri4_sub_task11_chidx
//    <name> peri4_sub_task11_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181DC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK11 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK11 = (pte_bus_REG_P4_SUB_TASK11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK11  ---------------------------
// SVD Line: 18323

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK11
//    <name> REG_P4_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181DC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK11 = (pte_bus_REG_P4_SUB_TASK11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK11_peri4_sub_task11_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK12  ------------------------
// SVD Line: 18340

unsigned int pte_bus_REG_P4_SUB_TASK12 __AT (0x400181E0);



// --------------  Field Item: pte_bus_REG_P4_SUB_TASK12_peri4_sub_task12_chidx  ------------------
// SVD Line: 18349

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK12_peri4_sub_task12_chidx
//    <name> peri4_sub_task12_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK12 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK12 = (pte_bus_REG_P4_SUB_TASK12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK12  ---------------------------
// SVD Line: 18340

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK12
//    <name> REG_P4_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181E0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK12 = (pte_bus_REG_P4_SUB_TASK12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK12_peri4_sub_task12_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK13  ------------------------
// SVD Line: 18357

unsigned int pte_bus_REG_P4_SUB_TASK13 __AT (0x400181E4);



// --------------  Field Item: pte_bus_REG_P4_SUB_TASK13_peri4_sub_task13_chidx  ------------------
// SVD Line: 18366

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK13_peri4_sub_task13_chidx
//    <name> peri4_sub_task13_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181E4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK13 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK13 = (pte_bus_REG_P4_SUB_TASK13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK13  ---------------------------
// SVD Line: 18357

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK13
//    <name> REG_P4_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181E4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK13 = (pte_bus_REG_P4_SUB_TASK13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK13_peri4_sub_task13_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK14  ------------------------
// SVD Line: 18374

unsigned int pte_bus_REG_P4_SUB_TASK14 __AT (0x400181E8);



// --------------  Field Item: pte_bus_REG_P4_SUB_TASK14_peri4_sub_task14_chidx  ------------------
// SVD Line: 18383

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK14_peri4_sub_task14_chidx
//    <name> peri4_sub_task14_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181E8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK14 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK14 = (pte_bus_REG_P4_SUB_TASK14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK14  ---------------------------
// SVD Line: 18374

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK14
//    <name> REG_P4_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181E8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK14 = (pte_bus_REG_P4_SUB_TASK14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK14_peri4_sub_task14_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_SUB_TASK15  ------------------------
// SVD Line: 18391

unsigned int pte_bus_REG_P4_SUB_TASK15 __AT (0x400181EC);



// --------------  Field Item: pte_bus_REG_P4_SUB_TASK15_peri4_sub_task15_chidx  ------------------
// SVD Line: 18400

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK15_peri4_sub_task15_chidx
//    <name> peri4_sub_task15_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181EC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_SUB_TASK15 >> 0) & 0xFF), ((pte_bus_REG_P4_SUB_TASK15 = (pte_bus_REG_P4_SUB_TASK15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_SUB_TASK15  ---------------------------
// SVD Line: 18391

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK15
//    <name> REG_P4_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181EC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_SUB_TASK15 = (pte_bus_REG_P4_SUB_TASK15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_SUB_TASK15_peri4_sub_task15_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P4_EVENT  --------------------------
// SVD Line: 18408

unsigned int pte_bus_REG_P4_EVENT __AT (0x400181F0);



// ----------------------  Field Item: pte_bus_REG_P4_EVENT_peri4_event0  -------------------------
// SVD Line: 18417

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event0
//    <name> peri4_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400181F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_EVENT ) </loc>
//      <o.0..0> peri4_event0
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P4_EVENT_peri4_event1  -------------------------
// SVD Line: 18423

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event1
//    <name> peri4_event1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400181F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_EVENT ) </loc>
//      <o.1..1> peri4_event1
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P4_EVENT_peri4_event2  -------------------------
// SVD Line: 18429

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event2
//    <name> peri4_event2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400181F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_EVENT ) </loc>
//      <o.2..2> peri4_event2
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P4_EVENT_peri4_event3  -------------------------
// SVD Line: 18435

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event3
//    <name> peri4_event3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400181F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_EVENT ) </loc>
//      <o.3..3> peri4_event3
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P4_EVENT_peri4_event4  -------------------------
// SVD Line: 18441

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event4
//    <name> peri4_event4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400181F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_EVENT ) </loc>
//      <o.4..4> peri4_event4
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P4_EVENT_peri4_event5  -------------------------
// SVD Line: 18447

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event5
//    <name> peri4_event5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400181F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_EVENT ) </loc>
//      <o.5..5> peri4_event5
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P4_EVENT_peri4_event6  -------------------------
// SVD Line: 18453

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event6
//    <name> peri4_event6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400181F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_EVENT ) </loc>
//      <o.6..6> peri4_event6
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P4_EVENT_peri4_event7  -------------------------
// SVD Line: 18459

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event7
//    <name> peri4_event7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400181F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P4_EVENT ) </loc>
//      <o.7..7> peri4_event7
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P4_EVENT  ------------------------------
// SVD Line: 18408

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_EVENT
//    <name> REG_P4_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_EVENT = (pte_bus_REG_P4_EVENT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event0 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event1 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event2 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event3 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event4 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event5 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event6 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_EVENT_peri4_event7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT0  ------------------------
// SVD Line: 18467

unsigned int pte_bus_REG_P4_PUB_EVENT0 __AT (0x400181F4);



// --------------  Field Item: pte_bus_REG_P4_PUB_EVENT0_peri4_pub_event0_chidx  ------------------
// SVD Line: 18476

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT0_peri4_pub_event0_chidx
//    <name> peri4_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181F4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P4_PUB_EVENT0 = (pte_bus_REG_P4_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT0  ---------------------------
// SVD Line: 18467

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT0
//    <name> REG_P4_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT0 = (pte_bus_REG_P4_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT0_peri4_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT1  ------------------------
// SVD Line: 18484

unsigned int pte_bus_REG_P4_PUB_EVENT1 __AT (0x400181F8);



// --------------  Field Item: pte_bus_REG_P4_PUB_EVENT1_peri4_pub_event1_chidx  ------------------
// SVD Line: 18493

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT1_peri4_pub_event1_chidx
//    <name> peri4_pub_event1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181F8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_PUB_EVENT1 >> 0) & 0xFF), ((pte_bus_REG_P4_PUB_EVENT1 = (pte_bus_REG_P4_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT1  ---------------------------
// SVD Line: 18484

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT1
//    <name> REG_P4_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181F8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT1 = (pte_bus_REG_P4_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT1_peri4_pub_event1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT2  ------------------------
// SVD Line: 18501

unsigned int pte_bus_REG_P4_PUB_EVENT2 __AT (0x400181FC);



// --------------  Field Item: pte_bus_REG_P4_PUB_EVENT2_peri4_pub_event2_chidx  ------------------
// SVD Line: 18510

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT2_peri4_pub_event2_chidx
//    <name> peri4_pub_event2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400181FC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_PUB_EVENT2 >> 0) & 0xFF), ((pte_bus_REG_P4_PUB_EVENT2 = (pte_bus_REG_P4_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT2  ---------------------------
// SVD Line: 18501

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT2
//    <name> REG_P4_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400181FC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT2 = (pte_bus_REG_P4_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT2_peri4_pub_event2_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT3  ------------------------
// SVD Line: 18518

unsigned int pte_bus_REG_P4_PUB_EVENT3 __AT (0x40018200);



// --------------  Field Item: pte_bus_REG_P4_PUB_EVENT3_peri4_pub_event3_chidx  ------------------
// SVD Line: 18527

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT3_peri4_pub_event3_chidx
//    <name> peri4_pub_event3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018200) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_PUB_EVENT3 >> 0) & 0xFF), ((pte_bus_REG_P4_PUB_EVENT3 = (pte_bus_REG_P4_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT3  ---------------------------
// SVD Line: 18518

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT3
//    <name> REG_P4_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018200) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT3 = (pte_bus_REG_P4_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT3_peri4_pub_event3_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT4  ------------------------
// SVD Line: 18535

unsigned int pte_bus_REG_P4_PUB_EVENT4 __AT (0x40018204);



// --------------  Field Item: pte_bus_REG_P4_PUB_EVENT4_peri4_pub_event4_chidx  ------------------
// SVD Line: 18544

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT4_peri4_pub_event4_chidx
//    <name> peri4_pub_event4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018204) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_PUB_EVENT4 >> 0) & 0xFF), ((pte_bus_REG_P4_PUB_EVENT4 = (pte_bus_REG_P4_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT4  ---------------------------
// SVD Line: 18535

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT4
//    <name> REG_P4_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018204) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT4 = (pte_bus_REG_P4_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT4_peri4_pub_event4_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT5  ------------------------
// SVD Line: 18552

unsigned int pte_bus_REG_P4_PUB_EVENT5 __AT (0x40018208);



// --------------  Field Item: pte_bus_REG_P4_PUB_EVENT5_peri4_pub_event5_chidx  ------------------
// SVD Line: 18561

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT5_peri4_pub_event5_chidx
//    <name> peri4_pub_event5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018208) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_PUB_EVENT5 >> 0) & 0xFF), ((pte_bus_REG_P4_PUB_EVENT5 = (pte_bus_REG_P4_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT5  ---------------------------
// SVD Line: 18552

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT5
//    <name> REG_P4_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018208) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT5 = (pte_bus_REG_P4_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT5_peri4_pub_event5_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT6  ------------------------
// SVD Line: 18569

unsigned int pte_bus_REG_P4_PUB_EVENT6 __AT (0x4001820C);



// --------------  Field Item: pte_bus_REG_P4_PUB_EVENT6_peri4_pub_event6_chidx  ------------------
// SVD Line: 18578

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT6_peri4_pub_event6_chidx
//    <name> peri4_pub_event6_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001820C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_PUB_EVENT6 >> 0) & 0xFF), ((pte_bus_REG_P4_PUB_EVENT6 = (pte_bus_REG_P4_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT6  ---------------------------
// SVD Line: 18569

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT6
//    <name> REG_P4_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001820C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT6 = (pte_bus_REG_P4_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT6_peri4_pub_event6_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P4_PUB_EVENT7  ------------------------
// SVD Line: 18586

unsigned int pte_bus_REG_P4_PUB_EVENT7 __AT (0x40018210);



// --------------  Field Item: pte_bus_REG_P4_PUB_EVENT7_peri4_pub_event7_chidx  ------------------
// SVD Line: 18595

//  <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT7_peri4_pub_event7_chidx
//    <name> peri4_pub_event7_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018210) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P4_PUB_EVENT7 >> 0) & 0xFF), ((pte_bus_REG_P4_PUB_EVENT7 = (pte_bus_REG_P4_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P4_PUB_EVENT7  ---------------------------
// SVD Line: 18586

//  <rtree> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT7
//    <name> REG_P4_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018210) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P4_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P4_PUB_EVENT7 = (pte_bus_REG_P4_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P4_PUB_EVENT7_peri4_pub_event7_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P5_TASK0  --------------------------
// SVD Line: 18603

unsigned int pte_bus_REG_P5_TASK0 __AT (0x40018220);



// ----------------------  Field Item: pte_bus_REG_P5_TASK0_peri5_task0  --------------------------
// SVD Line: 18612

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_TASK0_peri5_task0
//    <name> peri5_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018220) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P5_TASK0 ) </loc>
//      <o.0..0> peri5_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P5_TASK0  ------------------------------
// SVD Line: 18603

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_TASK0
//    <name> REG_P5_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018220) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_TASK0 = (pte_bus_REG_P5_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_TASK0_peri5_task0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P5_TASK1  --------------------------
// SVD Line: 18620

unsigned int pte_bus_REG_P5_TASK1 __AT (0x40018224);



// ----------------------  Field Item: pte_bus_REG_P5_TASK1_peri5_task1  --------------------------
// SVD Line: 18629

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_TASK1_peri5_task1
//    <name> peri5_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018224) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P5_TASK1 ) </loc>
//      <o.0..0> peri5_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P5_TASK1  ------------------------------
// SVD Line: 18620

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_TASK1
//    <name> REG_P5_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018224) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_TASK1 = (pte_bus_REG_P5_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_TASK1_peri5_task1 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P5_SUB_TASK0  ------------------------
// SVD Line: 18637

unsigned int pte_bus_REG_P5_SUB_TASK0 __AT (0x40018228);



// ---------------  Field Item: pte_bus_REG_P5_SUB_TASK0_peri5_sub_task0_chidx  -------------------
// SVD Line: 18646

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_SUB_TASK0_peri5_sub_task0_chidx
//    <name> peri5_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018228) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P5_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P5_SUB_TASK0 = (pte_bus_REG_P5_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P5_SUB_TASK0  ----------------------------
// SVD Line: 18637

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_SUB_TASK0
//    <name> REG_P5_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018228) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_SUB_TASK0 = (pte_bus_REG_P5_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_SUB_TASK0_peri5_sub_task0_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P5_SUB_TASK1  ------------------------
// SVD Line: 18654

unsigned int pte_bus_REG_P5_SUB_TASK1 __AT (0x4001822C);



// ---------------  Field Item: pte_bus_REG_P5_SUB_TASK1_peri5_sub_task1_chidx  -------------------
// SVD Line: 18663

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_SUB_TASK1_peri5_sub_task1_chidx
//    <name> peri5_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001822C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P5_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P5_SUB_TASK1 = (pte_bus_REG_P5_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P5_SUB_TASK1  ----------------------------
// SVD Line: 18654

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_SUB_TASK1
//    <name> REG_P5_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001822C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_SUB_TASK1 = (pte_bus_REG_P5_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_SUB_TASK1_peri5_sub_task1_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P5_EVENT  --------------------------
// SVD Line: 18671

unsigned int pte_bus_REG_P5_EVENT __AT (0x40018230);



// ----------------------  Field Item: pte_bus_REG_P5_EVENT_peri5_event0  -------------------------
// SVD Line: 18680

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_EVENT_peri5_event0
//    <name> peri5_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018230) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P5_EVENT ) </loc>
//      <o.0..0> peri5_event0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P5_EVENT  ------------------------------
// SVD Line: 18671

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_EVENT
//    <name> REG_P5_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018230) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_EVENT = (pte_bus_REG_P5_EVENT & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_EVENT_peri5_event0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P5_PUB_EVENT0  ------------------------
// SVD Line: 18688

unsigned int pte_bus_REG_P5_PUB_EVENT0 __AT (0x40018234);



// --------------  Field Item: pte_bus_REG_P5_PUB_EVENT0_peri5_pub_event0_chidx  ------------------
// SVD Line: 18697

//  <item> SFDITEM_FIELD__pte_bus_REG_P5_PUB_EVENT0_peri5_pub_event0_chidx
//    <name> peri5_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018234) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P5_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P5_PUB_EVENT0 = (pte_bus_REG_P5_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P5_PUB_EVENT0  ---------------------------
// SVD Line: 18688

//  <rtree> SFDITEM_REG__pte_bus_REG_P5_PUB_EVENT0
//    <name> REG_P5_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018234) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P5_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P5_PUB_EVENT0 = (pte_bus_REG_P5_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P5_PUB_EVENT0_peri5_pub_event0_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P6_TASK0  --------------------------
// SVD Line: 18705

unsigned int pte_bus_REG_P6_TASK0 __AT (0x40018240);



// ----------------------  Field Item: pte_bus_REG_P6_TASK0_peri6_task0  --------------------------
// SVD Line: 18714

//  <item> SFDITEM_FIELD__pte_bus_REG_P6_TASK0_peri6_task0
//    <name> peri6_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018240) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P6_TASK0 ) </loc>
//      <o.0..0> peri6_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P6_TASK0  ------------------------------
// SVD Line: 18705

//  <rtree> SFDITEM_REG__pte_bus_REG_P6_TASK0
//    <name> REG_P6_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018240) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P6_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_TASK0 = (pte_bus_REG_P6_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P6_TASK0_peri6_task0 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P6_SUB_TASK0  ------------------------
// SVD Line: 18722

unsigned int pte_bus_REG_P6_SUB_TASK0 __AT (0x40018244);



// ---------------  Field Item: pte_bus_REG_P6_SUB_TASK0_peri6_sub_task0_chidx  -------------------
// SVD Line: 18731

//  <item> SFDITEM_FIELD__pte_bus_REG_P6_SUB_TASK0_peri6_sub_task0_chidx
//    <name> peri6_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018244) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P6_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P6_SUB_TASK0 = (pte_bus_REG_P6_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P6_SUB_TASK0  ----------------------------
// SVD Line: 18722

//  <rtree> SFDITEM_REG__pte_bus_REG_P6_SUB_TASK0
//    <name> REG_P6_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018244) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P6_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_SUB_TASK0 = (pte_bus_REG_P6_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P6_SUB_TASK0_peri6_sub_task0_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P6_EVENT  --------------------------
// SVD Line: 18739

unsigned int pte_bus_REG_P6_EVENT __AT (0x40018248);



// ----------------------  Field Item: pte_bus_REG_P6_EVENT_peri6_event0  -------------------------
// SVD Line: 18748

//  <item> SFDITEM_FIELD__pte_bus_REG_P6_EVENT_peri6_event0
//    <name> peri6_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018248) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P6_EVENT ) </loc>
//      <o.0..0> peri6_event0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P6_EVENT  ------------------------------
// SVD Line: 18739

//  <rtree> SFDITEM_REG__pte_bus_REG_P6_EVENT
//    <name> REG_P6_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018248) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P6_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_EVENT = (pte_bus_REG_P6_EVENT & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P6_EVENT_peri6_event0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P6_PUB_EVENT0  ------------------------
// SVD Line: 18756

unsigned int pte_bus_REG_P6_PUB_EVENT0 __AT (0x4001824C);



// --------------  Field Item: pte_bus_REG_P6_PUB_EVENT0_peri6_pub_event0_chidx  ------------------
// SVD Line: 18765

//  <item> SFDITEM_FIELD__pte_bus_REG_P6_PUB_EVENT0_peri6_pub_event0_chidx
//    <name> peri6_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001824C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P6_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P6_PUB_EVENT0 = (pte_bus_REG_P6_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P6_PUB_EVENT0  ---------------------------
// SVD Line: 18756

//  <rtree> SFDITEM_REG__pte_bus_REG_P6_PUB_EVENT0
//    <name> REG_P6_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001824C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P6_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P6_PUB_EVENT0 = (pte_bus_REG_P6_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P6_PUB_EVENT0_peri6_pub_event0_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P7_TASK0  --------------------------
// SVD Line: 18773

unsigned int pte_bus_REG_P7_TASK0 __AT (0x40018250);



// ----------------------  Field Item: pte_bus_REG_P7_TASK0_peri7_task0  --------------------------
// SVD Line: 18782

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK0_peri7_task0
//    <name> peri7_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018250) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P7_TASK0 ) </loc>
//      <o.0..0> peri7_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P7_TASK0  ------------------------------
// SVD Line: 18773

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_TASK0
//    <name> REG_P7_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018250) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_TASK0 = (pte_bus_REG_P7_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK0_peri7_task0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P7_TASK1  --------------------------
// SVD Line: 18790

unsigned int pte_bus_REG_P7_TASK1 __AT (0x40018254);



// ----------------------  Field Item: pte_bus_REG_P7_TASK1_peri7_task1  --------------------------
// SVD Line: 18799

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK1_peri7_task1
//    <name> peri7_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018254) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P7_TASK1 ) </loc>
//      <o.0..0> peri7_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P7_TASK1  ------------------------------
// SVD Line: 18790

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_TASK1
//    <name> REG_P7_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018254) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_TASK1 = (pte_bus_REG_P7_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK1_peri7_task1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P7_TASK2  --------------------------
// SVD Line: 18807

unsigned int pte_bus_REG_P7_TASK2 __AT (0x40018258);



// ----------------------  Field Item: pte_bus_REG_P7_TASK2_peri7_task2  --------------------------
// SVD Line: 18816

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK2_peri7_task2
//    <name> peri7_task2 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018258) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P7_TASK2 ) </loc>
//      <o.0..0> peri7_task2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P7_TASK2  ------------------------------
// SVD Line: 18807

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_TASK2
//    <name> REG_P7_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018258) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_TASK2 = (pte_bus_REG_P7_TASK2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_TASK2_peri7_task2 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P7_SUB_TASK0  ------------------------
// SVD Line: 18824

unsigned int pte_bus_REG_P7_SUB_TASK0 __AT (0x40018260);



// ---------------  Field Item: pte_bus_REG_P7_SUB_TASK0_peri7_sub_task0_chidx  -------------------
// SVD Line: 18833

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK0_peri7_sub_task0_chidx
//    <name> peri7_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018260) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P7_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P7_SUB_TASK0 = (pte_bus_REG_P7_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_SUB_TASK0  ----------------------------
// SVD Line: 18824

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK0
//    <name> REG_P7_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018260) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_SUB_TASK0 = (pte_bus_REG_P7_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK0_peri7_sub_task0_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P7_SUB_TASK1  ------------------------
// SVD Line: 18841

unsigned int pte_bus_REG_P7_SUB_TASK1 __AT (0x40018264);



// ---------------  Field Item: pte_bus_REG_P7_SUB_TASK1_peri7_sub_task1_chidx  -------------------
// SVD Line: 18850

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK1_peri7_sub_task1_chidx
//    <name> peri7_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018264) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P7_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P7_SUB_TASK1 = (pte_bus_REG_P7_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_SUB_TASK1  ----------------------------
// SVD Line: 18841

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK1
//    <name> REG_P7_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018264) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_SUB_TASK1 = (pte_bus_REG_P7_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK1_peri7_sub_task1_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P7_SUB_TASK2  ------------------------
// SVD Line: 18858

unsigned int pte_bus_REG_P7_SUB_TASK2 __AT (0x40018268);



// ---------------  Field Item: pte_bus_REG_P7_SUB_TASK2_peri7_sub_task2_chidx  -------------------
// SVD Line: 18867

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK2_peri7_sub_task2_chidx
//    <name> peri7_sub_task2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018268) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P7_SUB_TASK2 >> 0) & 0xFF), ((pte_bus_REG_P7_SUB_TASK2 = (pte_bus_REG_P7_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_SUB_TASK2  ----------------------------
// SVD Line: 18858

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK2
//    <name> REG_P7_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018268) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_SUB_TASK2 = (pte_bus_REG_P7_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_SUB_TASK2_peri7_sub_task2_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P7_EVENT  --------------------------
// SVD Line: 18875

unsigned int pte_bus_REG_P7_EVENT __AT (0x40018270);



// ----------------------  Field Item: pte_bus_REG_P7_EVENT_peri7_event0  -------------------------
// SVD Line: 18884

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_EVENT_peri7_event0
//    <name> peri7_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018270) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P7_EVENT ) </loc>
//      <o.0..0> peri7_event0
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P7_EVENT_peri7_event1  -------------------------
// SVD Line: 18890

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_EVENT_peri7_event1
//    <name> peri7_event1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40018270) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P7_EVENT ) </loc>
//      <o.1..1> peri7_event1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P7_EVENT  ------------------------------
// SVD Line: 18875

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_EVENT
//    <name> REG_P7_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018270) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_EVENT = (pte_bus_REG_P7_EVENT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_EVENT_peri7_event0 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_EVENT_peri7_event1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P7_PUB_EVENT0  ------------------------
// SVD Line: 18898

unsigned int pte_bus_REG_P7_PUB_EVENT0 __AT (0x40018274);



// --------------  Field Item: pte_bus_REG_P7_PUB_EVENT0_peri7_pub_event0_chidx  ------------------
// SVD Line: 18907

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_PUB_EVENT0_peri7_pub_event0_chidx
//    <name> peri7_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018274) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P7_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P7_PUB_EVENT0 = (pte_bus_REG_P7_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_PUB_EVENT0  ---------------------------
// SVD Line: 18898

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_PUB_EVENT0
//    <name> REG_P7_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018274) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_PUB_EVENT0 = (pte_bus_REG_P7_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_PUB_EVENT0_peri7_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P7_PUB_EVENT1  ------------------------
// SVD Line: 18915

unsigned int pte_bus_REG_P7_PUB_EVENT1 __AT (0x40018278);



// --------------  Field Item: pte_bus_REG_P7_PUB_EVENT1_peri7_pub_event1_chidx  ------------------
// SVD Line: 18924

//  <item> SFDITEM_FIELD__pte_bus_REG_P7_PUB_EVENT1_peri7_pub_event1_chidx
//    <name> peri7_pub_event1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018278) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P7_PUB_EVENT1 >> 0) & 0xFF), ((pte_bus_REG_P7_PUB_EVENT1 = (pte_bus_REG_P7_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P7_PUB_EVENT1  ---------------------------
// SVD Line: 18915

//  <rtree> SFDITEM_REG__pte_bus_REG_P7_PUB_EVENT1
//    <name> REG_P7_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018278) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P7_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P7_PUB_EVENT1 = (pte_bus_REG_P7_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P7_PUB_EVENT1_peri7_pub_event1_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_TASK0  --------------------------
// SVD Line: 18932

unsigned int pte_bus_REG_P8_TASK0 __AT (0x40018280);



// ----------------------  Field Item: pte_bus_REG_P8_TASK0_peri8_task0  --------------------------
// SVD Line: 18941

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK0_peri8_task0
//    <name> peri8_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018280) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P8_TASK0 ) </loc>
//      <o.0..0> peri8_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_TASK0  ------------------------------
// SVD Line: 18932

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_TASK0
//    <name> REG_P8_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018280) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK0 = (pte_bus_REG_P8_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK0_peri8_task0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_TASK1  --------------------------
// SVD Line: 18949

unsigned int pte_bus_REG_P8_TASK1 __AT (0x40018284);



// ----------------------  Field Item: pte_bus_REG_P8_TASK1_peri8_task1  --------------------------
// SVD Line: 18958

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK1_peri8_task1
//    <name> peri8_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018284) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P8_TASK1 ) </loc>
//      <o.0..0> peri8_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_TASK1  ------------------------------
// SVD Line: 18949

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_TASK1
//    <name> REG_P8_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018284) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK1 = (pte_bus_REG_P8_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK1_peri8_task1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_TASK2  --------------------------
// SVD Line: 18966

unsigned int pte_bus_REG_P8_TASK2 __AT (0x40018288);



// ----------------------  Field Item: pte_bus_REG_P8_TASK2_peri8_task2  --------------------------
// SVD Line: 18975

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK2_peri8_task2
//    <name> peri8_task2 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018288) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P8_TASK2 ) </loc>
//      <o.0..0> peri8_task2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_TASK2  ------------------------------
// SVD Line: 18966

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_TASK2
//    <name> REG_P8_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018288) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK2 = (pte_bus_REG_P8_TASK2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK2_peri8_task2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_TASK3  --------------------------
// SVD Line: 18983

unsigned int pte_bus_REG_P8_TASK3 __AT (0x4001828C);



// ----------------------  Field Item: pte_bus_REG_P8_TASK3_peri8_task3  --------------------------
// SVD Line: 18992

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK3_peri8_task3
//    <name> peri8_task3 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001828C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P8_TASK3 ) </loc>
//      <o.0..0> peri8_task3
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_TASK3  ------------------------------
// SVD Line: 18983

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_TASK3
//    <name> REG_P8_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001828C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_TASK3 = (pte_bus_REG_P8_TASK3 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_TASK3_peri8_task3 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P8_SUB_TASK0  ------------------------
// SVD Line: 19000

unsigned int pte_bus_REG_P8_SUB_TASK0 __AT (0x40018290);



// ---------------  Field Item: pte_bus_REG_P8_SUB_TASK0_peri8_sub_task0_chidx  -------------------
// SVD Line: 19009

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK0_peri8_sub_task0_chidx
//    <name> peri8_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018290) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P8_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P8_SUB_TASK0 = (pte_bus_REG_P8_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_SUB_TASK0  ----------------------------
// SVD Line: 19000

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK0
//    <name> REG_P8_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018290) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK0 = (pte_bus_REG_P8_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK0_peri8_sub_task0_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P8_SUB_TASK1  ------------------------
// SVD Line: 19017

unsigned int pte_bus_REG_P8_SUB_TASK1 __AT (0x40018294);



// ---------------  Field Item: pte_bus_REG_P8_SUB_TASK1_peri8_sub_task1_chidx  -------------------
// SVD Line: 19026

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK1_peri8_sub_task1_chidx
//    <name> peri8_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018294) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P8_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P8_SUB_TASK1 = (pte_bus_REG_P8_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_SUB_TASK1  ----------------------------
// SVD Line: 19017

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK1
//    <name> REG_P8_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018294) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK1 = (pte_bus_REG_P8_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK1_peri8_sub_task1_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P8_SUB_TASK2  ------------------------
// SVD Line: 19034

unsigned int pte_bus_REG_P8_SUB_TASK2 __AT (0x40018298);



// ---------------  Field Item: pte_bus_REG_P8_SUB_TASK2_peri8_sub_task2_chidx  -------------------
// SVD Line: 19043

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK2_peri8_sub_task2_chidx
//    <name> peri8_sub_task2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018298) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P8_SUB_TASK2 >> 0) & 0xFF), ((pte_bus_REG_P8_SUB_TASK2 = (pte_bus_REG_P8_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_SUB_TASK2  ----------------------------
// SVD Line: 19034

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK2
//    <name> REG_P8_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018298) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK2 = (pte_bus_REG_P8_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK2_peri8_sub_task2_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P8_SUB_TASK3  ------------------------
// SVD Line: 19051

unsigned int pte_bus_REG_P8_SUB_TASK3 __AT (0x4001829C);



// ---------------  Field Item: pte_bus_REG_P8_SUB_TASK3_peri8_sub_task3_chidx  -------------------
// SVD Line: 19060

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK3_peri8_sub_task3_chidx
//    <name> peri8_sub_task3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001829C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P8_SUB_TASK3 >> 0) & 0xFF), ((pte_bus_REG_P8_SUB_TASK3 = (pte_bus_REG_P8_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_SUB_TASK3  ----------------------------
// SVD Line: 19051

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK3
//    <name> REG_P8_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001829C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_SUB_TASK3 = (pte_bus_REG_P8_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_SUB_TASK3_peri8_sub_task3_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P8_EVENT  --------------------------
// SVD Line: 19068

unsigned int pte_bus_REG_P8_EVENT __AT (0x400182A0);



// ----------------------  Field Item: pte_bus_REG_P8_EVENT_peri8_event0  -------------------------
// SVD Line: 19077

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_EVENT_peri8_event0
//    <name> peri8_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400182A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P8_EVENT ) </loc>
//      <o.0..0> peri8_event0
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P8_EVENT_peri8_event1  -------------------------
// SVD Line: 19083

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_EVENT_peri8_event1
//    <name> peri8_event1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400182A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P8_EVENT ) </loc>
//      <o.1..1> peri8_event1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P8_EVENT  ------------------------------
// SVD Line: 19068

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_EVENT
//    <name> REG_P8_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_EVENT = (pte_bus_REG_P8_EVENT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_EVENT_peri8_event0 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_EVENT_peri8_event1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P8_PUB_EVENT0  ------------------------
// SVD Line: 19091

unsigned int pte_bus_REG_P8_PUB_EVENT0 __AT (0x400182A4);



// --------------  Field Item: pte_bus_REG_P8_PUB_EVENT0_peri8_pub_event0_chidx  ------------------
// SVD Line: 19100

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_PUB_EVENT0_peri8_pub_event0_chidx
//    <name> peri8_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P8_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P8_PUB_EVENT0 = (pte_bus_REG_P8_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_PUB_EVENT0  ---------------------------
// SVD Line: 19091

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_PUB_EVENT0
//    <name> REG_P8_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_PUB_EVENT0 = (pte_bus_REG_P8_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_PUB_EVENT0_peri8_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P8_PUB_EVENT1  ------------------------
// SVD Line: 19108

unsigned int pte_bus_REG_P8_PUB_EVENT1 __AT (0x400182A8);



// --------------  Field Item: pte_bus_REG_P8_PUB_EVENT1_peri8_pub_event1_chidx  ------------------
// SVD Line: 19117

//  <item> SFDITEM_FIELD__pte_bus_REG_P8_PUB_EVENT1_peri8_pub_event1_chidx
//    <name> peri8_pub_event1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182A8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P8_PUB_EVENT1 >> 0) & 0xFF), ((pte_bus_REG_P8_PUB_EVENT1 = (pte_bus_REG_P8_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P8_PUB_EVENT1  ---------------------------
// SVD Line: 19108

//  <rtree> SFDITEM_REG__pte_bus_REG_P8_PUB_EVENT1
//    <name> REG_P8_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P8_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P8_PUB_EVENT1 = (pte_bus_REG_P8_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P8_PUB_EVENT1_peri8_pub_event1_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_TASK0  --------------------------
// SVD Line: 19125

unsigned int pte_bus_REG_P9_TASK0 __AT (0x400182B0);



// ----------------------  Field Item: pte_bus_REG_P9_TASK0_peri9_task0  --------------------------
// SVD Line: 19134

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK0_peri9_task0
//    <name> peri9_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400182B0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P9_TASK0 ) </loc>
//      <o.0..0> peri9_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_TASK0  ------------------------------
// SVD Line: 19125

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_TASK0
//    <name> REG_P9_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK0 = (pte_bus_REG_P9_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK0_peri9_task0 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_TASK1  --------------------------
// SVD Line: 19142

unsigned int pte_bus_REG_P9_TASK1 __AT (0x400182B4);



// ----------------------  Field Item: pte_bus_REG_P9_TASK1_peri9_task1  --------------------------
// SVD Line: 19151

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK1_peri9_task1
//    <name> peri9_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400182B4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P9_TASK1 ) </loc>
//      <o.0..0> peri9_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_TASK1  ------------------------------
// SVD Line: 19142

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_TASK1
//    <name> REG_P9_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182B4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK1 = (pte_bus_REG_P9_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK1_peri9_task1 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_TASK2  --------------------------
// SVD Line: 19159

unsigned int pte_bus_REG_P9_TASK2 __AT (0x400182B8);



// ----------------------  Field Item: pte_bus_REG_P9_TASK2_peri9_task2  --------------------------
// SVD Line: 19168

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK2_peri9_task2
//    <name> peri9_task2 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400182B8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P9_TASK2 ) </loc>
//      <o.0..0> peri9_task2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_TASK2  ------------------------------
// SVD Line: 19159

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_TASK2
//    <name> REG_P9_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182B8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK2 = (pte_bus_REG_P9_TASK2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK2_peri9_task2 </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_TASK3  --------------------------
// SVD Line: 19176

unsigned int pte_bus_REG_P9_TASK3 __AT (0x400182BC);



// ----------------------  Field Item: pte_bus_REG_P9_TASK3_peri9_task3  --------------------------
// SVD Line: 19185

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK3_peri9_task3
//    <name> peri9_task3 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400182BC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P9_TASK3 ) </loc>
//      <o.0..0> peri9_task3
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_TASK3  ------------------------------
// SVD Line: 19176

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_TASK3
//    <name> REG_P9_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182BC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_TASK3 = (pte_bus_REG_P9_TASK3 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_TASK3_peri9_task3 </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P9_SUB_TASK0  ------------------------
// SVD Line: 19193

unsigned int pte_bus_REG_P9_SUB_TASK0 __AT (0x400182C0);



// ---------------  Field Item: pte_bus_REG_P9_SUB_TASK0_peri9_sub_task0_chidx  -------------------
// SVD Line: 19202

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK0_peri9_sub_task0_chidx
//    <name> peri9_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182C0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P9_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P9_SUB_TASK0 = (pte_bus_REG_P9_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_SUB_TASK0  ----------------------------
// SVD Line: 19193

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK0
//    <name> REG_P9_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK0 = (pte_bus_REG_P9_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK0_peri9_sub_task0_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P9_SUB_TASK1  ------------------------
// SVD Line: 19210

unsigned int pte_bus_REG_P9_SUB_TASK1 __AT (0x400182C4);



// ---------------  Field Item: pte_bus_REG_P9_SUB_TASK1_peri9_sub_task1_chidx  -------------------
// SVD Line: 19219

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK1_peri9_sub_task1_chidx
//    <name> peri9_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P9_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P9_SUB_TASK1 = (pte_bus_REG_P9_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_SUB_TASK1  ----------------------------
// SVD Line: 19210

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK1
//    <name> REG_P9_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK1 = (pte_bus_REG_P9_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK1_peri9_sub_task1_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P9_SUB_TASK2  ------------------------
// SVD Line: 19227

unsigned int pte_bus_REG_P9_SUB_TASK2 __AT (0x400182C8);



// ---------------  Field Item: pte_bus_REG_P9_SUB_TASK2_peri9_sub_task2_chidx  -------------------
// SVD Line: 19236

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK2_peri9_sub_task2_chidx
//    <name> peri9_sub_task2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182C8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P9_SUB_TASK2 >> 0) & 0xFF), ((pte_bus_REG_P9_SUB_TASK2 = (pte_bus_REG_P9_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_SUB_TASK2  ----------------------------
// SVD Line: 19227

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK2
//    <name> REG_P9_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK2 = (pte_bus_REG_P9_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK2_peri9_sub_task2_chidx </item>
//  </rtree>
//  


// ---------------------  Register Item Address: pte_bus_REG_P9_SUB_TASK3  ------------------------
// SVD Line: 19244

unsigned int pte_bus_REG_P9_SUB_TASK3 __AT (0x400182CC);



// ---------------  Field Item: pte_bus_REG_P9_SUB_TASK3_peri9_sub_task3_chidx  -------------------
// SVD Line: 19253

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK3_peri9_sub_task3_chidx
//    <name> peri9_sub_task3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182CC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P9_SUB_TASK3 >> 0) & 0xFF), ((pte_bus_REG_P9_SUB_TASK3 = (pte_bus_REG_P9_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_SUB_TASK3  ----------------------------
// SVD Line: 19244

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK3
//    <name> REG_P9_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_SUB_TASK3 = (pte_bus_REG_P9_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_SUB_TASK3_peri9_sub_task3_chidx </item>
//  </rtree>
//  


// -----------------------  Register Item Address: pte_bus_REG_P9_EVENT  --------------------------
// SVD Line: 19261

unsigned int pte_bus_REG_P9_EVENT __AT (0x400182D0);



// ----------------------  Field Item: pte_bus_REG_P9_EVENT_peri9_event0  -------------------------
// SVD Line: 19270

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_EVENT_peri9_event0
//    <name> peri9_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400182D0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P9_EVENT ) </loc>
//      <o.0..0> peri9_event0
//    </check>
//  </item>
//  


// ----------------------  Field Item: pte_bus_REG_P9_EVENT_peri9_event1  -------------------------
// SVD Line: 19276

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_EVENT_peri9_event1
//    <name> peri9_event1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400182D0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P9_EVENT ) </loc>
//      <o.1..1> peri9_event1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P9_EVENT  ------------------------------
// SVD Line: 19261

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_EVENT
//    <name> REG_P9_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182D0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_EVENT = (pte_bus_REG_P9_EVENT & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_EVENT_peri9_event0 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_EVENT_peri9_event1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P9_PUB_EVENT0  ------------------------
// SVD Line: 19284

unsigned int pte_bus_REG_P9_PUB_EVENT0 __AT (0x400182D4);



// --------------  Field Item: pte_bus_REG_P9_PUB_EVENT0_peri9_pub_event0_chidx  ------------------
// SVD Line: 19293

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_PUB_EVENT0_peri9_pub_event0_chidx
//    <name> peri9_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182D4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P9_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P9_PUB_EVENT0 = (pte_bus_REG_P9_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_PUB_EVENT0  ---------------------------
// SVD Line: 19284

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_PUB_EVENT0
//    <name> REG_P9_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182D4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_PUB_EVENT0 = (pte_bus_REG_P9_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_PUB_EVENT0_peri9_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P9_PUB_EVENT1  ------------------------
// SVD Line: 19301

unsigned int pte_bus_REG_P9_PUB_EVENT1 __AT (0x400182D8);



// --------------  Field Item: pte_bus_REG_P9_PUB_EVENT1_peri9_pub_event1_chidx  ------------------
// SVD Line: 19310

//  <item> SFDITEM_FIELD__pte_bus_REG_P9_PUB_EVENT1_peri9_pub_event1_chidx
//    <name> peri9_pub_event1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182D8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P9_PUB_EVENT1 >> 0) & 0xFF), ((pte_bus_REG_P9_PUB_EVENT1 = (pte_bus_REG_P9_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P9_PUB_EVENT1  ---------------------------
// SVD Line: 19301

//  <rtree> SFDITEM_REG__pte_bus_REG_P9_PUB_EVENT1
//    <name> REG_P9_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182D8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P9_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P9_PUB_EVENT1 = (pte_bus_REG_P9_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P9_PUB_EVENT1_peri9_pub_event1_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P10_TASK0  --------------------------
// SVD Line: 19318

unsigned int pte_bus_REG_P10_TASK0 __AT (0x400182E0);



// ---------------------  Field Item: pte_bus_REG_P10_TASK0_peri10_task0  -------------------------
// SVD Line: 19327

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_TASK0_peri10_task0
//    <name> peri10_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400182E0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P10_TASK0 ) </loc>
//      <o.0..0> peri10_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P10_TASK0  -----------------------------
// SVD Line: 19318

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_TASK0
//    <name> REG_P10_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182E0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_TASK0 = (pte_bus_REG_P10_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_TASK0_peri10_task0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P10_TASK1  --------------------------
// SVD Line: 19335

unsigned int pte_bus_REG_P10_TASK1 __AT (0x400182E4);



// ---------------------  Field Item: pte_bus_REG_P10_TASK1_peri10_task1  -------------------------
// SVD Line: 19344

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_TASK1_peri10_task1
//    <name> peri10_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400182E4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P10_TASK1 ) </loc>
//      <o.0..0> peri10_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P10_TASK1  -----------------------------
// SVD Line: 19335

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_TASK1
//    <name> REG_P10_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182E4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_TASK1 = (pte_bus_REG_P10_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_TASK1_peri10_task1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P10_SUB_TASK0  ------------------------
// SVD Line: 19352

unsigned int pte_bus_REG_P10_SUB_TASK0 __AT (0x400182E8);



// --------------  Field Item: pte_bus_REG_P10_SUB_TASK0_peri10_sub_task0_chidx  ------------------
// SVD Line: 19361

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_SUB_TASK0_peri10_sub_task0_chidx
//    <name> peri10_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182E8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P10_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P10_SUB_TASK0 = (pte_bus_REG_P10_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P10_SUB_TASK0  ---------------------------
// SVD Line: 19352

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_SUB_TASK0
//    <name> REG_P10_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182E8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_SUB_TASK0 = (pte_bus_REG_P10_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_SUB_TASK0_peri10_sub_task0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P10_SUB_TASK1  ------------------------
// SVD Line: 19369

unsigned int pte_bus_REG_P10_SUB_TASK1 __AT (0x400182EC);



// --------------  Field Item: pte_bus_REG_P10_SUB_TASK1_peri10_sub_task1_chidx  ------------------
// SVD Line: 19378

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_SUB_TASK1_peri10_sub_task1_chidx
//    <name> peri10_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182EC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P10_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P10_SUB_TASK1 = (pte_bus_REG_P10_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P10_SUB_TASK1  ---------------------------
// SVD Line: 19369

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_SUB_TASK1
//    <name> REG_P10_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182EC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_SUB_TASK1 = (pte_bus_REG_P10_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_SUB_TASK1_peri10_sub_task1_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P10_EVENT  --------------------------
// SVD Line: 19386

unsigned int pte_bus_REG_P10_EVENT __AT (0x400182F0);



// ---------------------  Field Item: pte_bus_REG_P10_EVENT_peri10_event0  ------------------------
// SVD Line: 19395

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_EVENT_peri10_event0
//    <name> peri10_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400182F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P10_EVENT ) </loc>
//      <o.0..0> peri10_event0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P10_EVENT  -----------------------------
// SVD Line: 19386

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_EVENT
//    <name> REG_P10_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_EVENT = (pte_bus_REG_P10_EVENT & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_EVENT_peri10_event0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P10_PUB_EVENT0  -----------------------
// SVD Line: 19403

unsigned int pte_bus_REG_P10_PUB_EVENT0 __AT (0x400182F4);



// -------------  Field Item: pte_bus_REG_P10_PUB_EVENT0_peri10_pub_event0_chidx  -----------------
// SVD Line: 19412

//  <item> SFDITEM_FIELD__pte_bus_REG_P10_PUB_EVENT0_peri10_pub_event0_chidx
//    <name> peri10_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400182F4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P10_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P10_PUB_EVENT0 = (pte_bus_REG_P10_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P10_PUB_EVENT0  ---------------------------
// SVD Line: 19403

//  <rtree> SFDITEM_REG__pte_bus_REG_P10_PUB_EVENT0
//    <name> REG_P10_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400182F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P10_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P10_PUB_EVENT0 = (pte_bus_REG_P10_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P10_PUB_EVENT0_peri10_pub_event0_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK0  --------------------------
// SVD Line: 19420

unsigned int pte_bus_REG_P11_TASK0 __AT (0x40018300);



// ---------------------  Field Item: pte_bus_REG_P11_TASK0_peri11_task0  -------------------------
// SVD Line: 19429

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK0_peri11_task0
//    <name> peri11_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018300) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK0 ) </loc>
//      <o.0..0> peri11_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK0  -----------------------------
// SVD Line: 19420

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK0
//    <name> REG_P11_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018300) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK0 = (pte_bus_REG_P11_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK0_peri11_task0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK1  --------------------------
// SVD Line: 19437

unsigned int pte_bus_REG_P11_TASK1 __AT (0x40018304);



// ---------------------  Field Item: pte_bus_REG_P11_TASK1_peri11_task1  -------------------------
// SVD Line: 19446

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK1_peri11_task1
//    <name> peri11_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018304) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK1 ) </loc>
//      <o.0..0> peri11_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK1  -----------------------------
// SVD Line: 19437

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK1
//    <name> REG_P11_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018304) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK1 = (pte_bus_REG_P11_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK1_peri11_task1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK2  --------------------------
// SVD Line: 19454

unsigned int pte_bus_REG_P11_TASK2 __AT (0x40018308);



// ---------------------  Field Item: pte_bus_REG_P11_TASK2_peri11_task2  -------------------------
// SVD Line: 19463

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK2_peri11_task2
//    <name> peri11_task2 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018308) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK2 ) </loc>
//      <o.0..0> peri11_task2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK2  -----------------------------
// SVD Line: 19454

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK2
//    <name> REG_P11_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018308) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK2 = (pte_bus_REG_P11_TASK2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK2_peri11_task2 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK3  --------------------------
// SVD Line: 19471

unsigned int pte_bus_REG_P11_TASK3 __AT (0x4001830C);



// ---------------------  Field Item: pte_bus_REG_P11_TASK3_peri11_task3  -------------------------
// SVD Line: 19480

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK3_peri11_task3
//    <name> peri11_task3 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001830C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK3 ) </loc>
//      <o.0..0> peri11_task3
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK3  -----------------------------
// SVD Line: 19471

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK3
//    <name> REG_P11_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001830C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK3 = (pte_bus_REG_P11_TASK3 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK3_peri11_task3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK4  --------------------------
// SVD Line: 19488

unsigned int pte_bus_REG_P11_TASK4 __AT (0x40018310);



// ---------------------  Field Item: pte_bus_REG_P11_TASK4_peri11_task4  -------------------------
// SVD Line: 19497

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK4_peri11_task4
//    <name> peri11_task4 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018310) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK4 ) </loc>
//      <o.0..0> peri11_task4
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK4  -----------------------------
// SVD Line: 19488

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK4
//    <name> REG_P11_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018310) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK4 = (pte_bus_REG_P11_TASK4 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK4_peri11_task4 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK5  --------------------------
// SVD Line: 19505

unsigned int pte_bus_REG_P11_TASK5 __AT (0x40018314);



// ---------------------  Field Item: pte_bus_REG_P11_TASK5_peri11_task5  -------------------------
// SVD Line: 19514

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK5_peri11_task5
//    <name> peri11_task5 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018314) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK5 ) </loc>
//      <o.0..0> peri11_task5
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK5  -----------------------------
// SVD Line: 19505

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK5
//    <name> REG_P11_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018314) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK5 = (pte_bus_REG_P11_TASK5 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK5_peri11_task5 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK6  --------------------------
// SVD Line: 19522

unsigned int pte_bus_REG_P11_TASK6 __AT (0x40018318);



// ---------------------  Field Item: pte_bus_REG_P11_TASK6_peri11_task6  -------------------------
// SVD Line: 19531

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK6_peri11_task6
//    <name> peri11_task6 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018318) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK6 ) </loc>
//      <o.0..0> peri11_task6
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK6  -----------------------------
// SVD Line: 19522

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK6
//    <name> REG_P11_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018318) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK6 = (pte_bus_REG_P11_TASK6 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK6_peri11_task6 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK7  --------------------------
// SVD Line: 19539

unsigned int pte_bus_REG_P11_TASK7 __AT (0x4001831C);



// ---------------------  Field Item: pte_bus_REG_P11_TASK7_peri11_task7  -------------------------
// SVD Line: 19548

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK7_peri11_task7
//    <name> peri11_task7 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001831C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK7 ) </loc>
//      <o.0..0> peri11_task7
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK7  -----------------------------
// SVD Line: 19539

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK7
//    <name> REG_P11_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001831C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK7 = (pte_bus_REG_P11_TASK7 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK7_peri11_task7 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK8  --------------------------
// SVD Line: 19556

unsigned int pte_bus_REG_P11_TASK8 __AT (0x40018320);



// ---------------------  Field Item: pte_bus_REG_P11_TASK8_peri11_task8  -------------------------
// SVD Line: 19565

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK8_peri11_task8
//    <name> peri11_task8 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018320) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK8 ) </loc>
//      <o.0..0> peri11_task8
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK8  -----------------------------
// SVD Line: 19556

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK8
//    <name> REG_P11_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018320) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK8 = (pte_bus_REG_P11_TASK8 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK8_peri11_task8 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK9  --------------------------
// SVD Line: 19573

unsigned int pte_bus_REG_P11_TASK9 __AT (0x40018324);



// ---------------------  Field Item: pte_bus_REG_P11_TASK9_peri11_task9  -------------------------
// SVD Line: 19582

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK9_peri11_task9
//    <name> peri11_task9 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018324) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK9 ) </loc>
//      <o.0..0> peri11_task9
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_TASK9  -----------------------------
// SVD Line: 19573

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK9
//    <name> REG_P11_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018324) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK9 = (pte_bus_REG_P11_TASK9 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK9_peri11_task9 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK10  -------------------------
// SVD Line: 19590

unsigned int pte_bus_REG_P11_TASK10 __AT (0x40018328);



// --------------------  Field Item: pte_bus_REG_P11_TASK10_peri11_task10  ------------------------
// SVD Line: 19599

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK10_peri11_task10
//    <name> peri11_task10 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018328) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK10 ) </loc>
//      <o.0..0> peri11_task10
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK10  -----------------------------
// SVD Line: 19590

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK10
//    <name> REG_P11_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018328) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK10 = (pte_bus_REG_P11_TASK10 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK10_peri11_task10 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK11  -------------------------
// SVD Line: 19607

unsigned int pte_bus_REG_P11_TASK11 __AT (0x4001832C);



// --------------------  Field Item: pte_bus_REG_P11_TASK11_peri11_task11  ------------------------
// SVD Line: 19616

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK11_peri11_task11
//    <name> peri11_task11 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001832C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK11 ) </loc>
//      <o.0..0> peri11_task11
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK11  -----------------------------
// SVD Line: 19607

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK11
//    <name> REG_P11_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001832C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK11 = (pte_bus_REG_P11_TASK11 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK11_peri11_task11 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK12  -------------------------
// SVD Line: 19624

unsigned int pte_bus_REG_P11_TASK12 __AT (0x40018330);



// --------------------  Field Item: pte_bus_REG_P11_TASK12_peri11_task12  ------------------------
// SVD Line: 19633

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK12_peri11_task12
//    <name> peri11_task12 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018330) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK12 ) </loc>
//      <o.0..0> peri11_task12
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK12  -----------------------------
// SVD Line: 19624

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK12
//    <name> REG_P11_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018330) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK12 = (pte_bus_REG_P11_TASK12 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK12_peri11_task12 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK13  -------------------------
// SVD Line: 19641

unsigned int pte_bus_REG_P11_TASK13 __AT (0x40018334);



// --------------------  Field Item: pte_bus_REG_P11_TASK13_peri11_task13  ------------------------
// SVD Line: 19650

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK13_peri11_task13
//    <name> peri11_task13 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018334) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK13 ) </loc>
//      <o.0..0> peri11_task13
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK13  -----------------------------
// SVD Line: 19641

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK13
//    <name> REG_P11_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018334) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK13 = (pte_bus_REG_P11_TASK13 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK13_peri11_task13 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK14  -------------------------
// SVD Line: 19658

unsigned int pte_bus_REG_P11_TASK14 __AT (0x40018338);



// --------------------  Field Item: pte_bus_REG_P11_TASK14_peri11_task14  ------------------------
// SVD Line: 19667

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK14_peri11_task14
//    <name> peri11_task14 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018338) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK14 ) </loc>
//      <o.0..0> peri11_task14
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK14  -----------------------------
// SVD Line: 19658

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK14
//    <name> REG_P11_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018338) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK14 = (pte_bus_REG_P11_TASK14 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK14_peri11_task14 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK15  -------------------------
// SVD Line: 19675

unsigned int pte_bus_REG_P11_TASK15 __AT (0x4001833C);



// --------------------  Field Item: pte_bus_REG_P11_TASK15_peri11_task15  ------------------------
// SVD Line: 19684

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK15_peri11_task15
//    <name> peri11_task15 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001833C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK15 ) </loc>
//      <o.0..0> peri11_task15
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK15  -----------------------------
// SVD Line: 19675

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK15
//    <name> REG_P11_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001833C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK15 = (pte_bus_REG_P11_TASK15 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK15_peri11_task15 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK16  -------------------------
// SVD Line: 19692

unsigned int pte_bus_REG_P11_TASK16 __AT (0x40018340);



// --------------------  Field Item: pte_bus_REG_P11_TASK16_peri11_task16  ------------------------
// SVD Line: 19701

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK16_peri11_task16
//    <name> peri11_task16 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018340) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK16 ) </loc>
//      <o.0..0> peri11_task16
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK16  -----------------------------
// SVD Line: 19692

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK16
//    <name> REG_P11_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018340) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK16 = (pte_bus_REG_P11_TASK16 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK16_peri11_task16 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK17  -------------------------
// SVD Line: 19709

unsigned int pte_bus_REG_P11_TASK17 __AT (0x40018344);



// --------------------  Field Item: pte_bus_REG_P11_TASK17_peri11_task17  ------------------------
// SVD Line: 19718

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK17_peri11_task17
//    <name> peri11_task17 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018344) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK17 ) </loc>
//      <o.0..0> peri11_task17
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK17  -----------------------------
// SVD Line: 19709

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK17
//    <name> REG_P11_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018344) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK17 = (pte_bus_REG_P11_TASK17 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK17_peri11_task17 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK18  -------------------------
// SVD Line: 19726

unsigned int pte_bus_REG_P11_TASK18 __AT (0x40018348);



// --------------------  Field Item: pte_bus_REG_P11_TASK18_peri11_task18  ------------------------
// SVD Line: 19735

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK18_peri11_task18
//    <name> peri11_task18 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018348) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK18 ) </loc>
//      <o.0..0> peri11_task18
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK18  -----------------------------
// SVD Line: 19726

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK18
//    <name> REG_P11_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018348) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK18 = (pte_bus_REG_P11_TASK18 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK18_peri11_task18 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK19  -------------------------
// SVD Line: 19743

unsigned int pte_bus_REG_P11_TASK19 __AT (0x4001834C);



// --------------------  Field Item: pte_bus_REG_P11_TASK19_peri11_task19  ------------------------
// SVD Line: 19752

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK19_peri11_task19
//    <name> peri11_task19 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001834C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK19 ) </loc>
//      <o.0..0> peri11_task19
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK19  -----------------------------
// SVD Line: 19743

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK19
//    <name> REG_P11_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001834C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK19 = (pte_bus_REG_P11_TASK19 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK19_peri11_task19 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_TASK20  -------------------------
// SVD Line: 19760

unsigned int pte_bus_REG_P11_TASK20 __AT (0x40018350);



// --------------------  Field Item: pte_bus_REG_P11_TASK20_peri11_task20  ------------------------
// SVD Line: 19769

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK20_peri11_task20
//    <name> peri11_task20 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018350) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_TASK20 ) </loc>
//      <o.0..0> peri11_task20
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P11_TASK20  -----------------------------
// SVD Line: 19760

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_TASK20
//    <name> REG_P11_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018350) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_TASK20 = (pte_bus_REG_P11_TASK20 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_TASK20_peri11_task20 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK0  ------------------------
// SVD Line: 19777

unsigned int pte_bus_REG_P11_SUB_TASK0 __AT (0x40018360);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK0_peri11_sub_task0_chidx  ------------------
// SVD Line: 19786

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK0_peri11_sub_task0_chidx
//    <name> peri11_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018360) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK0 = (pte_bus_REG_P11_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK0  ---------------------------
// SVD Line: 19777

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK0
//    <name> REG_P11_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018360) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK0 = (pte_bus_REG_P11_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK0_peri11_sub_task0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK1  ------------------------
// SVD Line: 19794

unsigned int pte_bus_REG_P11_SUB_TASK1 __AT (0x40018364);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK1_peri11_sub_task1_chidx  ------------------
// SVD Line: 19803

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK1_peri11_sub_task1_chidx
//    <name> peri11_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018364) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK1 = (pte_bus_REG_P11_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK1  ---------------------------
// SVD Line: 19794

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK1
//    <name> REG_P11_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018364) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK1 = (pte_bus_REG_P11_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK1_peri11_sub_task1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK2  ------------------------
// SVD Line: 19811

unsigned int pte_bus_REG_P11_SUB_TASK2 __AT (0x40018368);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK2_peri11_sub_task2_chidx  ------------------
// SVD Line: 19820

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK2_peri11_sub_task2_chidx
//    <name> peri11_sub_task2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018368) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK2 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK2 = (pte_bus_REG_P11_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK2  ---------------------------
// SVD Line: 19811

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK2
//    <name> REG_P11_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018368) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK2 = (pte_bus_REG_P11_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK2_peri11_sub_task2_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK3  ------------------------
// SVD Line: 19828

unsigned int pte_bus_REG_P11_SUB_TASK3 __AT (0x4001836C);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK3_peri11_sub_task3_chidx  ------------------
// SVD Line: 19837

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK3_peri11_sub_task3_chidx
//    <name> peri11_sub_task3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001836C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK3 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK3 = (pte_bus_REG_P11_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK3  ---------------------------
// SVD Line: 19828

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK3
//    <name> REG_P11_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001836C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK3 = (pte_bus_REG_P11_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK3_peri11_sub_task3_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK4  ------------------------
// SVD Line: 19845

unsigned int pte_bus_REG_P11_SUB_TASK4 __AT (0x40018370);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK4_peri11_sub_task4_chidx  ------------------
// SVD Line: 19854

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK4_peri11_sub_task4_chidx
//    <name> peri11_sub_task4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018370) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK4 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK4 = (pte_bus_REG_P11_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK4  ---------------------------
// SVD Line: 19845

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK4
//    <name> REG_P11_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018370) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK4 = (pte_bus_REG_P11_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK4_peri11_sub_task4_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK5  ------------------------
// SVD Line: 19862

unsigned int pte_bus_REG_P11_SUB_TASK5 __AT (0x40018374);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK5_peri11_sub_task5_chidx  ------------------
// SVD Line: 19871

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK5_peri11_sub_task5_chidx
//    <name> peri11_sub_task5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018374) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK5 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK5 = (pte_bus_REG_P11_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK5  ---------------------------
// SVD Line: 19862

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK5
//    <name> REG_P11_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018374) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK5 = (pte_bus_REG_P11_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK5_peri11_sub_task5_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK6  ------------------------
// SVD Line: 19879

unsigned int pte_bus_REG_P11_SUB_TASK6 __AT (0x40018378);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK6_peri11_sub_task6_chidx  ------------------
// SVD Line: 19888

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK6_peri11_sub_task6_chidx
//    <name> peri11_sub_task6_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018378) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK6 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK6 = (pte_bus_REG_P11_SUB_TASK6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK6  ---------------------------
// SVD Line: 19879

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK6
//    <name> REG_P11_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018378) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK6 = (pte_bus_REG_P11_SUB_TASK6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK6_peri11_sub_task6_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK7  ------------------------
// SVD Line: 19896

unsigned int pte_bus_REG_P11_SUB_TASK7 __AT (0x4001837C);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK7_peri11_sub_task7_chidx  ------------------
// SVD Line: 19905

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK7_peri11_sub_task7_chidx
//    <name> peri11_sub_task7_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001837C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK7 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK7 = (pte_bus_REG_P11_SUB_TASK7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK7  ---------------------------
// SVD Line: 19896

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK7
//    <name> REG_P11_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001837C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK7 = (pte_bus_REG_P11_SUB_TASK7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK7_peri11_sub_task7_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK8  ------------------------
// SVD Line: 19913

unsigned int pte_bus_REG_P11_SUB_TASK8 __AT (0x40018380);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK8_peri11_sub_task8_chidx  ------------------
// SVD Line: 19922

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK8_peri11_sub_task8_chidx
//    <name> peri11_sub_task8_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018380) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK8 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK8 = (pte_bus_REG_P11_SUB_TASK8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK8  ---------------------------
// SVD Line: 19913

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK8
//    <name> REG_P11_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018380) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK8 = (pte_bus_REG_P11_SUB_TASK8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK8_peri11_sub_task8_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK9  ------------------------
// SVD Line: 19930

unsigned int pte_bus_REG_P11_SUB_TASK9 __AT (0x40018384);



// --------------  Field Item: pte_bus_REG_P11_SUB_TASK9_peri11_sub_task9_chidx  ------------------
// SVD Line: 19939

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK9_peri11_sub_task9_chidx
//    <name> peri11_sub_task9_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018384) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK9 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK9 = (pte_bus_REG_P11_SUB_TASK9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P11_SUB_TASK9  ---------------------------
// SVD Line: 19930

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK9
//    <name> REG_P11_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018384) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK9 = (pte_bus_REG_P11_SUB_TASK9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK9_peri11_sub_task9_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK10  -----------------------
// SVD Line: 19947

unsigned int pte_bus_REG_P11_SUB_TASK10 __AT (0x40018388);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK10_peri11_sub_task10_chidx  -----------------
// SVD Line: 19956

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK10_peri11_sub_task10_chidx
//    <name> peri11_sub_task10_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018388) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK10 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK10 = (pte_bus_REG_P11_SUB_TASK10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK10  ---------------------------
// SVD Line: 19947

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK10
//    <name> REG_P11_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018388) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK10 = (pte_bus_REG_P11_SUB_TASK10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK10_peri11_sub_task10_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK11  -----------------------
// SVD Line: 19964

unsigned int pte_bus_REG_P11_SUB_TASK11 __AT (0x4001838C);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK11_peri11_sub_task11_chidx  -----------------
// SVD Line: 19973

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK11_peri11_sub_task11_chidx
//    <name> peri11_sub_task11_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001838C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK11 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK11 = (pte_bus_REG_P11_SUB_TASK11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK11  ---------------------------
// SVD Line: 19964

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK11
//    <name> REG_P11_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001838C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK11 = (pte_bus_REG_P11_SUB_TASK11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK11_peri11_sub_task11_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK12  -----------------------
// SVD Line: 19981

unsigned int pte_bus_REG_P11_SUB_TASK12 __AT (0x40018390);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK12_peri11_sub_task12_chidx  -----------------
// SVD Line: 19990

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK12_peri11_sub_task12_chidx
//    <name> peri11_sub_task12_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018390) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK12 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK12 = (pte_bus_REG_P11_SUB_TASK12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK12  ---------------------------
// SVD Line: 19981

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK12
//    <name> REG_P11_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018390) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK12 = (pte_bus_REG_P11_SUB_TASK12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK12_peri11_sub_task12_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK13  -----------------------
// SVD Line: 19998

unsigned int pte_bus_REG_P11_SUB_TASK13 __AT (0x40018394);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK13_peri11_sub_task13_chidx  -----------------
// SVD Line: 20007

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK13_peri11_sub_task13_chidx
//    <name> peri11_sub_task13_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018394) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK13 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK13 = (pte_bus_REG_P11_SUB_TASK13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK13  ---------------------------
// SVD Line: 19998

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK13
//    <name> REG_P11_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018394) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK13 = (pte_bus_REG_P11_SUB_TASK13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK13_peri11_sub_task13_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK14  -----------------------
// SVD Line: 20015

unsigned int pte_bus_REG_P11_SUB_TASK14 __AT (0x40018398);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK14_peri11_sub_task14_chidx  -----------------
// SVD Line: 20024

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK14_peri11_sub_task14_chidx
//    <name> peri11_sub_task14_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018398) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK14 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK14 = (pte_bus_REG_P11_SUB_TASK14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK14  ---------------------------
// SVD Line: 20015

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK14
//    <name> REG_P11_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018398) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK14 = (pte_bus_REG_P11_SUB_TASK14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK14_peri11_sub_task14_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK15  -----------------------
// SVD Line: 20032

unsigned int pte_bus_REG_P11_SUB_TASK15 __AT (0x4001839C);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK15_peri11_sub_task15_chidx  -----------------
// SVD Line: 20041

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK15_peri11_sub_task15_chidx
//    <name> peri11_sub_task15_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001839C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK15 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK15 = (pte_bus_REG_P11_SUB_TASK15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK15  ---------------------------
// SVD Line: 20032

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK15
//    <name> REG_P11_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001839C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK15 = (pte_bus_REG_P11_SUB_TASK15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK15_peri11_sub_task15_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK16  -----------------------
// SVD Line: 20049

unsigned int pte_bus_REG_P11_SUB_TASK16 __AT (0x400183A0);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK16_peri11_sub_task16_chidx  -----------------
// SVD Line: 20058

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK16_peri11_sub_task16_chidx
//    <name> peri11_sub_task16_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183A0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK16 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK16 = (pte_bus_REG_P11_SUB_TASK16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK16  ---------------------------
// SVD Line: 20049

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK16
//    <name> REG_P11_SUB_TASK16 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK16 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK16 = (pte_bus_REG_P11_SUB_TASK16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK16_peri11_sub_task16_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK17  -----------------------
// SVD Line: 20066

unsigned int pte_bus_REG_P11_SUB_TASK17 __AT (0x400183A4);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK17_peri11_sub_task17_chidx  -----------------
// SVD Line: 20075

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK17_peri11_sub_task17_chidx
//    <name> peri11_sub_task17_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183A4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK17 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK17 = (pte_bus_REG_P11_SUB_TASK17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK17  ---------------------------
// SVD Line: 20066

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK17
//    <name> REG_P11_SUB_TASK17 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK17 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK17 = (pte_bus_REG_P11_SUB_TASK17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK17_peri11_sub_task17_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK18  -----------------------
// SVD Line: 20083

unsigned int pte_bus_REG_P11_SUB_TASK18 __AT (0x400183A8);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK18_peri11_sub_task18_chidx  -----------------
// SVD Line: 20092

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK18_peri11_sub_task18_chidx
//    <name> peri11_sub_task18_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183A8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK18 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK18 = (pte_bus_REG_P11_SUB_TASK18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK18  ---------------------------
// SVD Line: 20083

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK18
//    <name> REG_P11_SUB_TASK18 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK18 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK18 = (pte_bus_REG_P11_SUB_TASK18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK18_peri11_sub_task18_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK19  -----------------------
// SVD Line: 20100

unsigned int pte_bus_REG_P11_SUB_TASK19 __AT (0x400183AC);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK19_peri11_sub_task19_chidx  -----------------
// SVD Line: 20109

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK19_peri11_sub_task19_chidx
//    <name> peri11_sub_task19_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183AC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK19 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK19 = (pte_bus_REG_P11_SUB_TASK19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK19  ---------------------------
// SVD Line: 20100

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK19
//    <name> REG_P11_SUB_TASK19 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183AC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK19 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK19 = (pte_bus_REG_P11_SUB_TASK19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK19_peri11_sub_task19_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_SUB_TASK20  -----------------------
// SVD Line: 20117

unsigned int pte_bus_REG_P11_SUB_TASK20 __AT (0x400183B0);



// -------------  Field Item: pte_bus_REG_P11_SUB_TASK20_peri11_sub_task20_chidx  -----------------
// SVD Line: 20126

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK20_peri11_sub_task20_chidx
//    <name> peri11_sub_task20_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_SUB_TASK20 >> 0) & 0xFF), ((pte_bus_REG_P11_SUB_TASK20 = (pte_bus_REG_P11_SUB_TASK20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_SUB_TASK20  ---------------------------
// SVD Line: 20117

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK20
//    <name> REG_P11_SUB_TASK20 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_SUB_TASK20 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_SUB_TASK20 = (pte_bus_REG_P11_SUB_TASK20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_SUB_TASK20_peri11_sub_task20_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P11_EVENT  --------------------------
// SVD Line: 20134

unsigned int pte_bus_REG_P11_EVENT __AT (0x400183C0);



// ---------------------  Field Item: pte_bus_REG_P11_EVENT_peri11_event0  ------------------------
// SVD Line: 20143

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event0
//    <name> peri11_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400183C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_EVENT ) </loc>
//      <o.0..0> peri11_event0
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P11_EVENT_peri11_event1  ------------------------
// SVD Line: 20149

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event1
//    <name> peri11_event1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400183C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_EVENT ) </loc>
//      <o.1..1> peri11_event1
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P11_EVENT_peri11_event2  ------------------------
// SVD Line: 20155

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event2
//    <name> peri11_event2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400183C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_EVENT ) </loc>
//      <o.2..2> peri11_event2
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P11_EVENT_peri11_event3  ------------------------
// SVD Line: 20161

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event3
//    <name> peri11_event3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400183C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_EVENT ) </loc>
//      <o.3..3> peri11_event3
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P11_EVENT_peri11_event4  ------------------------
// SVD Line: 20167

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event4
//    <name> peri11_event4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400183C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_EVENT ) </loc>
//      <o.4..4> peri11_event4
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P11_EVENT_peri11_event5  ------------------------
// SVD Line: 20173

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event5
//    <name> peri11_event5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400183C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_EVENT ) </loc>
//      <o.5..5> peri11_event5
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P11_EVENT_peri11_event6  ------------------------
// SVD Line: 20179

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event6
//    <name> peri11_event6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400183C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_EVENT ) </loc>
//      <o.6..6> peri11_event6
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P11_EVENT_peri11_event7  ------------------------
// SVD Line: 20185

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event7
//    <name> peri11_event7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400183C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_EVENT ) </loc>
//      <o.7..7> peri11_event7
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P11_EVENT_peri11_event8  ------------------------
// SVD Line: 20191

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event8
//    <name> peri11_event8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400183C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P11_EVENT ) </loc>
//      <o.8..8> peri11_event8
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P11_EVENT  -----------------------------
// SVD Line: 20134

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_EVENT
//    <name> REG_P11_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_EVENT = (pte_bus_REG_P11_EVENT & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event0 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event1 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event2 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event3 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event4 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event5 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event6 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event7 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_EVENT_peri11_event8 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT0  -----------------------
// SVD Line: 20199

unsigned int pte_bus_REG_P11_PUB_EVENT0 __AT (0x400183C4);



// -------------  Field Item: pte_bus_REG_P11_PUB_EVENT0_peri11_pub_event0_chidx  -----------------
// SVD Line: 20208

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT0_peri11_pub_event0_chidx
//    <name> peri11_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P11_PUB_EVENT0 = (pte_bus_REG_P11_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT0  ---------------------------
// SVD Line: 20199

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT0
//    <name> REG_P11_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT0 = (pte_bus_REG_P11_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT0_peri11_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT1  -----------------------
// SVD Line: 20216

unsigned int pte_bus_REG_P11_PUB_EVENT1 __AT (0x400183C8);



// -------------  Field Item: pte_bus_REG_P11_PUB_EVENT1_peri11_pub_event1_chidx  -----------------
// SVD Line: 20225

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT1_peri11_pub_event1_chidx
//    <name> peri11_pub_event1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183C8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_PUB_EVENT1 >> 0) & 0xFF), ((pte_bus_REG_P11_PUB_EVENT1 = (pte_bus_REG_P11_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT1  ---------------------------
// SVD Line: 20216

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT1
//    <name> REG_P11_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT1 = (pte_bus_REG_P11_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT1_peri11_pub_event1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT2  -----------------------
// SVD Line: 20233

unsigned int pte_bus_REG_P11_PUB_EVENT2 __AT (0x400183CC);



// -------------  Field Item: pte_bus_REG_P11_PUB_EVENT2_peri11_pub_event2_chidx  -----------------
// SVD Line: 20242

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT2_peri11_pub_event2_chidx
//    <name> peri11_pub_event2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183CC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_PUB_EVENT2 >> 0) & 0xFF), ((pte_bus_REG_P11_PUB_EVENT2 = (pte_bus_REG_P11_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT2  ---------------------------
// SVD Line: 20233

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT2
//    <name> REG_P11_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT2 = (pte_bus_REG_P11_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT2_peri11_pub_event2_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT3  -----------------------
// SVD Line: 20250

unsigned int pte_bus_REG_P11_PUB_EVENT3 __AT (0x400183D0);



// -------------  Field Item: pte_bus_REG_P11_PUB_EVENT3_peri11_pub_event3_chidx  -----------------
// SVD Line: 20259

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT3_peri11_pub_event3_chidx
//    <name> peri11_pub_event3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183D0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_PUB_EVENT3 >> 0) & 0xFF), ((pte_bus_REG_P11_PUB_EVENT3 = (pte_bus_REG_P11_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT3  ---------------------------
// SVD Line: 20250

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT3
//    <name> REG_P11_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183D0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT3 = (pte_bus_REG_P11_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT3_peri11_pub_event3_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT4  -----------------------
// SVD Line: 20267

unsigned int pte_bus_REG_P11_PUB_EVENT4 __AT (0x400183D4);



// -------------  Field Item: pte_bus_REG_P11_PUB_EVENT4_peri11_pub_event4_chidx  -----------------
// SVD Line: 20276

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT4_peri11_pub_event4_chidx
//    <name> peri11_pub_event4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183D4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_PUB_EVENT4 >> 0) & 0xFF), ((pte_bus_REG_P11_PUB_EVENT4 = (pte_bus_REG_P11_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT4  ---------------------------
// SVD Line: 20267

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT4
//    <name> REG_P11_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183D4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT4 = (pte_bus_REG_P11_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT4_peri11_pub_event4_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT5  -----------------------
// SVD Line: 20284

unsigned int pte_bus_REG_P11_PUB_EVENT5 __AT (0x400183D8);



// -------------  Field Item: pte_bus_REG_P11_PUB_EVENT5_peri11_pub_event5_chidx  -----------------
// SVD Line: 20293

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT5_peri11_pub_event5_chidx
//    <name> peri11_pub_event5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183D8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_PUB_EVENT5 >> 0) & 0xFF), ((pte_bus_REG_P11_PUB_EVENT5 = (pte_bus_REG_P11_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT5  ---------------------------
// SVD Line: 20284

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT5
//    <name> REG_P11_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183D8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT5 = (pte_bus_REG_P11_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT5_peri11_pub_event5_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT6  -----------------------
// SVD Line: 20301

unsigned int pte_bus_REG_P11_PUB_EVENT6 __AT (0x400183DC);



// -------------  Field Item: pte_bus_REG_P11_PUB_EVENT6_peri11_pub_event6_chidx  -----------------
// SVD Line: 20310

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT6_peri11_pub_event6_chidx
//    <name> peri11_pub_event6_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183DC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_PUB_EVENT6 >> 0) & 0xFF), ((pte_bus_REG_P11_PUB_EVENT6 = (pte_bus_REG_P11_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT6  ---------------------------
// SVD Line: 20301

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT6
//    <name> REG_P11_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183DC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT6 = (pte_bus_REG_P11_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT6_peri11_pub_event6_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT7  -----------------------
// SVD Line: 20318

unsigned int pte_bus_REG_P11_PUB_EVENT7 __AT (0x400183E0);



// -------------  Field Item: pte_bus_REG_P11_PUB_EVENT7_peri11_pub_event7_chidx  -----------------
// SVD Line: 20327

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT7_peri11_pub_event7_chidx
//    <name> peri11_pub_event7_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183E0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_PUB_EVENT7 >> 0) & 0xFF), ((pte_bus_REG_P11_PUB_EVENT7 = (pte_bus_REG_P11_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT7  ---------------------------
// SVD Line: 20318

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT7
//    <name> REG_P11_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183E0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT7 = (pte_bus_REG_P11_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT7_peri11_pub_event7_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P11_PUB_EVENT8  -----------------------
// SVD Line: 20335

unsigned int pte_bus_REG_P11_PUB_EVENT8 __AT (0x400183E4);



// -------------  Field Item: pte_bus_REG_P11_PUB_EVENT8_peri11_pub_event8_chidx  -----------------
// SVD Line: 20344

//  <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT8_peri11_pub_event8_chidx
//    <name> peri11_pub_event8_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400183E4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P11_PUB_EVENT8 >> 0) & 0xFF), ((pte_bus_REG_P11_PUB_EVENT8 = (pte_bus_REG_P11_PUB_EVENT8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P11_PUB_EVENT8  ---------------------------
// SVD Line: 20335

//  <rtree> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT8
//    <name> REG_P11_PUB_EVENT8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183E4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P11_PUB_EVENT8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P11_PUB_EVENT8 = (pte_bus_REG_P11_PUB_EVENT8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P11_PUB_EVENT8_peri11_pub_event8_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK0  --------------------------
// SVD Line: 20352

unsigned int pte_bus_REG_P12_TASK0 __AT (0x400183F0);



// ---------------------  Field Item: pte_bus_REG_P12_TASK0_peri12_task0  -------------------------
// SVD Line: 20361

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK0_peri12_task0
//    <name> peri12_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400183F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK0 ) </loc>
//      <o.0..0> peri12_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK0  -----------------------------
// SVD Line: 20352

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK0
//    <name> REG_P12_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK0 = (pte_bus_REG_P12_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK0_peri12_task0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK1  --------------------------
// SVD Line: 20369

unsigned int pte_bus_REG_P12_TASK1 __AT (0x400183F4);



// ---------------------  Field Item: pte_bus_REG_P12_TASK1_peri12_task1  -------------------------
// SVD Line: 20378

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK1_peri12_task1
//    <name> peri12_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400183F4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK1 ) </loc>
//      <o.0..0> peri12_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK1  -----------------------------
// SVD Line: 20369

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK1
//    <name> REG_P12_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK1 = (pte_bus_REG_P12_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK1_peri12_task1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK2  --------------------------
// SVD Line: 20386

unsigned int pte_bus_REG_P12_TASK2 __AT (0x400183F8);



// ---------------------  Field Item: pte_bus_REG_P12_TASK2_peri12_task2  -------------------------
// SVD Line: 20395

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK2_peri12_task2
//    <name> peri12_task2 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400183F8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK2 ) </loc>
//      <o.0..0> peri12_task2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK2  -----------------------------
// SVD Line: 20386

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK2
//    <name> REG_P12_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183F8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK2 = (pte_bus_REG_P12_TASK2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK2_peri12_task2 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK3  --------------------------
// SVD Line: 20403

unsigned int pte_bus_REG_P12_TASK3 __AT (0x400183FC);



// ---------------------  Field Item: pte_bus_REG_P12_TASK3_peri12_task3  -------------------------
// SVD Line: 20412

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK3_peri12_task3
//    <name> peri12_task3 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400183FC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK3 ) </loc>
//      <o.0..0> peri12_task3
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK3  -----------------------------
// SVD Line: 20403

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK3
//    <name> REG_P12_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400183FC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK3 = (pte_bus_REG_P12_TASK3 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK3_peri12_task3 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK4  --------------------------
// SVD Line: 20420

unsigned int pte_bus_REG_P12_TASK4 __AT (0x40018400);



// ---------------------  Field Item: pte_bus_REG_P12_TASK4_peri12_task4  -------------------------
// SVD Line: 20429

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK4_peri12_task4
//    <name> peri12_task4 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018400) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK4 ) </loc>
//      <o.0..0> peri12_task4
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK4  -----------------------------
// SVD Line: 20420

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK4
//    <name> REG_P12_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018400) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK4 = (pte_bus_REG_P12_TASK4 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK4_peri12_task4 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK5  --------------------------
// SVD Line: 20437

unsigned int pte_bus_REG_P12_TASK5 __AT (0x40018404);



// ---------------------  Field Item: pte_bus_REG_P12_TASK5_peri12_task5  -------------------------
// SVD Line: 20446

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK5_peri12_task5
//    <name> peri12_task5 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018404) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK5 ) </loc>
//      <o.0..0> peri12_task5
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK5  -----------------------------
// SVD Line: 20437

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK5
//    <name> REG_P12_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018404) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK5 = (pte_bus_REG_P12_TASK5 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK5_peri12_task5 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK6  --------------------------
// SVD Line: 20454

unsigned int pte_bus_REG_P12_TASK6 __AT (0x40018408);



// ---------------------  Field Item: pte_bus_REG_P12_TASK6_peri12_task6  -------------------------
// SVD Line: 20463

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK6_peri12_task6
//    <name> peri12_task6 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018408) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK6 ) </loc>
//      <o.0..0> peri12_task6
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK6  -----------------------------
// SVD Line: 20454

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK6
//    <name> REG_P12_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018408) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK6 = (pte_bus_REG_P12_TASK6 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK6_peri12_task6 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK7  --------------------------
// SVD Line: 20471

unsigned int pte_bus_REG_P12_TASK7 __AT (0x4001840C);



// ---------------------  Field Item: pte_bus_REG_P12_TASK7_peri12_task7  -------------------------
// SVD Line: 20480

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK7_peri12_task7
//    <name> peri12_task7 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001840C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK7 ) </loc>
//      <o.0..0> peri12_task7
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK7  -----------------------------
// SVD Line: 20471

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK7
//    <name> REG_P12_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001840C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK7 = (pte_bus_REG_P12_TASK7 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK7_peri12_task7 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK8  --------------------------
// SVD Line: 20488

unsigned int pte_bus_REG_P12_TASK8 __AT (0x40018410);



// ---------------------  Field Item: pte_bus_REG_P12_TASK8_peri12_task8  -------------------------
// SVD Line: 20497

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK8_peri12_task8
//    <name> peri12_task8 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018410) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK8 ) </loc>
//      <o.0..0> peri12_task8
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK8  -----------------------------
// SVD Line: 20488

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK8
//    <name> REG_P12_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018410) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK8 = (pte_bus_REG_P12_TASK8 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK8_peri12_task8 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK9  --------------------------
// SVD Line: 20505

unsigned int pte_bus_REG_P12_TASK9 __AT (0x40018414);



// ---------------------  Field Item: pte_bus_REG_P12_TASK9_peri12_task9  -------------------------
// SVD Line: 20514

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK9_peri12_task9
//    <name> peri12_task9 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018414) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK9 ) </loc>
//      <o.0..0> peri12_task9
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_TASK9  -----------------------------
// SVD Line: 20505

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK9
//    <name> REG_P12_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018414) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK9 = (pte_bus_REG_P12_TASK9 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK9_peri12_task9 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK10  -------------------------
// SVD Line: 20522

unsigned int pte_bus_REG_P12_TASK10 __AT (0x40018418);



// --------------------  Field Item: pte_bus_REG_P12_TASK10_peri12_task10  ------------------------
// SVD Line: 20531

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK10_peri12_task10
//    <name> peri12_task10 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018418) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK10 ) </loc>
//      <o.0..0> peri12_task10
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK10  -----------------------------
// SVD Line: 20522

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK10
//    <name> REG_P12_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018418) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK10 = (pte_bus_REG_P12_TASK10 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK10_peri12_task10 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK11  -------------------------
// SVD Line: 20539

unsigned int pte_bus_REG_P12_TASK11 __AT (0x4001841C);



// --------------------  Field Item: pte_bus_REG_P12_TASK11_peri12_task11  ------------------------
// SVD Line: 20548

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK11_peri12_task11
//    <name> peri12_task11 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001841C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK11 ) </loc>
//      <o.0..0> peri12_task11
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK11  -----------------------------
// SVD Line: 20539

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK11
//    <name> REG_P12_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001841C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK11 = (pte_bus_REG_P12_TASK11 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK11_peri12_task11 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK12  -------------------------
// SVD Line: 20556

unsigned int pte_bus_REG_P12_TASK12 __AT (0x40018420);



// --------------------  Field Item: pte_bus_REG_P12_TASK12_peri12_task12  ------------------------
// SVD Line: 20565

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK12_peri12_task12
//    <name> peri12_task12 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018420) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK12 ) </loc>
//      <o.0..0> peri12_task12
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK12  -----------------------------
// SVD Line: 20556

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK12
//    <name> REG_P12_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018420) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK12 = (pte_bus_REG_P12_TASK12 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK12_peri12_task12 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK13  -------------------------
// SVD Line: 20573

unsigned int pte_bus_REG_P12_TASK13 __AT (0x40018424);



// --------------------  Field Item: pte_bus_REG_P12_TASK13_peri12_task13  ------------------------
// SVD Line: 20582

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK13_peri12_task13
//    <name> peri12_task13 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018424) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK13 ) </loc>
//      <o.0..0> peri12_task13
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK13  -----------------------------
// SVD Line: 20573

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK13
//    <name> REG_P12_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018424) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK13 = (pte_bus_REG_P12_TASK13 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK13_peri12_task13 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK14  -------------------------
// SVD Line: 20590

unsigned int pte_bus_REG_P12_TASK14 __AT (0x40018428);



// --------------------  Field Item: pte_bus_REG_P12_TASK14_peri12_task14  ------------------------
// SVD Line: 20599

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK14_peri12_task14
//    <name> peri12_task14 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018428) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK14 ) </loc>
//      <o.0..0> peri12_task14
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK14  -----------------------------
// SVD Line: 20590

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK14
//    <name> REG_P12_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018428) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK14 = (pte_bus_REG_P12_TASK14 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK14_peri12_task14 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_TASK15  -------------------------
// SVD Line: 20607

unsigned int pte_bus_REG_P12_TASK15 __AT (0x4001842C);



// --------------------  Field Item: pte_bus_REG_P12_TASK15_peri12_task15  ------------------------
// SVD Line: 20616

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK15_peri12_task15
//    <name> peri12_task15 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001842C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_TASK15 ) </loc>
//      <o.0..0> peri12_task15
//    </check>
//  </item>
//  


// -------------------------  Register RTree: pte_bus_REG_P12_TASK15  -----------------------------
// SVD Line: 20607

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_TASK15
//    <name> REG_P12_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001842C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_TASK15 = (pte_bus_REG_P12_TASK15 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_TASK15_peri12_task15 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK0  ------------------------
// SVD Line: 20624

unsigned int pte_bus_REG_P12_SUB_TASK0 __AT (0x40018430);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK0_peri12_sub_task0_chidx  ------------------
// SVD Line: 20633

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK0_peri12_sub_task0_chidx
//    <name> peri12_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018430) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK0 = (pte_bus_REG_P12_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK0  ---------------------------
// SVD Line: 20624

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK0
//    <name> REG_P12_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018430) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK0 = (pte_bus_REG_P12_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK0_peri12_sub_task0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK1  ------------------------
// SVD Line: 20641

unsigned int pte_bus_REG_P12_SUB_TASK1 __AT (0x40018434);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK1_peri12_sub_task1_chidx  ------------------
// SVD Line: 20650

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK1_peri12_sub_task1_chidx
//    <name> peri12_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018434) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK1 = (pte_bus_REG_P12_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK1  ---------------------------
// SVD Line: 20641

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK1
//    <name> REG_P12_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018434) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK1 = (pte_bus_REG_P12_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK1_peri12_sub_task1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK2  ------------------------
// SVD Line: 20658

unsigned int pte_bus_REG_P12_SUB_TASK2 __AT (0x40018438);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK2_peri12_sub_task2_chidx  ------------------
// SVD Line: 20667

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK2_peri12_sub_task2_chidx
//    <name> peri12_sub_task2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018438) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK2 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK2 = (pte_bus_REG_P12_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK2  ---------------------------
// SVD Line: 20658

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK2
//    <name> REG_P12_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018438) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK2 = (pte_bus_REG_P12_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK2_peri12_sub_task2_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK3  ------------------------
// SVD Line: 20675

unsigned int pte_bus_REG_P12_SUB_TASK3 __AT (0x4001843C);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK3_peri12_sub_task3_chidx  ------------------
// SVD Line: 20684

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK3_peri12_sub_task3_chidx
//    <name> peri12_sub_task3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001843C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK3 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK3 = (pte_bus_REG_P12_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK3  ---------------------------
// SVD Line: 20675

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK3
//    <name> REG_P12_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001843C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK3 = (pte_bus_REG_P12_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK3_peri12_sub_task3_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK4  ------------------------
// SVD Line: 20692

unsigned int pte_bus_REG_P12_SUB_TASK4 __AT (0x40018440);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK4_peri12_sub_task4_chidx  ------------------
// SVD Line: 20701

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK4_peri12_sub_task4_chidx
//    <name> peri12_sub_task4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018440) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK4 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK4 = (pte_bus_REG_P12_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK4  ---------------------------
// SVD Line: 20692

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK4
//    <name> REG_P12_SUB_TASK4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018440) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK4 = (pte_bus_REG_P12_SUB_TASK4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK4_peri12_sub_task4_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK5  ------------------------
// SVD Line: 20709

unsigned int pte_bus_REG_P12_SUB_TASK5 __AT (0x40018444);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK5_peri12_sub_task5_chidx  ------------------
// SVD Line: 20718

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK5_peri12_sub_task5_chidx
//    <name> peri12_sub_task5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018444) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK5 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK5 = (pte_bus_REG_P12_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK5  ---------------------------
// SVD Line: 20709

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK5
//    <name> REG_P12_SUB_TASK5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018444) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK5 = (pte_bus_REG_P12_SUB_TASK5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK5_peri12_sub_task5_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK6  ------------------------
// SVD Line: 20726

unsigned int pte_bus_REG_P12_SUB_TASK6 __AT (0x40018448);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK6_peri12_sub_task6_chidx  ------------------
// SVD Line: 20735

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK6_peri12_sub_task6_chidx
//    <name> peri12_sub_task6_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018448) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK6 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK6 = (pte_bus_REG_P12_SUB_TASK6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK6  ---------------------------
// SVD Line: 20726

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK6
//    <name> REG_P12_SUB_TASK6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018448) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK6 = (pte_bus_REG_P12_SUB_TASK6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK6_peri12_sub_task6_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK7  ------------------------
// SVD Line: 20743

unsigned int pte_bus_REG_P12_SUB_TASK7 __AT (0x4001844C);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK7_peri12_sub_task7_chidx  ------------------
// SVD Line: 20752

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK7_peri12_sub_task7_chidx
//    <name> peri12_sub_task7_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001844C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK7 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK7 = (pte_bus_REG_P12_SUB_TASK7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK7  ---------------------------
// SVD Line: 20743

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK7
//    <name> REG_P12_SUB_TASK7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001844C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK7 = (pte_bus_REG_P12_SUB_TASK7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK7_peri12_sub_task7_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK8  ------------------------
// SVD Line: 20760

unsigned int pte_bus_REG_P12_SUB_TASK8 __AT (0x40018450);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK8_peri12_sub_task8_chidx  ------------------
// SVD Line: 20769

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK8_peri12_sub_task8_chidx
//    <name> peri12_sub_task8_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018450) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK8 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK8 = (pte_bus_REG_P12_SUB_TASK8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK8  ---------------------------
// SVD Line: 20760

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK8
//    <name> REG_P12_SUB_TASK8 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018450) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK8 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK8 = (pte_bus_REG_P12_SUB_TASK8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK8_peri12_sub_task8_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK9  ------------------------
// SVD Line: 20777

unsigned int pte_bus_REG_P12_SUB_TASK9 __AT (0x40018454);



// --------------  Field Item: pte_bus_REG_P12_SUB_TASK9_peri12_sub_task9_chidx  ------------------
// SVD Line: 20786

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK9_peri12_sub_task9_chidx
//    <name> peri12_sub_task9_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018454) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK9 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK9 = (pte_bus_REG_P12_SUB_TASK9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P12_SUB_TASK9  ---------------------------
// SVD Line: 20777

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK9
//    <name> REG_P12_SUB_TASK9 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018454) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK9 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK9 = (pte_bus_REG_P12_SUB_TASK9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK9_peri12_sub_task9_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK10  -----------------------
// SVD Line: 20794

unsigned int pte_bus_REG_P12_SUB_TASK10 __AT (0x40018458);



// -------------  Field Item: pte_bus_REG_P12_SUB_TASK10_peri12_sub_task10_chidx  -----------------
// SVD Line: 20803

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK10_peri12_sub_task10_chidx
//    <name> peri12_sub_task10_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018458) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK10 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK10 = (pte_bus_REG_P12_SUB_TASK10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK10  ---------------------------
// SVD Line: 20794

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK10
//    <name> REG_P12_SUB_TASK10 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018458) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK10 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK10 = (pte_bus_REG_P12_SUB_TASK10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK10_peri12_sub_task10_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK11  -----------------------
// SVD Line: 20811

unsigned int pte_bus_REG_P12_SUB_TASK11 __AT (0x4001845C);



// -------------  Field Item: pte_bus_REG_P12_SUB_TASK11_peri12_sub_task11_chidx  -----------------
// SVD Line: 20820

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK11_peri12_sub_task11_chidx
//    <name> peri12_sub_task11_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001845C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK11 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK11 = (pte_bus_REG_P12_SUB_TASK11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK11  ---------------------------
// SVD Line: 20811

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK11
//    <name> REG_P12_SUB_TASK11 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001845C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK11 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK11 = (pte_bus_REG_P12_SUB_TASK11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK11_peri12_sub_task11_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK12  -----------------------
// SVD Line: 20828

unsigned int pte_bus_REG_P12_SUB_TASK12 __AT (0x40018460);



// -------------  Field Item: pte_bus_REG_P12_SUB_TASK12_peri12_sub_task12_chidx  -----------------
// SVD Line: 20837

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK12_peri12_sub_task12_chidx
//    <name> peri12_sub_task12_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018460) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK12 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK12 = (pte_bus_REG_P12_SUB_TASK12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK12  ---------------------------
// SVD Line: 20828

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK12
//    <name> REG_P12_SUB_TASK12 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018460) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK12 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK12 = (pte_bus_REG_P12_SUB_TASK12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK12_peri12_sub_task12_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK13  -----------------------
// SVD Line: 20845

unsigned int pte_bus_REG_P12_SUB_TASK13 __AT (0x40018464);



// -------------  Field Item: pte_bus_REG_P12_SUB_TASK13_peri12_sub_task13_chidx  -----------------
// SVD Line: 20854

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK13_peri12_sub_task13_chidx
//    <name> peri12_sub_task13_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018464) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK13 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK13 = (pte_bus_REG_P12_SUB_TASK13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK13  ---------------------------
// SVD Line: 20845

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK13
//    <name> REG_P12_SUB_TASK13 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018464) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK13 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK13 = (pte_bus_REG_P12_SUB_TASK13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK13_peri12_sub_task13_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK14  -----------------------
// SVD Line: 20862

unsigned int pte_bus_REG_P12_SUB_TASK14 __AT (0x40018468);



// -------------  Field Item: pte_bus_REG_P12_SUB_TASK14_peri12_sub_task14_chidx  -----------------
// SVD Line: 20871

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK14_peri12_sub_task14_chidx
//    <name> peri12_sub_task14_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018468) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK14 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK14 = (pte_bus_REG_P12_SUB_TASK14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK14  ---------------------------
// SVD Line: 20862

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK14
//    <name> REG_P12_SUB_TASK14 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018468) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK14 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK14 = (pte_bus_REG_P12_SUB_TASK14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK14_peri12_sub_task14_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_SUB_TASK15  -----------------------
// SVD Line: 20879

unsigned int pte_bus_REG_P12_SUB_TASK15 __AT (0x4001846C);



// -------------  Field Item: pte_bus_REG_P12_SUB_TASK15_peri12_sub_task15_chidx  -----------------
// SVD Line: 20888

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK15_peri12_sub_task15_chidx
//    <name> peri12_sub_task15_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001846C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_SUB_TASK15 >> 0) & 0xFF), ((pte_bus_REG_P12_SUB_TASK15 = (pte_bus_REG_P12_SUB_TASK15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_SUB_TASK15  ---------------------------
// SVD Line: 20879

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK15
//    <name> REG_P12_SUB_TASK15 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001846C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_SUB_TASK15 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_SUB_TASK15 = (pte_bus_REG_P12_SUB_TASK15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_SUB_TASK15_peri12_sub_task15_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P12_EVENT  --------------------------
// SVD Line: 20896

unsigned int pte_bus_REG_P12_EVENT __AT (0x40018470);



// ---------------------  Field Item: pte_bus_REG_P12_EVENT_peri12_event0  ------------------------
// SVD Line: 20905

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event0
//    <name> peri12_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40018470) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_EVENT ) </loc>
//      <o.0..0> peri12_event0
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P12_EVENT_peri12_event1  ------------------------
// SVD Line: 20911

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event1
//    <name> peri12_event1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40018470) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_EVENT ) </loc>
//      <o.1..1> peri12_event1
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P12_EVENT_peri12_event2  ------------------------
// SVD Line: 20917

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event2
//    <name> peri12_event2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40018470) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_EVENT ) </loc>
//      <o.2..2> peri12_event2
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P12_EVENT_peri12_event3  ------------------------
// SVD Line: 20923

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event3
//    <name> peri12_event3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40018470) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_EVENT ) </loc>
//      <o.3..3> peri12_event3
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P12_EVENT_peri12_event4  ------------------------
// SVD Line: 20929

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event4
//    <name> peri12_event4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40018470) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_EVENT ) </loc>
//      <o.4..4> peri12_event4
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P12_EVENT_peri12_event5  ------------------------
// SVD Line: 20935

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event5
//    <name> peri12_event5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40018470) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_EVENT ) </loc>
//      <o.5..5> peri12_event5
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P12_EVENT_peri12_event6  ------------------------
// SVD Line: 20941

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event6
//    <name> peri12_event6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40018470) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_EVENT ) </loc>
//      <o.6..6> peri12_event6
//    </check>
//  </item>
//  


// ---------------------  Field Item: pte_bus_REG_P12_EVENT_peri12_event7  ------------------------
// SVD Line: 20947

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event7
//    <name> peri12_event7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40018470) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P12_EVENT ) </loc>
//      <o.7..7> peri12_event7
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P12_EVENT  -----------------------------
// SVD Line: 20896

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_EVENT
//    <name> REG_P12_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018470) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_EVENT = (pte_bus_REG_P12_EVENT & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event0 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event1 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event2 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event3 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event4 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event5 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event6 </item>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_EVENT_peri12_event7 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT0  -----------------------
// SVD Line: 20955

unsigned int pte_bus_REG_P12_PUB_EVENT0 __AT (0x40018474);



// -------------  Field Item: pte_bus_REG_P12_PUB_EVENT0_peri12_pub_event0_chidx  -----------------
// SVD Line: 20964

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT0_peri12_pub_event0_chidx
//    <name> peri12_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018474) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P12_PUB_EVENT0 = (pte_bus_REG_P12_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT0  ---------------------------
// SVD Line: 20955

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT0
//    <name> REG_P12_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018474) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT0 = (pte_bus_REG_P12_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT0_peri12_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT1  -----------------------
// SVD Line: 20972

unsigned int pte_bus_REG_P12_PUB_EVENT1 __AT (0x40018478);



// -------------  Field Item: pte_bus_REG_P12_PUB_EVENT1_peri12_pub_event1_chidx  -----------------
// SVD Line: 20981

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT1_peri12_pub_event1_chidx
//    <name> peri12_pub_event1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018478) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_PUB_EVENT1 >> 0) & 0xFF), ((pte_bus_REG_P12_PUB_EVENT1 = (pte_bus_REG_P12_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT1  ---------------------------
// SVD Line: 20972

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT1
//    <name> REG_P12_PUB_EVENT1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018478) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT1 = (pte_bus_REG_P12_PUB_EVENT1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT1_peri12_pub_event1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT2  -----------------------
// SVD Line: 20989

unsigned int pte_bus_REG_P12_PUB_EVENT2 __AT (0x4001847C);



// -------------  Field Item: pte_bus_REG_P12_PUB_EVENT2_peri12_pub_event2_chidx  -----------------
// SVD Line: 20998

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT2_peri12_pub_event2_chidx
//    <name> peri12_pub_event2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001847C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_PUB_EVENT2 >> 0) & 0xFF), ((pte_bus_REG_P12_PUB_EVENT2 = (pte_bus_REG_P12_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT2  ---------------------------
// SVD Line: 20989

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT2
//    <name> REG_P12_PUB_EVENT2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001847C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT2 = (pte_bus_REG_P12_PUB_EVENT2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT2_peri12_pub_event2_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT3  -----------------------
// SVD Line: 21006

unsigned int pte_bus_REG_P12_PUB_EVENT3 __AT (0x40018480);



// -------------  Field Item: pte_bus_REG_P12_PUB_EVENT3_peri12_pub_event3_chidx  -----------------
// SVD Line: 21015

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT3_peri12_pub_event3_chidx
//    <name> peri12_pub_event3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018480) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_PUB_EVENT3 >> 0) & 0xFF), ((pte_bus_REG_P12_PUB_EVENT3 = (pte_bus_REG_P12_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT3  ---------------------------
// SVD Line: 21006

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT3
//    <name> REG_P12_PUB_EVENT3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018480) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT3 = (pte_bus_REG_P12_PUB_EVENT3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT3_peri12_pub_event3_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT4  -----------------------
// SVD Line: 21023

unsigned int pte_bus_REG_P12_PUB_EVENT4 __AT (0x40018484);



// -------------  Field Item: pte_bus_REG_P12_PUB_EVENT4_peri12_pub_event4_chidx  -----------------
// SVD Line: 21032

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT4_peri12_pub_event4_chidx
//    <name> peri12_pub_event4_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018484) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_PUB_EVENT4 >> 0) & 0xFF), ((pte_bus_REG_P12_PUB_EVENT4 = (pte_bus_REG_P12_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT4  ---------------------------
// SVD Line: 21023

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT4
//    <name> REG_P12_PUB_EVENT4 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018484) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT4 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT4 = (pte_bus_REG_P12_PUB_EVENT4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT4_peri12_pub_event4_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT5  -----------------------
// SVD Line: 21040

unsigned int pte_bus_REG_P12_PUB_EVENT5 __AT (0x40018488);



// -------------  Field Item: pte_bus_REG_P12_PUB_EVENT5_peri12_pub_event5_chidx  -----------------
// SVD Line: 21049

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT5_peri12_pub_event5_chidx
//    <name> peri12_pub_event5_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018488) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_PUB_EVENT5 >> 0) & 0xFF), ((pte_bus_REG_P12_PUB_EVENT5 = (pte_bus_REG_P12_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT5  ---------------------------
// SVD Line: 21040

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT5
//    <name> REG_P12_PUB_EVENT5 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018488) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT5 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT5 = (pte_bus_REG_P12_PUB_EVENT5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT5_peri12_pub_event5_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT6  -----------------------
// SVD Line: 21057

unsigned int pte_bus_REG_P12_PUB_EVENT6 __AT (0x4001848C);



// -------------  Field Item: pte_bus_REG_P12_PUB_EVENT6_peri12_pub_event6_chidx  -----------------
// SVD Line: 21066

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT6_peri12_pub_event6_chidx
//    <name> peri12_pub_event6_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001848C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_PUB_EVENT6 >> 0) & 0xFF), ((pte_bus_REG_P12_PUB_EVENT6 = (pte_bus_REG_P12_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT6  ---------------------------
// SVD Line: 21057

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT6
//    <name> REG_P12_PUB_EVENT6 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001848C) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT6 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT6 = (pte_bus_REG_P12_PUB_EVENT6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT6_peri12_pub_event6_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P12_PUB_EVENT7  -----------------------
// SVD Line: 21074

unsigned int pte_bus_REG_P12_PUB_EVENT7 __AT (0x40018490);



// -------------  Field Item: pte_bus_REG_P12_PUB_EVENT7_peri12_pub_event7_chidx  -----------------
// SVD Line: 21083

//  <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT7_peri12_pub_event7_chidx
//    <name> peri12_pub_event7_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40018490) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P12_PUB_EVENT7 >> 0) & 0xFF), ((pte_bus_REG_P12_PUB_EVENT7 = (pte_bus_REG_P12_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P12_PUB_EVENT7  ---------------------------
// SVD Line: 21074

//  <rtree> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT7
//    <name> REG_P12_PUB_EVENT7 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40018490) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P12_PUB_EVENT7 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P12_PUB_EVENT7 = (pte_bus_REG_P12_PUB_EVENT7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P12_PUB_EVENT7_peri12_pub_event7_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P13_TASK0  --------------------------
// SVD Line: 21091

unsigned int pte_bus_REG_P13_TASK0 __AT (0x400184A0);



// ---------------------  Field Item: pte_bus_REG_P13_TASK0_peri13_task0  -------------------------
// SVD Line: 21100

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK0_peri13_task0
//    <name> peri13_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400184A0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P13_TASK0 ) </loc>
//      <o.0..0> peri13_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P13_TASK0  -----------------------------
// SVD Line: 21091

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_TASK0
//    <name> REG_P13_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184A0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK0 = (pte_bus_REG_P13_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK0_peri13_task0 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P13_TASK1  --------------------------
// SVD Line: 21108

unsigned int pte_bus_REG_P13_TASK1 __AT (0x400184A4);



// ---------------------  Field Item: pte_bus_REG_P13_TASK1_peri13_task1  -------------------------
// SVD Line: 21117

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK1_peri13_task1
//    <name> peri13_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400184A4) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P13_TASK1 ) </loc>
//      <o.0..0> peri13_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P13_TASK1  -----------------------------
// SVD Line: 21108

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_TASK1
//    <name> REG_P13_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184A4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK1 = (pte_bus_REG_P13_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK1_peri13_task1 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P13_TASK2  --------------------------
// SVD Line: 21125

unsigned int pte_bus_REG_P13_TASK2 __AT (0x400184A8);



// ---------------------  Field Item: pte_bus_REG_P13_TASK2_peri13_task2  -------------------------
// SVD Line: 21134

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK2_peri13_task2
//    <name> peri13_task2 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400184A8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P13_TASK2 ) </loc>
//      <o.0..0> peri13_task2
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P13_TASK2  -----------------------------
// SVD Line: 21125

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_TASK2
//    <name> REG_P13_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184A8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK2 = (pte_bus_REG_P13_TASK2 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK2_peri13_task2 </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P13_TASK3  --------------------------
// SVD Line: 21142

unsigned int pte_bus_REG_P13_TASK3 __AT (0x400184AC);



// ---------------------  Field Item: pte_bus_REG_P13_TASK3_peri13_task3  -------------------------
// SVD Line: 21151

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK3_peri13_task3
//    <name> peri13_task3 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400184AC) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P13_TASK3 ) </loc>
//      <o.0..0> peri13_task3
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P13_TASK3  -----------------------------
// SVD Line: 21142

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_TASK3
//    <name> REG_P13_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184AC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_TASK3 = (pte_bus_REG_P13_TASK3 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_TASK3_peri13_task3 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P13_SUB_TASK0  ------------------------
// SVD Line: 21159

unsigned int pte_bus_REG_P13_SUB_TASK0 __AT (0x400184B0);



// --------------  Field Item: pte_bus_REG_P13_SUB_TASK0_peri13_sub_task0_chidx  ------------------
// SVD Line: 21168

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK0_peri13_sub_task0_chidx
//    <name> peri13_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400184B0) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P13_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P13_SUB_TASK0 = (pte_bus_REG_P13_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P13_SUB_TASK0  ---------------------------
// SVD Line: 21159

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK0
//    <name> REG_P13_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184B0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK0 = (pte_bus_REG_P13_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK0_peri13_sub_task0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P13_SUB_TASK1  ------------------------
// SVD Line: 21176

unsigned int pte_bus_REG_P13_SUB_TASK1 __AT (0x400184B4);



// --------------  Field Item: pte_bus_REG_P13_SUB_TASK1_peri13_sub_task1_chidx  ------------------
// SVD Line: 21185

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK1_peri13_sub_task1_chidx
//    <name> peri13_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400184B4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P13_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P13_SUB_TASK1 = (pte_bus_REG_P13_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P13_SUB_TASK1  ---------------------------
// SVD Line: 21176

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK1
//    <name> REG_P13_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184B4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK1 = (pte_bus_REG_P13_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK1_peri13_sub_task1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P13_SUB_TASK2  ------------------------
// SVD Line: 21193

unsigned int pte_bus_REG_P13_SUB_TASK2 __AT (0x400184B8);



// --------------  Field Item: pte_bus_REG_P13_SUB_TASK2_peri13_sub_task2_chidx  ------------------
// SVD Line: 21202

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK2_peri13_sub_task2_chidx
//    <name> peri13_sub_task2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400184B8) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P13_SUB_TASK2 >> 0) & 0xFF), ((pte_bus_REG_P13_SUB_TASK2 = (pte_bus_REG_P13_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P13_SUB_TASK2  ---------------------------
// SVD Line: 21193

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK2
//    <name> REG_P13_SUB_TASK2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184B8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK2 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK2 = (pte_bus_REG_P13_SUB_TASK2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK2_peri13_sub_task2_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P13_SUB_TASK3  ------------------------
// SVD Line: 21210

unsigned int pte_bus_REG_P13_SUB_TASK3 __AT (0x400184BC);



// --------------  Field Item: pte_bus_REG_P13_SUB_TASK3_peri13_sub_task3_chidx  ------------------
// SVD Line: 21219

//  <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK3_peri13_sub_task3_chidx
//    <name> peri13_sub_task3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400184BC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P13_SUB_TASK3 >> 0) & 0xFF), ((pte_bus_REG_P13_SUB_TASK3 = (pte_bus_REG_P13_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P13_SUB_TASK3  ---------------------------
// SVD Line: 21210

//  <rtree> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK3
//    <name> REG_P13_SUB_TASK3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184BC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P13_SUB_TASK3 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P13_SUB_TASK3 = (pte_bus_REG_P13_SUB_TASK3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P13_SUB_TASK3_peri13_sub_task3_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P14_TASK0  --------------------------
// SVD Line: 21227

unsigned int pte_bus_REG_P14_TASK0 __AT (0x400184C0);



// ---------------------  Field Item: pte_bus_REG_P14_TASK0_peri14_task0  -------------------------
// SVD Line: 21236

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_TASK0_peri14_task0
//    <name> peri14_task0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400184C0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P14_TASK0 ) </loc>
//      <o.0..0> peri14_task0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P14_TASK0  -----------------------------
// SVD Line: 21227

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_TASK0
//    <name> REG_P14_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184C0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_TASK0 = (pte_bus_REG_P14_TASK0 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_TASK0_peri14_task0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P14_SUB_TASK0  ------------------------
// SVD Line: 21244

unsigned int pte_bus_REG_P14_SUB_TASK0 __AT (0x400184C4);



// --------------  Field Item: pte_bus_REG_P14_SUB_TASK0_peri14_sub_task0_chidx  ------------------
// SVD Line: 21253

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_SUB_TASK0_peri14_sub_task0_chidx
//    <name> peri14_sub_task0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400184C4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P14_SUB_TASK0 >> 0) & 0xFF), ((pte_bus_REG_P14_SUB_TASK0 = (pte_bus_REG_P14_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P14_SUB_TASK0  ---------------------------
// SVD Line: 21244

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_SUB_TASK0
//    <name> REG_P14_SUB_TASK0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184C4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_SUB_TASK0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_SUB_TASK0 = (pte_bus_REG_P14_SUB_TASK0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_SUB_TASK0_peri14_sub_task0_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P14_TASK1  --------------------------
// SVD Line: 21261

unsigned int pte_bus_REG_P14_TASK1 __AT (0x400184C8);



// ---------------------  Field Item: pte_bus_REG_P14_TASK1_peri14_task1  -------------------------
// SVD Line: 21270

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_TASK1_peri14_task1
//    <name> peri14_task1 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400184C8) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P14_TASK1 ) </loc>
//      <o.0..0> peri14_task1
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P14_TASK1  -----------------------------
// SVD Line: 21261

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_TASK1
//    <name> REG_P14_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184C8) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_TASK1 = (pte_bus_REG_P14_TASK1 & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_TASK1_peri14_task1 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P14_SUB_TASK1  ------------------------
// SVD Line: 21278

unsigned int pte_bus_REG_P14_SUB_TASK1 __AT (0x400184CC);



// --------------  Field Item: pte_bus_REG_P14_SUB_TASK1_peri14_sub_task1_chidx  ------------------
// SVD Line: 21287

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_SUB_TASK1_peri14_sub_task1_chidx
//    <name> peri14_sub_task1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400184CC) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P14_SUB_TASK1 >> 0) & 0xFF), ((pte_bus_REG_P14_SUB_TASK1 = (pte_bus_REG_P14_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register RTree: pte_bus_REG_P14_SUB_TASK1  ---------------------------
// SVD Line: 21278

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_SUB_TASK1
//    <name> REG_P14_SUB_TASK1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184CC) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_SUB_TASK1 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_SUB_TASK1 = (pte_bus_REG_P14_SUB_TASK1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_SUB_TASK1_peri14_sub_task1_chidx </item>
//  </rtree>
//  


// ----------------------  Register Item Address: pte_bus_REG_P14_EVENT  --------------------------
// SVD Line: 21295

unsigned int pte_bus_REG_P14_EVENT __AT (0x400184F0);



// ---------------------  Field Item: pte_bus_REG_P14_EVENT_peri14_event0  ------------------------
// SVD Line: 21304

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_EVENT_peri14_event0
//    <name> peri14_event0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400184F0) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) pte_bus_REG_P14_EVENT ) </loc>
//      <o.0..0> peri14_event0
//    </check>
//  </item>
//  


// --------------------------  Register RTree: pte_bus_REG_P14_EVENT  -----------------------------
// SVD Line: 21295

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_EVENT
//    <name> REG_P14_EVENT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184F0) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_EVENT >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_EVENT = (pte_bus_REG_P14_EVENT & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_EVENT_peri14_event0 </item>
//  </rtree>
//  


// --------------------  Register Item Address: pte_bus_REG_P14_PUB_EVENT0  -----------------------
// SVD Line: 21312

unsigned int pte_bus_REG_P14_PUB_EVENT0 __AT (0x400184F4);



// -------------  Field Item: pte_bus_REG_P14_PUB_EVENT0_peri14_pub_event0_chidx  -----------------
// SVD Line: 21321

//  <item> SFDITEM_FIELD__pte_bus_REG_P14_PUB_EVENT0_peri14_pub_event0_chidx
//    <name> peri14_pub_event0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400184F4) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((pte_bus_REG_P14_PUB_EVENT0 >> 0) & 0xFF), ((pte_bus_REG_P14_PUB_EVENT0 = (pte_bus_REG_P14_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: pte_bus_REG_P14_PUB_EVENT0  ---------------------------
// SVD Line: 21312

//  <rtree> SFDITEM_REG__pte_bus_REG_P14_PUB_EVENT0
//    <name> REG_P14_PUB_EVENT0 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400184F4) reg description: </i>
//    <loc> ( (unsigned int)((pte_bus_REG_P14_PUB_EVENT0 >> 0) & 0xFFFFFFFF), ((pte_bus_REG_P14_PUB_EVENT0 = (pte_bus_REG_P14_PUB_EVENT0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__pte_bus_REG_P14_PUB_EVENT0_peri14_pub_event0_chidx </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: pte_bus  ------------------------------------
// SVD Line: 16363

//  <view> pte_bus
//    <name> pte_bus </name>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P1_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P2_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK16 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK17 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK18 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK19 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK20 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK21 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK22 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_TASK23 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK16 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK17 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK18 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK19 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK20 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK21 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK22 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_SUB_TASK23 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P3_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_SUB_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P4_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P5_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P6_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P6_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P6_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P6_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P7_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P8_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P9_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P10_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK16 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK17 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK18 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK19 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_TASK20 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK16 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK17 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK18 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK19 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_SUB_TASK20 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P11_PUB_EVENT8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK8 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK9 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK10 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK11 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK12 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK13 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK14 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_SUB_TASK15 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT4 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT5 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT6 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P12_PUB_EVENT7 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK2 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P13_SUB_TASK3 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_SUB_TASK0 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_SUB_TASK1 </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_EVENT </item>
//    <item> SFDITEM_REG__pte_bus_REG_P14_PUB_EVENT0 </item>
//  </view>
//  


// ----------------------  Register Item Address: ptec_REG_TASKS_CHG0_EN  -------------------------
// SVD Line: 21342

unsigned int ptec_REG_TASKS_CHG0_EN __AT (0x40019000);



// --------------------  Field Item: ptec_REG_TASKS_CHG0_EN_tasks_chg0_en  ------------------------
// SVD Line: 21351

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG0_EN_tasks_chg0_en
//    <name> tasks_chg0_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40019000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ptec_REG_TASKS_CHG0_EN ) </loc>
//      <o.0..0> tasks_chg0_en
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG0_EN  -----------------------------
// SVD Line: 21342

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG0_EN
//    <name> REG_TASKS_CHG0_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019000) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG0_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG0_EN = (ptec_REG_TASKS_CHG0_EN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG0_EN_tasks_chg0_en </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ptec_REG_TASKS_CHG1_EN  -------------------------
// SVD Line: 21359

unsigned int ptec_REG_TASKS_CHG1_EN __AT (0x40019004);



// --------------------  Field Item: ptec_REG_TASKS_CHG1_EN_tasks_chg1_en  ------------------------
// SVD Line: 21368

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG1_EN_tasks_chg1_en
//    <name> tasks_chg1_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40019004) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ptec_REG_TASKS_CHG1_EN ) </loc>
//      <o.0..0> tasks_chg1_en
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG1_EN  -----------------------------
// SVD Line: 21359

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG1_EN
//    <name> REG_TASKS_CHG1_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019004) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG1_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG1_EN = (ptec_REG_TASKS_CHG1_EN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG1_EN_tasks_chg1_en </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ptec_REG_TASKS_CHG2_EN  -------------------------
// SVD Line: 21376

unsigned int ptec_REG_TASKS_CHG2_EN __AT (0x40019008);



// --------------------  Field Item: ptec_REG_TASKS_CHG2_EN_tasks_chg2_en  ------------------------
// SVD Line: 21385

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG2_EN_tasks_chg2_en
//    <name> tasks_chg2_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40019008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ptec_REG_TASKS_CHG2_EN ) </loc>
//      <o.0..0> tasks_chg2_en
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG2_EN  -----------------------------
// SVD Line: 21376

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG2_EN
//    <name> REG_TASKS_CHG2_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019008) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG2_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG2_EN = (ptec_REG_TASKS_CHG2_EN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG2_EN_tasks_chg2_en </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ptec_REG_TASKS_CHG3_EN  -------------------------
// SVD Line: 21393

unsigned int ptec_REG_TASKS_CHG3_EN __AT (0x4001900C);



// --------------------  Field Item: ptec_REG_TASKS_CHG3_EN_tasks_chg3_en  ------------------------
// SVD Line: 21402

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG3_EN_tasks_chg3_en
//    <name> tasks_chg3_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001900C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ptec_REG_TASKS_CHG3_EN ) </loc>
//      <o.0..0> tasks_chg3_en
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG3_EN  -----------------------------
// SVD Line: 21393

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG3_EN
//    <name> REG_TASKS_CHG3_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001900C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG3_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG3_EN = (ptec_REG_TASKS_CHG3_EN & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG3_EN_tasks_chg3_en </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ptec_REG_TASKS_CHG0_DIS  -------------------------
// SVD Line: 21410

unsigned int ptec_REG_TASKS_CHG0_DIS __AT (0x40019010);



// -------------------  Field Item: ptec_REG_TASKS_CHG0_DIS_tasks_chg0_dis  -----------------------
// SVD Line: 21419

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG0_DIS_tasks_chg0_dis
//    <name> tasks_chg0_dis </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40019010) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ptec_REG_TASKS_CHG0_DIS ) </loc>
//      <o.0..0> tasks_chg0_dis
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG0_DIS  ----------------------------
// SVD Line: 21410

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG0_DIS
//    <name> REG_TASKS_CHG0_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019010) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG0_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG0_DIS = (ptec_REG_TASKS_CHG0_DIS & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG0_DIS_tasks_chg0_dis </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ptec_REG_TASKS_CHG1_DIS  -------------------------
// SVD Line: 21427

unsigned int ptec_REG_TASKS_CHG1_DIS __AT (0x40019014);



// -------------------  Field Item: ptec_REG_TASKS_CHG1_DIS_tasks_chg1_dis  -----------------------
// SVD Line: 21436

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG1_DIS_tasks_chg1_dis
//    <name> tasks_chg1_dis </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40019014) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ptec_REG_TASKS_CHG1_DIS ) </loc>
//      <o.0..0> tasks_chg1_dis
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG1_DIS  ----------------------------
// SVD Line: 21427

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG1_DIS
//    <name> REG_TASKS_CHG1_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019014) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG1_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG1_DIS = (ptec_REG_TASKS_CHG1_DIS & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG1_DIS_tasks_chg1_dis </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ptec_REG_TASKS_CHG2_DIS  -------------------------
// SVD Line: 21444

unsigned int ptec_REG_TASKS_CHG2_DIS __AT (0x40019018);



// -------------------  Field Item: ptec_REG_TASKS_CHG2_DIS_tasks_chg2_dis  -----------------------
// SVD Line: 21453

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG2_DIS_tasks_chg2_dis
//    <name> tasks_chg2_dis </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40019018) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ptec_REG_TASKS_CHG2_DIS ) </loc>
//      <o.0..0> tasks_chg2_dis
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG2_DIS  ----------------------------
// SVD Line: 21444

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG2_DIS
//    <name> REG_TASKS_CHG2_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019018) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG2_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG2_DIS = (ptec_REG_TASKS_CHG2_DIS & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG2_DIS_tasks_chg2_dis </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ptec_REG_TASKS_CHG3_DIS  -------------------------
// SVD Line: 21461

unsigned int ptec_REG_TASKS_CHG3_DIS __AT (0x4001901C);



// -------------------  Field Item: ptec_REG_TASKS_CHG3_DIS_tasks_chg3_dis  -----------------------
// SVD Line: 21470

//  <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG3_DIS_tasks_chg3_dis
//    <name> tasks_chg3_dis </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001901C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ptec_REG_TASKS_CHG3_DIS ) </loc>
//      <o.0..0> tasks_chg3_dis
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ptec_REG_TASKS_CHG3_DIS  ----------------------------
// SVD Line: 21461

//  <rtree> SFDITEM_REG__ptec_REG_TASKS_CHG3_DIS
//    <name> REG_TASKS_CHG3_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001901C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_TASKS_CHG3_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_TASKS_CHG3_DIS = (ptec_REG_TASKS_CHG3_DIS & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_TASKS_CHG3_DIS_tasks_chg3_dis </item>
//  </rtree>
//  


// --------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG0_EN  -----------------------
// SVD Line: 21478

unsigned int ptec_REG_SUB_TASKS_CHG0_EN __AT (0x40019020);



// ---------------  Field Item: ptec_REG_SUB_TASKS_CHG0_EN_sub_tasks_chg0_chidx  ------------------
// SVD Line: 21487

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG0_EN_sub_tasks_chg0_chidx
//    <name> sub_tasks_chg0_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40019020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ptec_REG_SUB_TASKS_CHG0_EN >> 0) & 0xFF), ((ptec_REG_SUB_TASKS_CHG0_EN = (ptec_REG_SUB_TASKS_CHG0_EN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG0_EN  ---------------------------
// SVD Line: 21478

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG0_EN
//    <name> REG_SUB_TASKS_CHG0_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019020) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG0_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG0_EN = (ptec_REG_SUB_TASKS_CHG0_EN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG0_EN_sub_tasks_chg0_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG1_EN  -----------------------
// SVD Line: 21495

unsigned int ptec_REG_SUB_TASKS_CHG1_EN __AT (0x40019024);



// ---------------  Field Item: ptec_REG_SUB_TASKS_CHG1_EN_sub_tasks_chg1_chidx  ------------------
// SVD Line: 21504

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG1_EN_sub_tasks_chg1_chidx
//    <name> sub_tasks_chg1_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40019024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ptec_REG_SUB_TASKS_CHG1_EN >> 0) & 0xFF), ((ptec_REG_SUB_TASKS_CHG1_EN = (ptec_REG_SUB_TASKS_CHG1_EN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG1_EN  ---------------------------
// SVD Line: 21495

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG1_EN
//    <name> REG_SUB_TASKS_CHG1_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019024) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG1_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG1_EN = (ptec_REG_SUB_TASKS_CHG1_EN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG1_EN_sub_tasks_chg1_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG2_EN  -----------------------
// SVD Line: 21512

unsigned int ptec_REG_SUB_TASKS_CHG2_EN __AT (0x40019028);



// ---------------  Field Item: ptec_REG_SUB_TASKS_CHG2_EN_sub_tasks_chg2_chidx  ------------------
// SVD Line: 21521

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG2_EN_sub_tasks_chg2_chidx
//    <name> sub_tasks_chg2_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40019028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ptec_REG_SUB_TASKS_CHG2_EN >> 0) & 0xFF), ((ptec_REG_SUB_TASKS_CHG2_EN = (ptec_REG_SUB_TASKS_CHG2_EN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG2_EN  ---------------------------
// SVD Line: 21512

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG2_EN
//    <name> REG_SUB_TASKS_CHG2_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019028) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG2_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG2_EN = (ptec_REG_SUB_TASKS_CHG2_EN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG2_EN_sub_tasks_chg2_chidx </item>
//  </rtree>
//  


// --------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG3_EN  -----------------------
// SVD Line: 21529

unsigned int ptec_REG_SUB_TASKS_CHG3_EN __AT (0x4001902C);



// ---------------  Field Item: ptec_REG_SUB_TASKS_CHG3_EN_sub_tasks_chg3_chidx  ------------------
// SVD Line: 21538

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG3_EN_sub_tasks_chg3_chidx
//    <name> sub_tasks_chg3_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001902C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ptec_REG_SUB_TASKS_CHG3_EN >> 0) & 0xFF), ((ptec_REG_SUB_TASKS_CHG3_EN = (ptec_REG_SUB_TASKS_CHG3_EN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG3_EN  ---------------------------
// SVD Line: 21529

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG3_EN
//    <name> REG_SUB_TASKS_CHG3_EN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001902C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG3_EN >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG3_EN = (ptec_REG_SUB_TASKS_CHG3_EN & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG3_EN_sub_tasks_chg3_chidx </item>
//  </rtree>
//  


// -------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG0_DIS  -----------------------
// SVD Line: 21546

unsigned int ptec_REG_SUB_TASKS_CHG0_DIS __AT (0x40019030);



// ------------  Field Item: ptec_REG_SUB_TASKS_CHG0_DIS_sub_tasks_chg0_dis_chidx  ----------------
// SVD Line: 21555

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG0_DIS_sub_tasks_chg0_dis_chidx
//    <name> sub_tasks_chg0_dis_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40019030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ptec_REG_SUB_TASKS_CHG0_DIS >> 0) & 0xFF), ((ptec_REG_SUB_TASKS_CHG0_DIS = (ptec_REG_SUB_TASKS_CHG0_DIS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG0_DIS  --------------------------
// SVD Line: 21546

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG0_DIS
//    <name> REG_SUB_TASKS_CHG0_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019030) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG0_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG0_DIS = (ptec_REG_SUB_TASKS_CHG0_DIS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG0_DIS_sub_tasks_chg0_dis_chidx </item>
//  </rtree>
//  


// -------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG1_DIS  -----------------------
// SVD Line: 21563

unsigned int ptec_REG_SUB_TASKS_CHG1_DIS __AT (0x40019034);



// ------------  Field Item: ptec_REG_SUB_TASKS_CHG1_DIS_sub_tasks_chg1_dis_chidx  ----------------
// SVD Line: 21572

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG1_DIS_sub_tasks_chg1_dis_chidx
//    <name> sub_tasks_chg1_dis_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40019034) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ptec_REG_SUB_TASKS_CHG1_DIS >> 0) & 0xFF), ((ptec_REG_SUB_TASKS_CHG1_DIS = (ptec_REG_SUB_TASKS_CHG1_DIS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG1_DIS  --------------------------
// SVD Line: 21563

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG1_DIS
//    <name> REG_SUB_TASKS_CHG1_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019034) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG1_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG1_DIS = (ptec_REG_SUB_TASKS_CHG1_DIS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG1_DIS_sub_tasks_chg1_dis_chidx </item>
//  </rtree>
//  


// -------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG2_DIS  -----------------------
// SVD Line: 21580

unsigned int ptec_REG_SUB_TASKS_CHG2_DIS __AT (0x40019038);



// ------------  Field Item: ptec_REG_SUB_TASKS_CHG2_DIS_sub_tasks_chg2_dis_chidx  ----------------
// SVD Line: 21589

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG2_DIS_sub_tasks_chg2_dis_chidx
//    <name> sub_tasks_chg2_dis_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40019038) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ptec_REG_SUB_TASKS_CHG2_DIS >> 0) & 0xFF), ((ptec_REG_SUB_TASKS_CHG2_DIS = (ptec_REG_SUB_TASKS_CHG2_DIS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG2_DIS  --------------------------
// SVD Line: 21580

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG2_DIS
//    <name> REG_SUB_TASKS_CHG2_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019038) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG2_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG2_DIS = (ptec_REG_SUB_TASKS_CHG2_DIS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG2_DIS_sub_tasks_chg2_dis_chidx </item>
//  </rtree>
//  


// -------------------  Register Item Address: ptec_REG_SUB_TASKS_CHG3_DIS  -----------------------
// SVD Line: 21597

unsigned int ptec_REG_SUB_TASKS_CHG3_DIS __AT (0x4001903C);



// ------------  Field Item: ptec_REG_SUB_TASKS_CHG3_DIS_sub_tasks_chg3_dis_chidx  ----------------
// SVD Line: 21606

//  <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG3_DIS_sub_tasks_chg3_dis_chidx
//    <name> sub_tasks_chg3_dis_chidx </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4001903C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ptec_REG_SUB_TASKS_CHG3_DIS >> 0) & 0xFF), ((ptec_REG_SUB_TASKS_CHG3_DIS = (ptec_REG_SUB_TASKS_CHG3_DIS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ptec_REG_SUB_TASKS_CHG3_DIS  --------------------------
// SVD Line: 21597

//  <rtree> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG3_DIS
//    <name> REG_SUB_TASKS_CHG3_DIS </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001903C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_SUB_TASKS_CHG3_DIS >> 0) & 0xFFFFFFFF), ((ptec_REG_SUB_TASKS_CHG3_DIS = (ptec_REG_SUB_TASKS_CHG3_DIS & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_SUB_TASKS_CHG3_DIS_sub_tasks_chg3_dis_chidx </item>
//  </rtree>
//  


// --------------------------  Register Item Address: ptec_REG_CHEN  ------------------------------
// SVD Line: 21614

unsigned int ptec_REG_CHEN __AT (0x40019100);



// -----------------------------  Field Item: ptec_REG_CHEN_chen  ---------------------------------
// SVD Line: 21623

//  <item> SFDITEM_FIELD__ptec_REG_CHEN_chen
//    <name> chen </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40019100) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ptec_REG_CHEN >> 0) & 0xFFFF), ((ptec_REG_CHEN = (ptec_REG_CHEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: ptec_REG_CHEN  ---------------------------------
// SVD Line: 21614

//  <rtree> SFDITEM_REG__ptec_REG_CHEN
//    <name> REG_CHEN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019100) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHEN >> 0) & 0xFFFFFFFF), ((ptec_REG_CHEN = (ptec_REG_CHEN & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHEN_chen </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHEN_set  ----------------------------
// SVD Line: 21631

unsigned int ptec_REG_CHEN_set __AT (0x40019104);



// -------------------------  Field Item: ptec_REG_CHEN_set_chen_set  -----------------------------
// SVD Line: 21640

//  <item> SFDITEM_FIELD__ptec_REG_CHEN_set_chen_set
//    <name> chen_set </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40019104) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ptec_REG_CHEN_set >> 0) & 0xFFFF), ((ptec_REG_CHEN_set = (ptec_REG_CHEN_set & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHEN_set  -------------------------------
// SVD Line: 21631

//  <rtree> SFDITEM_REG__ptec_REG_CHEN_set
//    <name> REG_CHEN_set </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019104) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHEN_set >> 0) & 0xFFFFFFFF), ((ptec_REG_CHEN_set = (ptec_REG_CHEN_set & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHEN_set_chen_set </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHEN_clr  ----------------------------
// SVD Line: 21648

unsigned int ptec_REG_CHEN_clr __AT (0x40019108);



// -------------------------  Field Item: ptec_REG_CHEN_clr_chen_clr  -----------------------------
// SVD Line: 21657

//  <item> SFDITEM_FIELD__ptec_REG_CHEN_clr_chen_clr
//    <name> chen_clr </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40019108) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ptec_REG_CHEN_clr >> 0) & 0xFFFF), ((ptec_REG_CHEN_clr = (ptec_REG_CHEN_clr & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHEN_clr  -------------------------------
// SVD Line: 21648

//  <rtree> SFDITEM_REG__ptec_REG_CHEN_clr
//    <name> REG_CHEN_clr </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019108) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHEN_clr >> 0) & 0xFFFFFFFF), ((ptec_REG_CHEN_clr = (ptec_REG_CHEN_clr & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHEN_clr_chen_clr </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHG0_MAP  ----------------------------
// SVD Line: 21665

unsigned int ptec_REG_CHG0_MAP __AT (0x40019200);



// -------------------------  Field Item: ptec_REG_CHG0_MAP_chg0_map  -----------------------------
// SVD Line: 21674

//  <item> SFDITEM_FIELD__ptec_REG_CHG0_MAP_chg0_map
//    <name> chg0_map </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40019200) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ptec_REG_CHG0_MAP >> 0) & 0xFFFF), ((ptec_REG_CHG0_MAP = (ptec_REG_CHG0_MAP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHG0_MAP  -------------------------------
// SVD Line: 21665

//  <rtree> SFDITEM_REG__ptec_REG_CHG0_MAP
//    <name> REG_CHG0_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019200) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHG0_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG0_MAP = (ptec_REG_CHG0_MAP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHG0_MAP_chg0_map </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHG1_MAP  ----------------------------
// SVD Line: 21682

unsigned int ptec_REG_CHG1_MAP __AT (0x40019204);



// -------------------------  Field Item: ptec_REG_CHG1_MAP_chg1_map  -----------------------------
// SVD Line: 21691

//  <item> SFDITEM_FIELD__ptec_REG_CHG1_MAP_chg1_map
//    <name> chg1_map </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40019204) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ptec_REG_CHG1_MAP >> 0) & 0xFFFF), ((ptec_REG_CHG1_MAP = (ptec_REG_CHG1_MAP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHG1_MAP  -------------------------------
// SVD Line: 21682

//  <rtree> SFDITEM_REG__ptec_REG_CHG1_MAP
//    <name> REG_CHG1_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019204) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHG1_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG1_MAP = (ptec_REG_CHG1_MAP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHG1_MAP_chg1_map </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHG2_MAP  ----------------------------
// SVD Line: 21699

unsigned int ptec_REG_CHG2_MAP __AT (0x40019208);



// -------------------------  Field Item: ptec_REG_CHG2_MAP_chg2_map  -----------------------------
// SVD Line: 21708

//  <item> SFDITEM_FIELD__ptec_REG_CHG2_MAP_chg2_map
//    <name> chg2_map </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40019208) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ptec_REG_CHG2_MAP >> 0) & 0xFFFF), ((ptec_REG_CHG2_MAP = (ptec_REG_CHG2_MAP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHG2_MAP  -------------------------------
// SVD Line: 21699

//  <rtree> SFDITEM_REG__ptec_REG_CHG2_MAP
//    <name> REG_CHG2_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40019208) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHG2_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG2_MAP = (ptec_REG_CHG2_MAP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHG2_MAP_chg2_map </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ptec_REG_CHG3_MAP  ----------------------------
// SVD Line: 21716

unsigned int ptec_REG_CHG3_MAP __AT (0x4001920C);



// -------------------------  Field Item: ptec_REG_CHG3_MAP_chg3_map  -----------------------------
// SVD Line: 21725

//  <item> SFDITEM_FIELD__ptec_REG_CHG3_MAP_chg3_map
//    <name> chg3_map </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4001920C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ptec_REG_CHG3_MAP >> 0) & 0xFFFF), ((ptec_REG_CHG3_MAP = (ptec_REG_CHG3_MAP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register RTree: ptec_REG_CHG3_MAP  -------------------------------
// SVD Line: 21716

//  <rtree> SFDITEM_REG__ptec_REG_CHG3_MAP
//    <name> REG_CHG3_MAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001920C) reg description: </i>
//    <loc> ( (unsigned int)((ptec_REG_CHG3_MAP >> 0) & 0xFFFFFFFF), ((ptec_REG_CHG3_MAP = (ptec_REG_CHG3_MAP & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ptec_REG_CHG3_MAP_chg3_map </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ptec  -------------------------------------
// SVD Line: 21331

//  <view> ptec
//    <name> ptec </name>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG0_EN </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG1_EN </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG2_EN </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG3_EN </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG0_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG1_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG2_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_TASKS_CHG3_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG0_EN </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG1_EN </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG2_EN </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG3_EN </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG0_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG1_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG2_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_SUB_TASKS_CHG3_DIS </item>
//    <item> SFDITEM_REG__ptec_REG_CHEN </item>
//    <item> SFDITEM_REG__ptec_REG_CHEN_set </item>
//    <item> SFDITEM_REG__ptec_REG_CHEN_clr </item>
//    <item> SFDITEM_REG__ptec_REG_CHG0_MAP </item>
//    <item> SFDITEM_REG__ptec_REG_CHG1_MAP </item>
//    <item> SFDITEM_REG__ptec_REG_CHG2_MAP </item>
//    <item> SFDITEM_REG__ptec_REG_CHG3_MAP </item>
//  </view>
//  


// ----------------------  Register Item Address: ingasdm_ASDM_CTRL_ADDR  -------------------------
// SVD Line: 21746

unsigned int ingasdm_ASDM_CTRL_ADDR __AT (0x4001A000);



// ---------------------  Field Item: ingasdm_ASDM_CTRL_ADDR_asdm_dig_en  -------------------------
// SVD Line: 21755

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_dig_en
//    <name> asdm_dig_en </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_CTRL_ADDR ) </loc>
//      <o.0..0> asdm_dig_en
//    </check>
//  </item>
//  


// --------------------  Field Item: ingasdm_ASDM_CTRL_ADDR_asdm_dig_l_en  ------------------------
// SVD Line: 21761

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_dig_l_en
//    <name> asdm_dig_l_en </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_CTRL_ADDR ) </loc>
//      <o.1..1> asdm_dig_l_en
//    </check>
//  </item>
//  


// -----------------  Field Item: ingasdm_ASDM_CTRL_ADDR_asdm_posedge_sample  ---------------------
// SVD Line: 21767

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_posedge_sample
//    <name> asdm_posedge_sample </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_CTRL_ADDR ) </loc>
//      <o.2..2> asdm_posedge_sample
//    </check>
//  </item>
//  


// ---------------------  Field Item: ingasdm_ASDM_CTRL_ADDR_asdm_hpf_en  -------------------------
// SVD Line: 21773

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_hpf_en
//    <name> asdm_hpf_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_CTRL_ADDR ) </loc>
//      <o.3..3> asdm_hpf_en
//    </check>
//  </item>
//  


// -------------------  Field Item: ingasdm_ASDM_CTRL_ADDR_asdm_hpf_fb_dis  -----------------------
// SVD Line: 21779

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_hpf_fb_dis
//    <name> asdm_hpf_fb_dis </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_CTRL_ADDR ) </loc>
//      <o.4..4> asdm_hpf_fb_dis
//    </check>
//  </item>
//  


// ----------------------  Field Item: ingasdm_ASDM_CTRL_ADDR_asdm_l_inv  -------------------------
// SVD Line: 21785

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_l_inv
//    <name> asdm_l_inv </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_CTRL_ADDR ) </loc>
//      <o.5..5> asdm_l_inv
//    </check>
//  </item>
//  


// --------------------  Field Item: ingasdm_ASDM_CTRL_ADDR_asdm_dmic_sel  ------------------------
// SVD Line: 21791

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_dmic_sel
//    <name> asdm_dmic_sel </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_CTRL_ADDR ) </loc>
//      <o.6..6> asdm_dmic_sel
//    </check>
//  </item>
//  


// -----------------  Field Item: ingasdm_ASDM_CTRL_ADDR_asdm_downsample_sel  ---------------------
// SVD Line: 21797

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_downsample_sel
//    <name> asdm_downsample_sel </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001A000) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_CTRL_ADDR ) </loc>
//      <o.7..7> asdm_downsample_sel
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ingasdm_ASDM_CTRL_ADDR  -----------------------------
// SVD Line: 21746

//  <rtree> SFDITEM_REG__ingasdm_ASDM_CTRL_ADDR
//    <name> ASDM_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A000) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_CTRL_ADDR = (ingasdm_ASDM_CTRL_ADDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_dig_en </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_dig_l_en </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_posedge_sample </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_hpf_en </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_hpf_fb_dis </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_l_inv </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_dmic_sel </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CTRL_ADDR_asdm_downsample_sel </item>
//  </rtree>
//  


// -----------------------  Register Item Address: ingasdm_ASDM_SR_ADDR  --------------------------
// SVD Line: 21805

unsigned int ingasdm_ASDM_SR_ADDR __AT (0x4001A004);



// ------------------------  Field Item: ingasdm_ASDM_SR_ADDR_asdm_sr  ----------------------------
// SVD Line: 21814

//  <item> SFDITEM_FIELD__ingasdm_ASDM_SR_ADDR_asdm_sr
//    <name> asdm_sr </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x4001A004) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ingasdm_ASDM_SR_ADDR >> 0) & 0x1FF), ((ingasdm_ASDM_SR_ADDR = (ingasdm_ASDM_SR_ADDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Register RTree: ingasdm_ASDM_SR_ADDR  ------------------------------
// SVD Line: 21805

//  <rtree> SFDITEM_REG__ingasdm_ASDM_SR_ADDR
//    <name> ASDM_SR_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A004) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_SR_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_SR_ADDR = (ingasdm_ASDM_SR_ADDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_SR_ADDR_asdm_sr </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ingasdm_ASDM_CLR_ADDR  --------------------------
// SVD Line: 21822

unsigned int ingasdm_ASDM_CLR_ADDR __AT (0x4001A008);



// -----------------------  Field Item: ingasdm_ASDM_CLR_ADDR_asdm_clr  ---------------------------
// SVD Line: 21831

//  <item> SFDITEM_FIELD__ingasdm_ASDM_CLR_ADDR_asdm_clr
//    <name> asdm_clr </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A008) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_CLR_ADDR ) </loc>
//      <o.0..0> asdm_clr
//    </check>
//  </item>
//  


// --------------------------  Register RTree: ingasdm_ASDM_CLR_ADDR  -----------------------------
// SVD Line: 21822

//  <rtree> SFDITEM_REG__ingasdm_ASDM_CLR_ADDR
//    <name> ASDM_CLR_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A008) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_CLR_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_CLR_ADDR = (ingasdm_ASDM_CLR_ADDR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_CLR_ADDR_asdm_clr </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_MUTE_CTRL_ADDR  -----------------------
// SVD Line: 21839

unsigned int ingasdm_ASDM_MUTE_CTRL_ADDR __AT (0x4001A00C);



// -------------------  Field Item: ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_mute_l  ----------------------
// SVD Line: 21848

//  <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_mute_l
//    <name> asdm_mute_l </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A00C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_MUTE_CTRL_ADDR ) </loc>
//      <o.0..0> asdm_mute_l
//    </check>
//  </item>
//  


// -----------------  Field Item: ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_fadedis_l  ---------------------
// SVD Line: 21854

//  <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_fadedis_l
//    <name> asdm_fadedis_l </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001A00C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_MUTE_CTRL_ADDR ) </loc>
//      <o.1..1> asdm_fadedis_l
//    </check>
//  </item>
//  


// ------------------  Field Item: ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_vol_step  ---------------------
// SVD Line: 21860

//  <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_vol_step
//    <name> asdm_vol_step </name>
//    <rw> 
//    <i> [Bits 9..2] RW (@ 0x4001A00C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_ASDM_MUTE_CTRL_ADDR >> 2) & 0xFF), ((ingasdm_ASDM_MUTE_CTRL_ADDR = (ingasdm_ASDM_MUTE_CTRL_ADDR & ~(0xFFUL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------  Field Item: ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_volzero_flag_l  ------------------
// SVD Line: 21866

//  <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_volzero_flag_l
//    <name> asdm_volzero_flag_l </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x4001A00C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_MUTE_CTRL_ADDR ) </loc>
//      <o.10..10> asdm_volzero_flag_l
//    </check>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_MUTE_CTRL_ADDR  --------------------------
// SVD Line: 21839

//  <rtree> SFDITEM_REG__ingasdm_ASDM_MUTE_CTRL_ADDR
//    <name> ASDM_MUTE_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A00C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_MUTE_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_MUTE_CTRL_ADDR = (ingasdm_ASDM_MUTE_CTRL_ADDR & ~(0x7FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_mute_l </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_fadedis_l </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_vol_step </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_MUTE_CTRL_ADDR_asdm_volzero_flag_l </item>
//  </rtree>
//  


// --------------------  Register Item Address: ingasdm_ASDM_VOL_CTRL_ADDR  -----------------------
// SVD Line: 21874

unsigned int ingasdm_ASDM_VOL_CTRL_ADDR __AT (0x4001A010);



// --------------------  Field Item: ingasdm_ASDM_VOL_CTRL_ADDR_asdm_vol_l  -----------------------
// SVD Line: 21883

//  <item> SFDITEM_FIELD__ingasdm_ASDM_VOL_CTRL_ADDR_asdm_vol_l
//    <name> asdm_vol_l </name>
//    <rw> 
//    <i> [Bits 13..0] RW (@ 0x4001A010) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ingasdm_ASDM_VOL_CTRL_ADDR >> 0) & 0x3FFF), ((ingasdm_ASDM_VOL_CTRL_ADDR = (ingasdm_ASDM_VOL_CTRL_ADDR & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_VOL_CTRL_ADDR  ---------------------------
// SVD Line: 21874

//  <rtree> SFDITEM_REG__ingasdm_ASDM_VOL_CTRL_ADDR
//    <name> ASDM_VOL_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A010) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_VOL_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_VOL_CTRL_ADDR = (ingasdm_ASDM_VOL_CTRL_ADDR & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_VOL_CTRL_ADDR_asdm_vol_l </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ingasdm_ASDM_DOUT_ADDR  -------------------------
// SVD Line: 21891

unsigned int ingasdm_ASDM_DOUT_ADDR __AT (0x4001A014);



// ----------------------  Field Item: ingasdm_ASDM_DOUT_ADDR_asdm_dout  --------------------------
// SVD Line: 21900

//  <item> SFDITEM_FIELD__ingasdm_ASDM_DOUT_ADDR_asdm_dout
//    <name> asdm_dout </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A014) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned int)((ingasdm_ASDM_DOUT_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_DOUT_ADDR = (ingasdm_ASDM_DOUT_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------  Register RTree: ingasdm_ASDM_DOUT_ADDR  -----------------------------
// SVD Line: 21891

//  <rtree> SFDITEM_REG__ingasdm_ASDM_DOUT_ADDR
//    <name> ASDM_DOUT_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A014) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_DOUT_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_DOUT_ADDR = (ingasdm_ASDM_DOUT_ADDR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_DOUT_ADDR_asdm_dout </item>
//  </rtree>
//  


// --------------------  Register Item Address: ingasdm_ASDM_HPF_COEF_ADDR  -----------------------
// SVD Line: 21908

unsigned int ingasdm_ASDM_HPF_COEF_ADDR __AT (0x4001A018);



// ------------------  Field Item: ingasdm_ASDM_HPF_COEF_ADDR_asdm_hpf_coef  ----------------------
// SVD Line: 21917

//  <item> SFDITEM_FIELD__ingasdm_ASDM_HPF_COEF_ADDR_asdm_hpf_coef
//    <name> asdm_hpf_coef </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4001A018) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ingasdm_ASDM_HPF_COEF_ADDR >> 0) & 0xFFF), ((ingasdm_ASDM_HPF_COEF_ADDR = (ingasdm_ASDM_HPF_COEF_ADDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_HPF_COEF_ADDR  ---------------------------
// SVD Line: 21908

//  <rtree> SFDITEM_REG__ingasdm_ASDM_HPF_COEF_ADDR
//    <name> ASDM_HPF_COEF_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A018) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_HPF_COEF_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_HPF_COEF_ADDR = (ingasdm_ASDM_HPF_COEF_ADDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_HPF_COEF_ADDR_asdm_hpf_coef </item>
//  </rtree>
//  


// -----------------  Register Item Address: ingasdm_ASDM_RX_ERROR_CTRL_ADDR  ---------------------
// SVD Line: 21925

unsigned int ingasdm_ASDM_RX_ERROR_CTRL_ADDR __AT (0x4001A01C);



// ---------------  Field Item: ingasdm_ASDM_RX_ERROR_CTRL_ADDR_asdm_error_flg  -------------------
// SVD Line: 21934

//  <item> SFDITEM_FIELD__ingasdm_ASDM_RX_ERROR_CTRL_ADDR_asdm_error_flg
//    <name> asdm_error_flg </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A01C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_RX_ERROR_CTRL_ADDR ) </loc>
//      <o.0..0> asdm_error_flg
//    </check>
//  </item>
//  


// -------------  Field Item: ingasdm_ASDM_RX_ERROR_CTRL_ADDR_asdm_error_flg_clr  -----------------
// SVD Line: 21940

//  <item> SFDITEM_FIELD__ingasdm_ASDM_RX_ERROR_CTRL_ADDR_asdm_error_flg_clr
//    <name> asdm_error_flg_clr </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001A01C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_RX_ERROR_CTRL_ADDR ) </loc>
//      <o.1..1> asdm_error_flg_clr
//    </check>
//  </item>
//  


// ---------------------  Register RTree: ingasdm_ASDM_RX_ERROR_CTRL_ADDR  ------------------------
// SVD Line: 21925

//  <rtree> SFDITEM_REG__ingasdm_ASDM_RX_ERROR_CTRL_ADDR
//    <name> ASDM_RX_ERROR_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A01C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_RX_ERROR_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_RX_ERROR_CTRL_ADDR = (ingasdm_ASDM_RX_ERROR_CTRL_ADDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_RX_ERROR_CTRL_ADDR_asdm_error_flg </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_RX_ERROR_CTRL_ADDR_asdm_error_flg_clr </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_AGC_CTRL0_ADDR  -----------------------
// SVD Line: 21948

unsigned int ingasdm_ASDM_AGC_CTRL0_ADDR __AT (0x4001A020);



// ------------------  Field Item: ingasdm_ASDM_AGC_CTRL0_ADDR_asdm_agc_sel  ----------------------
// SVD Line: 21957

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL0_ADDR_asdm_agc_sel
//    <name> asdm_agc_sel </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A020) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_AGC_CTRL0_ADDR ) </loc>
//      <o.0..0> asdm_agc_sel
//    </check>
//  </item>
//  


// -----------------  Field Item: ingasdm_ASDM_AGC_CTRL0_ADDR_asdm_max_level  ---------------------
// SVD Line: 21963

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL0_ADDR_asdm_max_level
//    <name> asdm_max_level </name>
//    <rw> 
//    <i> [Bits 5..1] RW (@ 0x4001A020) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_ASDM_AGC_CTRL0_ADDR >> 1) & 0x1F), ((ingasdm_ASDM_AGC_CTRL0_ADDR = (ingasdm_ASDM_AGC_CTRL0_ADDR & ~(0x1FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_AGC_CTRL0_ADDR  --------------------------
// SVD Line: 21948

//  <rtree> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL0_ADDR
//    <name> ASDM_AGC_CTRL0_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A020) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_AGC_CTRL0_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_CTRL0_ADDR = (ingasdm_ASDM_AGC_CTRL0_ADDR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL0_ADDR_asdm_agc_sel </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL0_ADDR_asdm_max_level </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_AGC_CTRL1_ADDR  -----------------------
// SVD Line: 21971

unsigned int ingasdm_ASDM_AGC_CTRL1_ADDR __AT (0x4001A024);



// -----------------  Field Item: ingasdm_ASDM_AGC_CTRL1_ADDR_asdm_frame_time  --------------------
// SVD Line: 21980

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL1_ADDR_asdm_frame_time
//    <name> asdm_frame_time </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4001A024) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned short)((ingasdm_ASDM_AGC_CTRL1_ADDR >> 0) & 0xFFF), ((ingasdm_ASDM_AGC_CTRL1_ADDR = (ingasdm_ASDM_AGC_CTRL1_ADDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_AGC_CTRL1_ADDR  --------------------------
// SVD Line: 21971

//  <rtree> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL1_ADDR
//    <name> ASDM_AGC_CTRL1_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A024) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_AGC_CTRL1_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_CTRL1_ADDR = (ingasdm_ASDM_AGC_CTRL1_ADDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL1_ADDR_asdm_frame_time </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_AGC_CTRL2_ADDR  -----------------------
// SVD Line: 21988

unsigned int ingasdm_ASDM_AGC_CTRL2_ADDR __AT (0x4001A028);



// ------------------  Field Item: ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_th  ---------------------
// SVD Line: 21997

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_th
//    <name> asdm_noise_th </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4001A028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_ASDM_AGC_CTRL2_ADDR >> 0) & 0x1F), ((ingasdm_ASDM_AGC_CTRL2_ADDR = (ingasdm_ASDM_AGC_CTRL2_ADDR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------  Field Item: ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_mode  --------------------
// SVD Line: 22003

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_mode
//    <name> asdm_noise_mode </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001A028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_AGC_CTRL2_ADDR ) </loc>
//      <o.5..5> asdm_noise_mode
//    </check>
//  </item>
//  


// ----------------  Field Item: ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_gt_en  --------------------
// SVD Line: 22009

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_gt_en
//    <name> asdm_noise_gt_en </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001A028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_AGC_CTRL2_ADDR ) </loc>
//      <o.6..6> asdm_noise_gt_en
//    </check>
//  </item>
//  


// ---------------  Field Item: ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_gt_mode  -------------------
// SVD Line: 22015

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_gt_mode
//    <name> asdm_noise_gt_mode </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001A028) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_AGC_CTRL2_ADDR ) </loc>
//      <o.7..7> asdm_noise_gt_mode
//    </check>
//  </item>
//  


// -----------------  Field Item: ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_hold  --------------------
// SVD Line: 22021

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_hold
//    <name> asdm_noise_hold </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x4001A028) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_ASDM_AGC_CTRL2_ADDR >> 8) & 0x1F), ((ingasdm_ASDM_AGC_CTRL2_ADDR = (ingasdm_ASDM_AGC_CTRL2_ADDR & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_AGC_CTRL2_ADDR  --------------------------
// SVD Line: 21988

//  <rtree> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL2_ADDR
//    <name> ASDM_AGC_CTRL2_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A028) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_AGC_CTRL2_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_CTRL2_ADDR = (ingasdm_ASDM_AGC_CTRL2_ADDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_th </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_mode </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_gt_en </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_gt_mode </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_CTRL2_ADDR_asdm_noise_hold </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ingasdm_ASDM_AGC_ST_ADDR  ------------------------
// SVD Line: 22029

unsigned int ingasdm_ASDM_AGC_ST_ADDR __AT (0x4001A02C);



// -------------------  Field Item: ingasdm_ASDM_AGC_ST_ADDR_asdm_agc_mute  -----------------------
// SVD Line: 22038

//  <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_ST_ADDR_asdm_agc_mute
//    <name> asdm_agc_mute </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A02C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_AGC_ST_ADDR ) </loc>
//      <o.0..0> asdm_agc_mute
//    </check>
//  </item>
//  


// ------------------------  Register RTree: ingasdm_ASDM_AGC_ST_ADDR  ----------------------------
// SVD Line: 22029

//  <rtree> SFDITEM_REG__ingasdm_ASDM_AGC_ST_ADDR
//    <name> ASDM_AGC_ST_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A02C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_AGC_ST_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_AGC_ST_ADDR = (ingasdm_ASDM_AGC_ST_ADDR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_AGC_ST_ADDR_asdm_agc_mute </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_ASDM_ANA_CTRL0_ADDR  -----------------------
// SVD Line: 22046

unsigned int ingasdm_ASDM_ANA_CTRL0_ADDR __AT (0x4001A030);



// -------------------  Field Item: ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_DEM  -----------------------
// SVD Line: 22055

//  <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_DEM
//    <name> ASDM_L_DEM </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_ANA_CTRL0_ADDR ) </loc>
//      <o.0..0> ASDM_L_DEM
//    </check>
//  </item>
//  


// ----------------  Field Item: ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_BUF  --------------------
// SVD Line: 22061

//  <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_BUF
//    <name> ASDM_L_IBSEL_BUF </name>
//    <rw> 
//    <i> [Bits 3..1] RW (@ 0x4001A030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_ASDM_ANA_CTRL0_ADDR >> 1) & 0x7), ((ingasdm_ASDM_ANA_CTRL0_ADDR = (ingasdm_ASDM_ANA_CTRL0_ADDR & ~(0x7UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_CMP  --------------------
// SVD Line: 22067

//  <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_CMP
//    <name> ASDM_L_IBSEL_CMP </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x4001A030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_ASDM_ANA_CTRL0_ADDR >> 4) & 0x7), ((ingasdm_ASDM_ANA_CTRL0_ADDR = (ingasdm_ASDM_ANA_CTRL0_ADDR & ~(0x7UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_OTA1  -------------------
// SVD Line: 22073

//  <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_OTA1
//    <name> ASDM_L_IBSEL_OTA1 </name>
//    <rw> 
//    <i> [Bits 9..7] RW (@ 0x4001A030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_ASDM_ANA_CTRL0_ADDR >> 7) & 0x7), ((ingasdm_ASDM_ANA_CTRL0_ADDR = (ingasdm_ASDM_ANA_CTRL0_ADDR & ~(0x7UL << 7 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 7 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------  Field Item: ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_OTA2  -------------------
// SVD Line: 22079

//  <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_OTA2
//    <name> ASDM_L_IBSEL_OTA2 </name>
//    <rw> 
//    <i> [Bits 12..10] RW (@ 0x4001A030) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_ASDM_ANA_CTRL0_ADDR >> 10) & 0x7), ((ingasdm_ASDM_ANA_CTRL0_ADDR = (ingasdm_ASDM_ANA_CTRL0_ADDR & ~(0x7UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------  Field Item: ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_PD  -----------------------
// SVD Line: 22085

//  <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_PD
//    <name> ASDM_L_PD </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x4001A030) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_ANA_CTRL0_ADDR ) </loc>
//      <o.13..13> ASDM_L_PD
//    </check>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_ASDM_ANA_CTRL0_ADDR  --------------------------
// SVD Line: 22046

//  <rtree> SFDITEM_REG__ingasdm_ASDM_ANA_CTRL0_ADDR
//    <name> ASDM_ANA_CTRL0_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A030) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_ANA_CTRL0_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_ANA_CTRL0_ADDR = (ingasdm_ASDM_ANA_CTRL0_ADDR & ~(0x3FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_DEM </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_BUF </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_CMP </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_OTA1 </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_IBSEL_OTA2 </item>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_ANA_CTRL0_ADDR_ASDM_L_PD </item>
//  </rtree>
//  


// ------------------  Register Item Address: ingasdm_ASDM_PGA_EN_IBIAS_ADDR  ---------------------
// SVD Line: 22093

unsigned int ingasdm_ASDM_PGA_EN_IBIAS_ADDR __AT (0x4001A034);



// --------------  Field Item: ingasdm_ASDM_PGA_EN_IBIAS_ADDR_ASDM_PGA_EN_IBIAS  ------------------
// SVD Line: 22102

//  <item> SFDITEM_FIELD__ingasdm_ASDM_PGA_EN_IBIAS_ADDR_ASDM_PGA_EN_IBIAS
//    <name> ASDM_PGA_EN_IBIAS </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A034) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_ASDM_PGA_EN_IBIAS_ADDR ) </loc>
//      <o.0..0> ASDM_PGA_EN_IBIAS
//    </check>
//  </item>
//  


// ---------------------  Register RTree: ingasdm_ASDM_PGA_EN_IBIAS_ADDR  -------------------------
// SVD Line: 22093

//  <rtree> SFDITEM_REG__ingasdm_ASDM_PGA_EN_IBIAS_ADDR
//    <name> ASDM_PGA_EN_IBIAS_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A034) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_ASDM_PGA_EN_IBIAS_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_ASDM_PGA_EN_IBIAS_ADDR = (ingasdm_ASDM_PGA_EN_IBIAS_ADDR & ~(0x1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_ASDM_PGA_EN_IBIAS_ADDR_ASDM_PGA_EN_IBIAS </item>
//  </rtree>
//  


// ---------------------  Register Item Address: ingasdm_PGA_L_CTRL_ADDR  -------------------------
// SVD Line: 22110

unsigned int ingasdm_PGA_L_CTRL_ADDR __AT (0x4001A03C);



// -----------------  Field Item: ingasdm_PGA_L_CTRL_ADDR_PGA_L_GAINBOOST_SEL  --------------------
// SVD Line: 22119

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_GAINBOOST_SEL
//    <name> PGA_L_GAINBOOST_SEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4001A03C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_PGA_L_CTRL_ADDR >> 0) & 0x3), ((ingasdm_PGA_L_CTRL_ADDR = (ingasdm_PGA_L_CTRL_ADDR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: ingasdm_PGA_L_CTRL_ADDR_PGA_L_IBIAS_SEL  ----------------------
// SVD Line: 22125

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_IBIAS_SEL
//    <name> PGA_L_IBIAS_SEL </name>
//    <rw> 
//    <i> [Bits 4..2] RW (@ 0x4001A03C) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_PGA_L_CTRL_ADDR >> 2) & 0x7), ((ingasdm_PGA_L_CTRL_ADDR = (ingasdm_PGA_L_CTRL_ADDR & ~(0x7UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------  Field Item: ingasdm_PGA_L_CTRL_ADDR_PGA_L_MUTE  -------------------------
// SVD Line: 22131

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_MUTE
//    <name> PGA_L_MUTE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001A03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_PGA_L_CTRL_ADDR ) </loc>
//      <o.5..5> PGA_L_MUTE
//    </check>
//  </item>
//  


// ---------------------  Field Item: ingasdm_PGA_L_CTRL_ADDR_PGA_L_MODE  -------------------------
// SVD Line: 22137

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_MODE
//    <name> PGA_L_MODE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001A03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_PGA_L_CTRL_ADDR ) </loc>
//      <o.6..6> PGA_L_MODE
//    </check>
//  </item>
//  


// ----------------------  Field Item: ingasdm_PGA_L_CTRL_ADDR_PGA_L_PD  --------------------------
// SVD Line: 22143

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_PD
//    <name> PGA_L_PD </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4001A03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_PGA_L_CTRL_ADDR ) </loc>
//      <o.7..7> PGA_L_PD
//    </check>
//  </item>
//  


// -----------------  Field Item: ingasdm_PGA_L_CTRL_ADDR_PGA_L_RINSHORT_MIC  ---------------------
// SVD Line: 22149

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_RINSHORT_MIC
//    <name> PGA_L_RINSHORT_MIC </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4001A03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_PGA_L_CTRL_ADDR ) </loc>
//      <o.8..8> PGA_L_RINSHORT_MIC
//    </check>
//  </item>
//  


// ----------------------  Field Item: ingasdm_PGA_L_CTRL_ADDR_PGA_L_HPM  -------------------------
// SVD Line: 22155

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_HPM
//    <name> PGA_L_HPM </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4001A03C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_PGA_L_CTRL_ADDR ) </loc>
//      <o.9..9> PGA_L_HPM
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ingasdm_PGA_L_CTRL_ADDR  ----------------------------
// SVD Line: 22110

//  <rtree> SFDITEM_REG__ingasdm_PGA_L_CTRL_ADDR
//    <name> PGA_L_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A03C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_PGA_L_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_PGA_L_CTRL_ADDR = (ingasdm_PGA_L_CTRL_ADDR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_GAINBOOST_SEL </item>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_IBIAS_SEL </item>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_MUTE </item>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_MODE </item>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_PD </item>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_RINSHORT_MIC </item>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_CTRL_ADDR_PGA_L_HPM </item>
//  </rtree>
//  


// -------------------  Register Item Address: ingasdm_PGA_L_VOL_CTRL_ADDR  -----------------------
// SVD Line: 22163

unsigned int ingasdm_PGA_L_VOL_CTRL_ADDR __AT (0x4001A040);



// ------------------  Field Item: ingasdm_PGA_L_VOL_CTRL_ADDR_PGA_L_VOL_MIC  ---------------------
// SVD Line: 22172

//  <item> SFDITEM_FIELD__ingasdm_PGA_L_VOL_CTRL_ADDR_PGA_L_VOL_MIC
//    <name> PGA_L_VOL_MIC </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4001A040) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_PGA_L_VOL_CTRL_ADDR >> 0) & 0x3F), ((ingasdm_PGA_L_VOL_CTRL_ADDR = (ingasdm_PGA_L_VOL_CTRL_ADDR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------  Register RTree: ingasdm_PGA_L_VOL_CTRL_ADDR  --------------------------
// SVD Line: 22163

//  <rtree> SFDITEM_REG__ingasdm_PGA_L_VOL_CTRL_ADDR
//    <name> PGA_L_VOL_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A040) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_PGA_L_VOL_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_PGA_L_VOL_CTRL_ADDR = (ingasdm_PGA_L_VOL_CTRL_ADDR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_PGA_L_VOL_CTRL_ADDR_PGA_L_VOL_MIC </item>
//  </rtree>
//  


// --------------------  Register Item Address: ingasdm_MICBIAS_CTRL_ADDR  ------------------------
// SVD Line: 22180

unsigned int ingasdm_MICBIAS_CTRL_ADDR __AT (0x4001A044);



// --------------------  Field Item: ingasdm_MICBIAS_CTRL_ADDR_MICBIAS_EN  ------------------------
// SVD Line: 22189

//  <item> SFDITEM_FIELD__ingasdm_MICBIAS_CTRL_ADDR_MICBIAS_EN
//    <name> MICBIAS_EN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_MICBIAS_CTRL_ADDR ) </loc>
//      <o.0..0> MICBIAS_EN
//    </check>
//  </item>
//  


// -----------------  Field Item: ingasdm_MICBIAS_CTRL_ADDR_MICBIAS_BIAS_SEL  ---------------------
// SVD Line: 22195

//  <item> SFDITEM_FIELD__ingasdm_MICBIAS_CTRL_ADDR_MICBIAS_BIAS_SEL
//    <name> MICBIAS_BIAS_SEL </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x4001A044) reg description: </i>
//    <edit> 
//      <loc> ( (unsigned char)((ingasdm_MICBIAS_CTRL_ADDR >> 1) & 0x3), ((ingasdm_MICBIAS_CTRL_ADDR = (ingasdm_MICBIAS_CTRL_ADDR & ~(0x3UL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------  Field Item: ingasdm_MICBIAS_CTRL_ADDR_MICBIAS_VSEL  -----------------------
// SVD Line: 22201

//  <item> SFDITEM_FIELD__ingasdm_MICBIAS_CTRL_ADDR_MICBIAS_VSEL
//    <name> MICBIAS_VSEL </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001A044) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_MICBIAS_CTRL_ADDR ) </loc>
//      <o.3..3> MICBIAS_VSEL
//    </check>
//  </item>
//  


// ------------------------  Register RTree: ingasdm_MICBIAS_CTRL_ADDR  ---------------------------
// SVD Line: 22180

//  <rtree> SFDITEM_REG__ingasdm_MICBIAS_CTRL_ADDR
//    <name> MICBIAS_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A044) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_MICBIAS_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_MICBIAS_CTRL_ADDR = (ingasdm_MICBIAS_CTRL_ADDR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_MICBIAS_CTRL_ADDR_MICBIAS_EN </item>
//    <item> SFDITEM_FIELD__ingasdm_MICBIAS_CTRL_ADDR_MICBIAS_BIAS_SEL </item>
//    <item> SFDITEM_FIELD__ingasdm_MICBIAS_CTRL_ADDR_MICBIAS_VSEL </item>
//  </rtree>
//  


// ----------------------  Register Item Address: ingasdm_CKGT_CTRL_ADDR  -------------------------
// SVD Line: 22209

unsigned int ingasdm_CKGT_CTRL_ADDR __AT (0x4001A048);



// -------------------  Field Item: ingasdm_CKGT_CTRL_ADDR_vld_asdm_ana_clk  ----------------------
// SVD Line: 22218

//  <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_asdm_ana_clk
//    <name> vld_asdm_ana_clk </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_CKGT_CTRL_ADDR ) </loc>
//      <o.0..0> vld_asdm_ana_clk
//    </check>
//  </item>
//  


// ------------------  Field Item: ingasdm_CKGT_CTRL_ADDR_vld_asdm_ana_clk_n  ---------------------
// SVD Line: 22224

//  <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_asdm_ana_clk_n
//    <name> vld_asdm_ana_clk_n </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001A048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_CKGT_CTRL_ADDR ) </loc>
//      <o.1..1> vld_asdm_ana_clk_n
//    </check>
//  </item>
//  


// ---------------------  Field Item: ingasdm_CKGT_CTRL_ADDR_vld_scan_clk  ------------------------
// SVD Line: 22230

//  <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_scan_clk
//    <name> vld_scan_clk </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001A048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_CKGT_CTRL_ADDR ) </loc>
//      <o.2..2> vld_scan_clk
//    </check>
//  </item>
//  


// --------------------  Field Item: ingasdm_CKGT_CTRL_ADDR_vld_clk_div_p  ------------------------
// SVD Line: 22236

//  <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_clk_div_p
//    <name> vld_clk_div_p </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001A048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_CKGT_CTRL_ADDR ) </loc>
//      <o.3..3> vld_clk_div_p
//    </check>
//  </item>
//  


// ---------------------  Field Item: ingasdm_CKGT_CTRL_ADDR_vld_clk_odd  -------------------------
// SVD Line: 22242

//  <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_clk_odd
//    <name> vld_clk_odd </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4001A048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_CKGT_CTRL_ADDR ) </loc>
//      <o.4..4> vld_clk_odd
//    </check>
//  </item>
//  


// -------------------  Field Item: ingasdm_CKGT_CTRL_ADDR_vld_clk_out_tmp  -----------------------
// SVD Line: 22248

//  <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_clk_out_tmp
//    <name> vld_clk_out_tmp </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4001A048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_CKGT_CTRL_ADDR ) </loc>
//      <o.5..5> vld_clk_out_tmp
//    </check>
//  </item>
//  


// --------------  Field Item: ingasdm_CKGT_CTRL_ADDR_vld_u_asdm_clkdiv_scan_clk  -----------------
// SVD Line: 22254

//  <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_u_asdm_clkdiv_scan_clk
//    <name> vld_u_asdm_clkdiv_scan_clk </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4001A048) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_CKGT_CTRL_ADDR ) </loc>
//      <o.6..6> vld_u_asdm_clkdiv_scan_clk
//    </check>
//  </item>
//  


// -------------------------  Register RTree: ingasdm_CKGT_CTRL_ADDR  -----------------------------
// SVD Line: 22209

//  <rtree> SFDITEM_REG__ingasdm_CKGT_CTRL_ADDR
//    <name> CKGT_CTRL_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A048) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_CKGT_CTRL_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_CKGT_CTRL_ADDR = (ingasdm_CKGT_CTRL_ADDR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_asdm_ana_clk </item>
//    <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_asdm_ana_clk_n </item>
//    <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_scan_clk </item>
//    <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_clk_div_p </item>
//    <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_clk_odd </item>
//    <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_clk_out_tmp </item>
//    <item> SFDITEM_FIELD__ingasdm_CKGT_CTRL_ADDR_vld_u_asdm_clkdiv_scan_clk </item>
//  </rtree>
//  


// ------------------------  Register Item Address: ingasdm_FIFO_ADDR  ----------------------------
// SVD Line: 22262

unsigned int ingasdm_FIFO_ADDR __AT (0x4001A04C);



// -------------------------  Field Item: ingasdm_FIFO_ADDR_fifo_full  ----------------------------
// SVD Line: 22271

//  <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_fifo_full
//    <name> fifo_full </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4001A04C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_FIFO_ADDR ) </loc>
//      <o.0..0> fifo_full
//    </check>
//  </item>
//  


// ------------------------  Field Item: ingasdm_FIFO_ADDR_fifo_empty  ----------------------------
// SVD Line: 22277

//  <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_fifo_empty
//    <name> fifo_empty </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4001A04C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_FIFO_ADDR ) </loc>
//      <o.1..1> fifo_empty
//    </check>
//  </item>
//  


// ------------------------  Field Item: ingasdm_FIFO_ADDR_fifo_clear  ----------------------------
// SVD Line: 22283

//  <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_fifo_clear
//    <name> fifo_clear </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4001A04C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_FIFO_ADDR ) </loc>
//      <o.2..2> fifo_clear
//    </check>
//  </item>
//  


// --------------------------  Field Item: ingasdm_FIFO_ADDR_fifo_en  -----------------------------
// SVD Line: 22289

//  <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_fifo_en
//    <name> fifo_en </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4001A04C) reg description: </i>
//    <check> 
//      <loc> ( (unsigned int) ingasdm_FIFO_ADDR ) </loc>
//      <o.3..3> fifo_en
//    </check>
//  </item>
//  


// ----------------------------  Register RTree: ingasdm_FIFO_ADDR  -------------------------------
// SVD Line: 22262

//  <rtree> SFDITEM_REG__ingasdm_FIFO_ADDR
//    <name> FIFO_ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4001A04C) reg description: </i>
//    <loc> ( (unsigned int)((ingasdm_FIFO_ADDR >> 0) & 0xFFFFFFFF), ((ingasdm_FIFO_ADDR = (ingasdm_FIFO_ADDR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_fifo_full </item>
//    <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_fifo_empty </item>
//    <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_fifo_clear </item>
//    <item> SFDITEM_FIELD__ingasdm_FIFO_ADDR_fifo_en </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: ingasdm  ------------------------------------
// SVD Line: 21735

//  <view> ingasdm
//    <name> ingasdm </name>
//    <item> SFDITEM_REG__ingasdm_ASDM_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_SR_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_CLR_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_MUTE_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_VOL_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_DOUT_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_HPF_COEF_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_RX_ERROR_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL0_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL1_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_AGC_CTRL2_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_AGC_ST_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_ANA_CTRL0_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_ASDM_PGA_EN_IBIAS_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_PGA_L_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_PGA_L_VOL_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_MICBIAS_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_CKGT_CTRL_ADDR </item>
//    <item> SFDITEM_REG__ingasdm_FIFO_ADDR </item>
//  </view>
//  


// --------------------------------------   Menu: ing920  -----------------------------------------
// SVD Line: 3



// --------------------------------  Peripheral Menu: 'ing920'  -----------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> APBSPI
//    <m> APBSPI </m>
//  </b>
//  
//  <b> CACHE_CTRL
//    <m> CACHE_CTRL </m>
//  </b>
//  
//  <b> DMA
//    <m> DMA </m>
//  </b>
//  
//  <b> FLASH_SPI_CTRL
//    <m> FLASH_SPI_CTRL </m>
//  </b>
//  
//  <b> GPIO0
//    <m> GPIO0 </m>
//  </b>
//  
//  <b> GPIO1
//    <m> GPIO1 </m>
//  </b>
//  
//  <b> I2C
//    <m> I2C </m>
//  </b>
//  
//  <b> I2S
//    <m> I2S </m>
//  </b>
//  
//  <b> QSPI
//    <m> QSPI </m>
//  </b>
//  
//  <b> TIMER
//    <m> TIMER0 </m>
//  </b>
//  
//  <b> TIMER1
//    <m> TIMER1 </m>
//  </b>
//  
//  <b> TRNG
//    <m> TRNG </m>
//  </b>
//  
//  <b> UART
//    <m> UART0 </m>
//    <m> UART1 </m>
//  </b>
//  
//  <b> WDT
//    <m> WDT </m>
//  </b>
//  
//  <b> aon1_ctrl
//    <m> aon1_ctrl </m>
//  </b>
//  
//  <b> aon2_ctrl
//    <m> aon2_ctrl </m>
//  </b>
//  
//  <b> ingasdm
//    <m> ingasdm </m>
//  </b>
//  
//  <b> io_mux_ctrl
//    <m> io_mux_ctrl </m>
//  </b>
//  
//  <b> key_scanner
//    <m> key_scanner </m>
//  </b>
//  
//  <b> pte_bus
//    <m> pte_bus </m>
//  </b>
//  
//  <b> ptec
//    <m> ptec </m>
//  </b>
//  
//  <b> pwm
//    <m> pwm </m>
//  </b>
//  
//  <b> qdec
//    <m> qdec </m>
//  </b>
//  
//  <b> sadc
//    <m> sadc </m>
//  </b>
//  
//  <b> sys_ctrl
//    <m> sys_ctrl </m>
//  </b>
//  
