Rectnet: instantiated net with 24 neurons and 41 edges
,,,,,,,,,,...............................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:44:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(59): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 59
Warning (10229): Verilog HDL Expression warning at top.v(75): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 75
Warning (10229): Verilog HDL Expression warning at top.v(91): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 91
Warning (10229): Verilog HDL Expression warning at top.v(107): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 107
Warning (10229): Verilog HDL Expression warning at top.v(137): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 137
Warning (10229): Verilog HDL Expression warning at top.v(160): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 160
Warning (10229): Verilog HDL Expression warning at top.v(176): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 176
Warning (10229): Verilog HDL Expression warning at top.v(206): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 206
Warning (10229): Verilog HDL Expression warning at top.v(222): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 222
Warning (10229): Verilog HDL Expression warning at top.v(245): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 245
Warning (10229): Verilog HDL Expression warning at top.v(261): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 261
Warning (10229): Verilog HDL Expression warning at top.v(284): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 284
Warning (10229): Verilog HDL Expression warning at top.v(314): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 314
Warning (10229): Verilog HDL Expression warning at top.v(330): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 330
Warning (10229): Verilog HDL Expression warning at top.v(346): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 346
Warning (10229): Verilog HDL Expression warning at top.v(369): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 369
Warning (10229): Verilog HDL Expression warning at top.v(392): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 392
Warning (10229): Verilog HDL Expression warning at top.v(415): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 415
Warning (10229): Verilog HDL Expression warning at top.v(445): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 445
Warning (10229): Verilog HDL Expression warning at top.v(461): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 461
Warning (10229): Verilog HDL Expression warning at top.v(491): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 491
Warning (10229): Verilog HDL Expression warning at top.v(507): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 507
Warning (10229): Verilog HDL Expression warning at top.v(523): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 523
Warning (10229): Verilog HDL Expression warning at top.v(539): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 539
Warning (10259): Verilog HDL error at top.v(632): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 632
Warning (10259): Verilog HDL error at top.v(633): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 633
Warning (10229): Verilog HDL Expression warning at top.v(655): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 655
Warning (10259): Verilog HDL error at top.v(659): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 659
Warning (10259): Verilog HDL error at top.v(660): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 660
Warning (10259): Verilog HDL error at top.v(671): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 671
Warning (10229): Verilog HDL Expression warning at top.v(688): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 688
Warning (10259): Verilog HDL error at top.v(692): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 692
Warning (10259): Verilog HDL error at top.v(693): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 693
Warning (10229): Verilog HDL Expression warning at top.v(721): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 721
Warning (10259): Verilog HDL error at top.v(725): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 725
Warning (10259): Verilog HDL error at top.v(726): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 726
Warning (10259): Verilog HDL error at top.v(738): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 738
Warning (10229): Verilog HDL Expression warning at top.v(754): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 754
Warning (10259): Verilog HDL error at top.v(758): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 758
Warning (10259): Verilog HDL error at top.v(759): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 759
Warning (10259): Verilog HDL error at top.v(770): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 770
Warning (10259): Verilog HDL error at top.v(772): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 772
Warning (10229): Verilog HDL Expression warning at top.v(799): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 799
Warning (10259): Verilog HDL error at top.v(803): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 803
Warning (10259): Verilog HDL error at top.v(804): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 804
Warning (10259): Verilog HDL error at top.v(815): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 815
Warning (10259): Verilog HDL error at top.v(816): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 816
Warning (10229): Verilog HDL Expression warning at top.v(838): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 838
Warning (10259): Verilog HDL error at top.v(842): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 842
Warning (10259): Verilog HDL error at top.v(843): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 843
Warning (10259): Verilog HDL error at top.v(854): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 854
Warning (10229): Verilog HDL Expression warning at top.v(871): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 871
Warning (10259): Verilog HDL error at top.v(875): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 875
Warning (10259): Verilog HDL error at top.v(876): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 876
Warning (10259): Verilog HDL error at top.v(888): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 888
Warning (10259): Verilog HDL error at top.v(890): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 890
Warning (10229): Verilog HDL Expression warning at top.v(916): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 916
Warning (10259): Verilog HDL error at top.v(920): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 920
Warning (10259): Verilog HDL error at top.v(921): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 921
Warning (10259): Verilog HDL error at top.v(932): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 932
Warning (10229): Verilog HDL Expression warning at top.v(949): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 949
Warning (10259): Verilog HDL error at top.v(953): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 953
Warning (10259): Verilog HDL error at top.v(954): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 954
Warning (10259): Verilog HDL error at top.v(965): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 965
Warning (10259): Verilog HDL error at top.v(967): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 967
Warning (10229): Verilog HDL Expression warning at top.v(988): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 988
Warning (10259): Verilog HDL error at top.v(992): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 992
Warning (10259): Verilog HDL error at top.v(993): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 993
Warning (10259): Verilog HDL error at top.v(1004): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1004
Warning (10229): Verilog HDL Expression warning at top.v(1021): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1021
Warning (10259): Verilog HDL error at top.v(1025): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1025
Warning (10259): Verilog HDL error at top.v(1026): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1026
Warning (10259): Verilog HDL error at top.v(1038): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1038
Warning (10259): Verilog HDL error at top.v(1039): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1039
Warning (10229): Verilog HDL Expression warning at top.v(1060): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1060
Warning (10259): Verilog HDL error at top.v(1064): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1064
Warning (10259): Verilog HDL error at top.v(1065): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1065
Warning (10259): Verilog HDL error at top.v(1076): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1076
Warning (10259): Verilog HDL error at top.v(1077): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1077
Warning (10259): Verilog HDL error at top.v(1078): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1078
Warning (10259): Verilog HDL error at top.v(1079): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1079
Warning (10229): Verilog HDL Expression warning at top.v(1105): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1105
Warning (10259): Verilog HDL error at top.v(1109): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1109
Warning (10259): Verilog HDL error at top.v(1110): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1110
Warning (10259): Verilog HDL error at top.v(1121): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1121
Warning (10259): Verilog HDL error at top.v(1122): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1122
Warning (10229): Verilog HDL Expression warning at top.v(1138): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1138
Warning (10259): Verilog HDL error at top.v(1142): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1142
Warning (10259): Verilog HDL error at top.v(1143): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1143
Warning (10259): Verilog HDL error at top.v(1154): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1154
Warning (10229): Verilog HDL Expression warning at top.v(1171): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1171
Warning (10259): Verilog HDL error at top.v(1175): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1175
Warning (10259): Verilog HDL error at top.v(1176): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1176
Warning (10229): Verilog HDL Expression warning at top.v(1210): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1210
Warning (10259): Verilog HDL error at top.v(1214): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1214
Warning (10259): Verilog HDL error at top.v(1215): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1215
Warning (10259): Verilog HDL error at top.v(1228): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1228
Warning (10229): Verilog HDL Expression warning at top.v(1249): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1249
Warning (10259): Verilog HDL error at top.v(1253): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1253
Warning (10259): Verilog HDL error at top.v(1254): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1254
Warning (10259): Verilog HDL error at top.v(1265): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1265
Warning (10259): Verilog HDL error at top.v(1266): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1266
Warning (10259): Verilog HDL error at top.v(1267): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1267
Warning (10229): Verilog HDL Expression warning at top.v(1288): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1288
Warning (10259): Verilog HDL error at top.v(1292): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1292
Warning (10259): Verilog HDL error at top.v(1293): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1293
Warning (10259): Verilog HDL error at top.v(1305): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1305
Warning (10259): Verilog HDL error at top.v(1306): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1306
Warning (10229): Verilog HDL Expression warning at top.v(1333): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1333
Warning (10259): Verilog HDL error at top.v(1337): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1337
Warning (10259): Verilog HDL error at top.v(1338): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1338
Warning (10259): Verilog HDL error at top.v(1349): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1349
Warning (10229): Verilog HDL Expression warning at top.v(1366): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1366
Warning (10259): Verilog HDL error at top.v(1370): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1370
Warning (10259): Verilog HDL error at top.v(1371): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1371
Warning (10259): Verilog HDL error at top.v(1382): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1382
Warning (10259): Verilog HDL error at top.v(1383): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1383
Warning (10259): Verilog HDL error at top.v(1384): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1384
Warning (10259): Verilog HDL error at top.v(1385): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1385
Warning (10229): Verilog HDL Expression warning at top.v(1411): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1411
Warning (10259): Verilog HDL error at top.v(1415): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1415
Warning (10259): Verilog HDL error at top.v(1416): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1416
Warning (10259): Verilog HDL error at top.v(1428): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1428
Warning (10229): Verilog HDL Expression warning at top.v(1444): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1444
Warning (10259): Verilog HDL error at top.v(1448): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1448
Warning (10259): Verilog HDL error at top.v(1449): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1449
Warning (10259): Verilog HDL error at top.v(1460): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1460
Warning (10229): Verilog HDL Expression warning at top.v(1477): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1477
Warning (10259): Verilog HDL error at top.v(1481): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1481
Warning (10259): Verilog HDL error at top.v(1482): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1482
Warning (10259): Verilog HDL error at top.v(1493): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1493
Warning (10229): Verilog HDL Expression warning at top.v(1510): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1510
Warning (10259): Verilog HDL error at top.v(1514): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1514
Warning (10259): Verilog HDL error at top.v(1515): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1515
Warning (10229): Verilog HDL Expression warning at top.v(1567): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1567
Warning (10229): Verilog HDL Expression warning at top.v(1568): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1568
Warning (10229): Verilog HDL Expression warning at top.v(1569): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1569
Warning (10229): Verilog HDL Expression warning at top.v(1570): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1570
Warning (10229): Verilog HDL Expression warning at top.v(1571): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1571
Warning (10229): Verilog HDL Expression warning at top.v(1572): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1572
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(584): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 584
Warning (10230): Verilog HDL assignment warning at top.v(635): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 635
Warning (10230): Verilog HDL assignment warning at top.v(649): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 649
Warning (10230): Verilog HDL assignment warning at top.v(673): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 673
Warning (10230): Verilog HDL assignment warning at top.v(682): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 682
Warning (10230): Verilog HDL assignment warning at top.v(706): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 706
Warning (10230): Verilog HDL assignment warning at top.v(715): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 715
Warning (10230): Verilog HDL assignment warning at top.v(739): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 739
Warning (10230): Verilog HDL assignment warning at top.v(748): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 748
Warning (10230): Verilog HDL assignment warning at top.v(770): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 770
Warning (10230): Verilog HDL assignment warning at top.v(774): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 774
Warning (10230): Verilog HDL assignment warning at top.v(793): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 793
Warning (10230): Verilog HDL assignment warning at top.v(818): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 818
Warning (10230): Verilog HDL assignment warning at top.v(832): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 832
Warning (10230): Verilog HDL assignment warning at top.v(856): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 856
Warning (10230): Verilog HDL assignment warning at top.v(865): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 865
Warning (10230): Verilog HDL assignment warning at top.v(891): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 891
Warning (10230): Verilog HDL assignment warning at top.v(910): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 910
Warning (10230): Verilog HDL assignment warning at top.v(934): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 934
Warning (10230): Verilog HDL assignment warning at top.v(943): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 943
Warning (10230): Verilog HDL assignment warning at top.v(968): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 968
Warning (10230): Verilog HDL assignment warning at top.v(982): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 982
Warning (10230): Verilog HDL assignment warning at top.v(1006): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1006
Warning (10230): Verilog HDL assignment warning at top.v(1015): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1015
Warning (10230): Verilog HDL assignment warning at top.v(1038): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1038
Warning (10230): Verilog HDL assignment warning at top.v(1040): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1040
Warning (10230): Verilog HDL assignment warning at top.v(1054): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1054
Warning (10230): Verilog HDL assignment warning at top.v(1080): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1080
Warning (10230): Verilog HDL assignment warning at top.v(1099): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1099
Warning (10230): Verilog HDL assignment warning at top.v(1123): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1123
Warning (10230): Verilog HDL assignment warning at top.v(1132): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1132
Warning (10230): Verilog HDL assignment warning at top.v(1156): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1156
Warning (10230): Verilog HDL assignment warning at top.v(1165): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1165
Warning (10230): Verilog HDL assignment warning at top.v(1190): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1190
Warning (10230): Verilog HDL assignment warning at top.v(1204): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1204
Warning (10230): Verilog HDL assignment warning at top.v(1229): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1229
Warning (10230): Verilog HDL assignment warning at top.v(1243): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1243
Warning (10230): Verilog HDL assignment warning at top.v(1268): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1268
Warning (10230): Verilog HDL assignment warning at top.v(1282): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1282
Warning (10230): Verilog HDL assignment warning at top.v(1308): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1308
Warning (10230): Verilog HDL assignment warning at top.v(1327): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1327
Warning (10230): Verilog HDL assignment warning at top.v(1351): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1351
Warning (10230): Verilog HDL assignment warning at top.v(1360): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1360
Warning (10230): Verilog HDL assignment warning at top.v(1386): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1386
Warning (10230): Verilog HDL assignment warning at top.v(1405): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1405
Warning (10230): Verilog HDL assignment warning at top.v(1429): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1429
Warning (10230): Verilog HDL assignment warning at top.v(1438): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1438
Warning (10230): Verilog HDL assignment warning at top.v(1462): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1462
Warning (10230): Verilog HDL assignment warning at top.v(1471): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1471
Warning (10230): Verilog HDL assignment warning at top.v(1495): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1495
Warning (10230): Verilog HDL assignment warning at top.v(1504): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1504
Warning (10230): Verilog HDL assignment warning at top.v(1587): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1587
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 936 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 804 logic cells
    Info (21062): Implemented 65 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 256 warnings
    Info: Peak virtual memory: 1239 megabytes
    Info: Processing ended: Tue Apr 25 19:46:00 2017
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:02:21
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:46:17 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 216 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 160 registers into blocks of type DSP block
    Extra Info (176220): Created 64 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:24
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y34 to location X21_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:35:18
Info (11888): Total time spent on timing analysis during the Fitter is 2.43 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:50
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1950 megabytes
    Info: Processing ended: Tue Apr 25 20:24:09 2017
    Info: Elapsed time: 00:37:52
    Info: Total CPU time (on all processors): 00:03:23
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:24:27 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1152 megabytes
    Info: Processing ended: Tue Apr 25 20:24:49 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:22
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:25:08 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.890            -436.745 clk50 
Info (332146): Worst-case hold slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -530.942 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.716            -390.872 clk50 
Info (332146): Worst-case hold slack is 0.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.239               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -523.526 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.728             -81.966 clk50 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -391.297 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.482             -36.740 clk50 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -413.452 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1337 megabytes
    Info: Processing ended: Tue Apr 25 20:26:04 2017
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:00:56
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:26:21 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Tue Apr 25 20:26:23 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
