{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NOT_FULLY_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements." {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "clocks 0 " "Info: Number of unconstrained clocks: 0." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "paths 175 " "Info: Number of unconstrained paths: 175." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "reg-to-reg paths 54 " "Info: Number of unconstrained reg-to-reg paths: 54." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "I/O paths 121 " "Info: Number of unconstrained I/O paths: 121." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NOT_FULLY_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements." {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "clocks 0 " "Info: Number of unconstrained clocks: 0." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "paths 175 " "Info: Number of unconstrained paths: 175." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "reg-to-reg paths 54 " "Info: Number of unconstrained reg-to-reg paths: 54." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IMSG_UCP_NUM_UNCONSTRAINED_PATHS" "I/O paths 121 " "Info: Number of unconstrained I/O paths: 121." {  } {  } 0 0 "Number of unconstrained %1!s!: %2!s!." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer Constraint Check 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer Constraint Check was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 03:37:47 2015 " "Info: Processing ended: Tue Apr 14 03:37:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
