Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wsrg/verilog/research-ayush/quartus/cordic_project.qsys --block-symbol-file --output-directory=/home/wsrg/verilog/research-ayush/quartus/cordic_project --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/cordic_project.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 17.0]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wsrg/verilog/research-ayush/quartus/cordic_project.qsys --synthesis=VERILOG --output-directory=/home/wsrg/verilog/research-ayush/quartus/cordic_project/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/cordic_project.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 17.0]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cordic_project: Generating cordic_project "cordic_project" for QUARTUS_SYNTH
Info: CORDIC_0: /home/wsrg/intelFPGA_lite/17.0/ip/altera/dsp/altera_CORDIC/source//cmdPolyEval.sh /home/wsrg/intelFPGA_lite/17.0/quartus/dspba/backend/linux64 -target CycloneV -frequency 200 -name cordic_project_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 6 FXPSinCosCordic 13 10 1 8
Info: CORDIC_0: Latency on Cyclone V is 13 cycles
Info: CORDIC_0: DSP Blocks Used: 0
Info: CORDIC_0: LUTs Used: 1144
Info: CORDIC_0: Memory Bits Used: 0
Info: CORDIC_0: Memory Blocks Used: 0
Info: CORDIC_0: "cordic_project" instantiated altera_CORDIC "CORDIC_0"
Info: cordic_project: Done "cordic_project" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
