// SPDX-License-Identifier: Apache-2.0
// SMVDU-TITAN-X SoC — RV64I Decode + Register File Stage
`timescale 1ns/1ps
module rv_decode (
    input  wire        clk,
    input  wire        rst_n,
    input  wire        stall,
    input  wire        flush,
    // From fetch
    input  wire [63:0] pc_in,
    input  wire [31:0] instr_in,
    input  wire        valid_in,
    // Writeback feedback
    input  wire [4:0]  wb_rd,
    input  wire [63:0] wb_data,
    input  wire        wb_we,
    // To execute
    output reg  [63:0] pc_out,
    output reg  [63:0] rs1_data,
    output reg  [63:0] rs2_data,
    output reg  [63:0] imm,
    output reg  [4:0]  rd,
    output reg  [4:0]  rs1_addr,
    output reg  [4:0]  rs2_addr,
    output reg  [2:0]  funct3,
    output reg  [6:0]  funct7,
    output reg  [6:0]  opcode,
    output reg  [3:0]  alu_op,
    output reg         mem_read,
    output reg         mem_write,
    output reg         reg_write,
    output reg         branch,
    output reg         jal,
    output reg         jalr,
    output reg         valid_out
);
    // 32 × 64-bit register file
    reg [63:0] regfile [0:31];

    // Opcode constants
    localparam OP_LUI    = 7'b0110111;
    localparam OP_AUIPC  = 7'b0010111;
    localparam OP_JAL    = 7'b1101111;
    localparam OP_JALR   = 7'b1100111;
    localparam OP_BRANCH = 7'b1100011;
    localparam OP_LOAD   = 7'b0000011;
    localparam OP_STORE  = 7'b0100011;
    localparam OP_IMM    = 7'b0010011;
    localparam OP_REG    = 7'b0110011;
    localparam OP_IMM64  = 7'b0011011;
    localparam OP_REG64  = 7'b0111011;
    localparam OP_SYSTEM = 7'b1110011;

    // ALU op encoding
    localparam ALU_ADD  = 4'd0;
    localparam ALU_SUB  = 4'd1;
    localparam ALU_SLT  = 4'd2;
    localparam ALU_SLTU = 4'd3;
    localparam ALU_XOR  = 4'd4;
    localparam ALU_OR   = 4'd5;
    localparam ALU_AND  = 4'd6;
    localparam ALU_SLL  = 4'd7;
    localparam ALU_SRL  = 4'd8;
    localparam ALU_SRA  = 4'd9;
    localparam ALU_LUI  = 4'd10;
    localparam ALU_AUIPC= 4'd11;

    wire [6:0] op   = instr_in[6:0];
    wire [4:0] r_rs1 = instr_in[19:15];
    wire [4:0] r_rs2 = instr_in[24:20];
    wire [4:0] r_rd  = instr_in[11:7];
    wire [2:0] f3   = instr_in[14:12];
    wire [6:0] f7   = instr_in[31:25];

    // Immediate decode (combinational)
    reg [63:0] imm_comb;
    reg [3:0]  alu_op_comb;
    reg        mem_r_comb, mem_w_comb, reg_w_comb, br_comb, jal_comb, jalr_comb;

    always @(*) begin
        imm_comb    = 64'h0;
        alu_op_comb = ALU_ADD;
        mem_r_comb  = 1'b0;
        mem_w_comb  = 1'b0;
        reg_w_comb  = 1'b0;
        br_comb     = 1'b0;
        jal_comb    = 1'b0;
        jalr_comb   = 1'b0;

        case (op)
            OP_LUI: begin
                imm_comb    = {{32{instr_in[31]}}, instr_in[31:12], 12'h0};
                alu_op_comb = ALU_LUI;
                reg_w_comb  = 1'b1;
            end
            OP_AUIPC: begin
                imm_comb    = {{32{instr_in[31]}}, instr_in[31:12], 12'h0};
                alu_op_comb = ALU_AUIPC;
                reg_w_comb  = 1'b1;
            end
            OP_JAL: begin
                imm_comb    = {{43{instr_in[31]}}, instr_in[19:12],
                               instr_in[20], instr_in[30:21], 1'b0};
                alu_op_comb = ALU_ADD;
                reg_w_comb  = 1'b1;
                jal_comb    = 1'b1;
            end
            OP_JALR: begin
                imm_comb    = {{52{instr_in[31]}}, instr_in[31:20]};
                alu_op_comb = ALU_ADD;
                reg_w_comb  = 1'b1;
                jalr_comb   = 1'b1;
            end
            OP_BRANCH: begin
                imm_comb    = {{51{instr_in[31]}}, instr_in[31], instr_in[7],
                               instr_in[30:25], instr_in[11:8], 1'b0};
                br_comb     = 1'b1;
                case (f3)
                    3'b000: alu_op_comb = ALU_SUB;  // BEQ
                    3'b001: alu_op_comb = ALU_SUB;  // BNE
                    3'b100: alu_op_comb = ALU_SLT;  // BLT
                    3'b101: alu_op_comb = ALU_SLT;  // BGE
                    3'b110: alu_op_comb = ALU_SLTU; // BLTU
                    3'b111: alu_op_comb = ALU_SLTU; // BGEU
                    default: alu_op_comb = ALU_SUB;
                endcase
            end
            OP_LOAD: begin
                imm_comb   = {{52{instr_in[31]}}, instr_in[31:20]};
                mem_r_comb = 1'b1;
                reg_w_comb = 1'b1;
            end
            OP_STORE: begin
                imm_comb   = {{52{instr_in[31]}}, instr_in[31:25], instr_in[11:7]};
                mem_w_comb = 1'b1;
            end
            OP_IMM, OP_IMM64: begin
                imm_comb   = {{52{instr_in[31]}}, instr_in[31:20]};
                reg_w_comb = 1'b1;
                case (f3)
                    3'b000: alu_op_comb = ALU_ADD;
                    3'b010: alu_op_comb = ALU_SLT;
                    3'b011: alu_op_comb = ALU_SLTU;
                    3'b100: alu_op_comb = ALU_XOR;
                    3'b110: alu_op_comb = ALU_OR;
                    3'b111: alu_op_comb = ALU_AND;
                    3'b001: alu_op_comb = ALU_SLL;
                    3'b101: alu_op_comb = (f7[5]) ? ALU_SRA : ALU_SRL;
                    default: alu_op_comb = ALU_ADD;
                endcase
            end
            OP_REG, OP_REG64: begin
                reg_w_comb = 1'b1;
                case ({f7[5], f3})
                    4'b0000: alu_op_comb = ALU_ADD;
                    4'b1000: alu_op_comb = ALU_SUB;
                    4'b0010: alu_op_comb = ALU_SLT;
                    4'b0011: alu_op_comb = ALU_SLTU;
                    4'b0100: alu_op_comb = ALU_XOR;
                    4'b0110: alu_op_comb = ALU_OR;
                    4'b0111: alu_op_comb = ALU_AND;
                    4'b0001: alu_op_comb = ALU_SLL;
                    4'b0101: alu_op_comb = ALU_SRL;
                    4'b1101: alu_op_comb = ALU_SRA;
                    default: alu_op_comb = ALU_ADD;
                endcase
            end
            default: begin end
        endcase
    end

    // Register file write (synchronous, async reset)
    integer i;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (i = 0; i < 32; i = i+1)
                regfile[i] <= 64'h0;
        end else if (wb_we && wb_rd != 5'h0) begin
            regfile[wb_rd] <= wb_data;
        end
    end

    // Pipeline register
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            pc_out    <= 64'h0;
            rs1_data  <= 64'h0;
            rs2_data  <= 64'h0;
            imm       <= 64'h0;
            rd        <= 5'h0;
            rs1_addr  <= 5'h0;
            rs2_addr  <= 5'h0;
            funct3    <= 3'h0;
            funct7    <= 7'h0;
            opcode    <= 7'h0;
            alu_op    <= 4'h0;
            mem_read  <= 1'b0;
            mem_write <= 1'b0;
            reg_write <= 1'b0;
            branch    <= 1'b0;
            jal       <= 1'b0;
            jalr      <= 1'b0;
            valid_out <= 1'b0;
        end else if (flush) begin
            pc_out    <= 64'h0;
            rs1_data  <= 64'h0;
            rs2_data  <= 64'h0;
            imm       <= 64'h0;
            rd        <= 5'h0;
            rs1_addr  <= 5'h0;
            rs2_addr  <= 5'h0;
            funct3    <= 3'h0;
            funct7    <= 7'h0;
            opcode    <= 7'h0;
            alu_op    <= 4'h0;
            mem_read  <= 1'b0;
            mem_write <= 1'b0;
            reg_write <= 1'b0;
            branch    <= 1'b0;
            jal       <= 1'b0;
            jalr      <= 1'b0;
            valid_out <= 1'b0;
        end else if (!stall) begin
            pc_out    <= pc_in;
            // Bypass x0
            rs1_data  <= (r_rs1 == 5'h0) ? 64'h0 :
                         (wb_we && wb_rd == r_rs1) ? wb_data : regfile[r_rs1];
            rs2_data  <= (r_rs2 == 5'h0) ? 64'h0 :
                         (wb_we && wb_rd == r_rs2) ? wb_data : regfile[r_rs2];
            imm       <= imm_comb;
            rd        <= r_rd;
            rs1_addr  <= r_rs1;
            rs2_addr  <= r_rs2;
            funct3    <= f3;
            funct7    <= f7;
            opcode    <= op;
            alu_op    <= alu_op_comb;
            mem_read  <= mem_r_comb;
            mem_write <= mem_w_comb;
            reg_write <= reg_w_comb;
            branch    <= br_comb;
            jal       <= jal_comb;
            jalr      <= jalr_comb;
            valid_out <= valid_in;
        end
    end
endmodule
