ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	MX_TIM2_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM2_Init:
  27              	.LFB124:
  28              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****   ******************************************************************************
   3:Src/tim.c     ****   * File Name          : TIM.c
   4:Src/tim.c     ****   * Description        : This file provides code for the configuration
   5:Src/tim.c     ****   *                      of the TIM instances.
   6:Src/tim.c     ****   ******************************************************************************
   7:Src/tim.c     ****   * @attention
   8:Src/tim.c     ****   *
   9:Src/tim.c     ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Src/tim.c     ****   * All rights reserved.</center></h2>
  11:Src/tim.c     ****   *
  12:Src/tim.c     ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/tim.c     ****   * the "License"; You may not use this file except in compliance with the
  14:Src/tim.c     ****   * License. You may obtain a copy of the License at:
  15:Src/tim.c     ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/tim.c     ****   *
  17:Src/tim.c     ****   ******************************************************************************
  18:Src/tim.c     ****   */
  19:Src/tim.c     **** 
  20:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/tim.c     **** #include "tim.h"
  22:Src/tim.c     **** 
  23:Src/tim.c     **** /* USER CODE BEGIN 0 */
  24:Src/tim.c     **** 
  25:Src/tim.c     **** /* USER CODE END 0 */
  26:Src/tim.c     **** 
  27:Src/tim.c     **** TIM_HandleTypeDef htim1;
  28:Src/tim.c     **** TIM_HandleTypeDef htim2;
  29:Src/tim.c     **** TIM_HandleTypeDef htim3;
  30:Src/tim.c     **** TIM_HandleTypeDef htim6;
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 2


  31:Src/tim.c     **** 
  32:Src/tim.c     **** /* TIM1 init function */
  33:Src/tim.c     **** void MX_TIM1_Init(void)
  34:Src/tim.c     **** {
  35:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  36:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  37:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  38:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  39:Src/tim.c     **** 
  40:Src/tim.c     ****   htim1.Instance = TIM1;
  41:Src/tim.c     ****   htim1.Init.Prescaler = 72;
  42:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  43:Src/tim.c     ****   htim1.Init.Period = 100;
  44:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  45:Src/tim.c     ****   htim1.Init.RepetitionCounter = 0;
  46:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  47:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  48:Src/tim.c     ****   {
  49:Src/tim.c     ****     Error_Handler();
  50:Src/tim.c     ****   }
  51:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  52:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  53:Src/tim.c     ****   {
  54:Src/tim.c     ****     Error_Handler();
  55:Src/tim.c     ****   }
  56:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  57:Src/tim.c     ****   {
  58:Src/tim.c     ****     Error_Handler();
  59:Src/tim.c     ****   }
  60:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  61:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  62:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  63:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  64:Src/tim.c     ****   {
  65:Src/tim.c     ****     Error_Handler();
  66:Src/tim.c     ****   }
  67:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_ASSYMETRIC_PWM2;
  68:Src/tim.c     ****   sConfigOC.Pulse = 0;
  69:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  70:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  71:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  72:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  73:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  74:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  75:Src/tim.c     ****   {
  76:Src/tim.c     ****     Error_Handler();
  77:Src/tim.c     ****   }
  78:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  79:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  80:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  81:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 0;
  82:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  83:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  84:Src/tim.c     ****   sBreakDeadTimeConfig.BreakFilter = 0;
  85:Src/tim.c     ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  86:Src/tim.c     ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  87:Src/tim.c     ****   sBreakDeadTimeConfig.Break2Filter = 0;
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 3


  88:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  89:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  90:Src/tim.c     ****   {
  91:Src/tim.c     ****     Error_Handler();
  92:Src/tim.c     ****   }
  93:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim1);
  94:Src/tim.c     **** 
  95:Src/tim.c     **** }
  96:Src/tim.c     **** /* TIM2 init function */
  97:Src/tim.c     **** void MX_TIM2_Init(void)
  98:Src/tim.c     **** {
  29              		.loc 1 98 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 56
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  99:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 100:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 101:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 102:Src/tim.c     **** 
 103:Src/tim.c     ****   htim2.Instance = TIM2;
  37              		.loc 1 103 0
  38 0002 284A     		ldr	r2, .L28
  39 0004 4FF08043 		mov	r3, #1073741824
  98:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 98 0
  41 0008 8FB0     		sub	sp, sp, #60
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 64
  44              		.loc 1 103 0
  45 000a 1360     		str	r3, [r2]
 104:Src/tim.c     ****   htim2.Init.Prescaler = 720;
 105:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 106:Src/tim.c     ****   htim2.Init.Period = 2000;
  46              		.loc 1 106 0
  47 000c 4FF4FA63 		mov	r3, #2000
 104:Src/tim.c     ****   htim2.Init.Prescaler = 720;
  48              		.loc 1 104 0
  49 0010 4FF43471 		mov	r1, #720
  50              		.loc 1 106 0
  51 0014 D360     		str	r3, [r2, #12]
 107:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 108:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 109:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  52              		.loc 1 109 0
  53 0016 1046     		mov	r0, r2
  99:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  54              		.loc 1 99 0
  55 0018 0023     		movs	r3, #0
 104:Src/tim.c     ****   htim2.Init.Prescaler = 720;
  56              		.loc 1 104 0
  57 001a 5160     		str	r1, [r2, #4]
 105:Src/tim.c     ****   htim2.Init.Period = 2000;
  58              		.loc 1 105 0
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 4


  59 001c 9360     		str	r3, [r2, #8]
  99:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  60              		.loc 1 99 0
  61 001e 0393     		str	r3, [sp, #12]
 100:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  62              		.loc 1 100 0
  63 0020 0093     		str	r3, [sp]
 101:Src/tim.c     **** 
  64              		.loc 1 101 0
  65 0022 0793     		str	r3, [sp, #28]
 107:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  66              		.loc 1 107 0
  67 0024 1361     		str	r3, [r2, #16]
 108:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  68              		.loc 1 108 0
  69 0026 9361     		str	r3, [r2, #24]
  99:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  70              		.loc 1 99 0
  71 0028 CDE90433 		strd	r3, r3, [sp, #16]
  72 002c 0693     		str	r3, [sp, #24]
 100:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  73              		.loc 1 100 0
  74 002e CDE90133 		strd	r3, r3, [sp, #4]
 101:Src/tim.c     **** 
  75              		.loc 1 101 0
  76 0032 CDE90833 		strd	r3, r3, [sp, #32]
  77 0036 CDE90A33 		strd	r3, r3, [sp, #40]
  78 003a CDE90C33 		strd	r3, r3, [sp, #48]
  79              		.loc 1 109 0
  80 003e FFF7FEFF 		bl	HAL_TIM_Base_Init
  81              	.LVL0:
  82 0042 60BB     		cbnz	r0, .L24
  83              	.L2:
 110:Src/tim.c     ****   {
 111:Src/tim.c     ****     Error_Handler();
 112:Src/tim.c     ****   }
 113:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  84              		.loc 1 113 0
  85 0044 4FF48053 		mov	r3, #4096
 114:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  86              		.loc 1 114 0
  87 0048 03A9     		add	r1, sp, #12
  88 004a 1648     		ldr	r0, .L28
 113:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  89              		.loc 1 113 0
  90 004c 0393     		str	r3, [sp, #12]
  91              		.loc 1 114 0
  92 004e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  93              	.LVL1:
  94 0052 08BB     		cbnz	r0, .L25
  95              	.L3:
 115:Src/tim.c     ****   {
 116:Src/tim.c     ****     Error_Handler();
 117:Src/tim.c     ****   }
 118:Src/tim.c     ****   if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
  96              		.loc 1 118 0
  97 0054 1348     		ldr	r0, .L28
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 5


  98 0056 FFF7FEFF 		bl	HAL_TIM_OC_Init
  99              	.LVL2:
 100 005a D0B9     		cbnz	r0, .L26
 101              	.L4:
 119:Src/tim.c     ****   {
 120:Src/tim.c     ****     Error_Handler();
 121:Src/tim.c     ****   }
 122:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 102              		.loc 1 122 0
 103 005c 0023     		movs	r3, #0
 123:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 124:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 104              		.loc 1 124 0
 105 005e 6946     		mov	r1, sp
 106 0060 1048     		ldr	r0, .L28
 122:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 107              		.loc 1 122 0
 108 0062 0093     		str	r3, [sp]
 123:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 109              		.loc 1 123 0
 110 0064 0293     		str	r3, [sp, #8]
 111              		.loc 1 124 0
 112 0066 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 113              	.LVL3:
 114 006a 78B9     		cbnz	r0, .L27
 115              	.L5:
 125:Src/tim.c     ****   {
 126:Src/tim.c     ****     Error_Handler();
 127:Src/tim.c     ****   }
 128:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 116              		.loc 1 128 0
 117 006c 0023     		movs	r3, #0
 129:Src/tim.c     ****   sConfigOC.Pulse = 0;
 130:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 131:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 132:Src/tim.c     ****   if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 118              		.loc 1 132 0
 119 006e 07A9     		add	r1, sp, #28
 120 0070 1A46     		mov	r2, r3
 121 0072 0C48     		ldr	r0, .L28
 130:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 122              		.loc 1 130 0
 123 0074 0993     		str	r3, [sp, #36]
 129:Src/tim.c     ****   sConfigOC.Pulse = 0;
 124              		.loc 1 129 0
 125 0076 CDE90733 		strd	r3, r3, [sp, #28]
 131:Src/tim.c     ****   if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 126              		.loc 1 131 0
 127 007a 0B93     		str	r3, [sp, #44]
 128              		.loc 1 132 0
 129 007c FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 130              	.LVL4:
 131 0080 08B1     		cbz	r0, .L1
 133:Src/tim.c     ****   {
 134:Src/tim.c     ****     Error_Handler();
 132              		.loc 1 134 0
 133 0082 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 6


 134              	.LVL5:
 135              	.L1:
 135:Src/tim.c     ****   }
 136:Src/tim.c     **** 
 137:Src/tim.c     **** }
 136              		.loc 1 137 0
 137 0086 0FB0     		add	sp, sp, #60
 138              	.LCFI2:
 139              		.cfi_remember_state
 140              		.cfi_def_cfa_offset 4
 141              		@ sp needed
 142 0088 5DF804FB 		ldr	pc, [sp], #4
 143              	.L27:
 144              	.LCFI3:
 145              		.cfi_restore_state
 126:Src/tim.c     ****   }
 146              		.loc 1 126 0
 147 008c FFF7FEFF 		bl	Error_Handler
 148              	.LVL6:
 149 0090 ECE7     		b	.L5
 150              	.L26:
 120:Src/tim.c     ****   }
 151              		.loc 1 120 0
 152 0092 FFF7FEFF 		bl	Error_Handler
 153              	.LVL7:
 154 0096 E1E7     		b	.L4
 155              	.L25:
 116:Src/tim.c     ****   }
 156              		.loc 1 116 0
 157 0098 FFF7FEFF 		bl	Error_Handler
 158              	.LVL8:
 159 009c DAE7     		b	.L3
 160              	.L24:
 111:Src/tim.c     ****   }
 161              		.loc 1 111 0
 162 009e FFF7FEFF 		bl	Error_Handler
 163              	.LVL9:
 164 00a2 CFE7     		b	.L2
 165              	.L29:
 166              		.align	2
 167              	.L28:
 168 00a4 00000000 		.word	htim2
 169              		.cfi_endproc
 170              	.LFE124:
 172              		.section	.text.MX_TIM3_Init,"ax",%progbits
 173              		.align	1
 174              		.p2align 2,,3
 175              		.global	MX_TIM3_Init
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 179              		.fpu fpv4-sp-d16
 181              	MX_TIM3_Init:
 182              	.LFB125:
 138:Src/tim.c     **** /* TIM3 init function */
 139:Src/tim.c     **** void MX_TIM3_Init(void)
 140:Src/tim.c     **** {
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 7


 183              		.loc 1 140 0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 56
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187 0000 00B5     		push	{lr}
 188              	.LCFI4:
 189              		.cfi_def_cfa_offset 4
 190              		.cfi_offset 14, -4
 141:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 142:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 143:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 144:Src/tim.c     **** 
 145:Src/tim.c     ****   htim3.Instance = TIM3;
 191              		.loc 1 145 0
 192 0002 284A     		ldr	r2, .L56
 193 0004 284B     		ldr	r3, .L56+4
 194 0006 1360     		str	r3, [r2]
 140:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 195              		.loc 1 140 0
 196 0008 8FB0     		sub	sp, sp, #60
 197              	.LCFI5:
 198              		.cfi_def_cfa_offset 64
 146:Src/tim.c     ****   htim3.Init.Prescaler = 360;
 147:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 148:Src/tim.c     ****   htim3.Init.Period = 65535;
 199              		.loc 1 148 0
 200 000a 4FF6FF73 		movw	r3, #65535
 146:Src/tim.c     ****   htim3.Init.Prescaler = 360;
 201              		.loc 1 146 0
 202 000e 4FF4B471 		mov	r1, #360
 203              		.loc 1 148 0
 204 0012 D360     		str	r3, [r2, #12]
 149:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 150:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 151:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 205              		.loc 1 151 0
 206 0014 1046     		mov	r0, r2
 141:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 207              		.loc 1 141 0
 208 0016 0023     		movs	r3, #0
 146:Src/tim.c     ****   htim3.Init.Prescaler = 360;
 209              		.loc 1 146 0
 210 0018 5160     		str	r1, [r2, #4]
 147:Src/tim.c     ****   htim3.Init.Period = 65535;
 211              		.loc 1 147 0
 212 001a 9360     		str	r3, [r2, #8]
 141:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 213              		.loc 1 141 0
 214 001c 0393     		str	r3, [sp, #12]
 142:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 215              		.loc 1 142 0
 216 001e 0093     		str	r3, [sp]
 143:Src/tim.c     **** 
 217              		.loc 1 143 0
 218 0020 0793     		str	r3, [sp, #28]
 149:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 219              		.loc 1 149 0
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 8


 220 0022 1361     		str	r3, [r2, #16]
 150:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 221              		.loc 1 150 0
 222 0024 9361     		str	r3, [r2, #24]
 141:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 223              		.loc 1 141 0
 224 0026 CDE90433 		strd	r3, r3, [sp, #16]
 225 002a 0693     		str	r3, [sp, #24]
 142:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 226              		.loc 1 142 0
 227 002c CDE90133 		strd	r3, r3, [sp, #4]
 143:Src/tim.c     **** 
 228              		.loc 1 143 0
 229 0030 CDE90833 		strd	r3, r3, [sp, #32]
 230 0034 CDE90A33 		strd	r3, r3, [sp, #40]
 231 0038 CDE90C33 		strd	r3, r3, [sp, #48]
 232              		.loc 1 151 0
 233 003c FFF7FEFF 		bl	HAL_TIM_Base_Init
 234              	.LVL10:
 235 0040 60BB     		cbnz	r0, .L52
 236              	.L31:
 152:Src/tim.c     ****   {
 153:Src/tim.c     ****     Error_Handler();
 154:Src/tim.c     ****   }
 155:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 237              		.loc 1 155 0
 238 0042 4FF48053 		mov	r3, #4096
 156:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 239              		.loc 1 156 0
 240 0046 03A9     		add	r1, sp, #12
 241 0048 1648     		ldr	r0, .L56
 155:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 242              		.loc 1 155 0
 243 004a 0393     		str	r3, [sp, #12]
 244              		.loc 1 156 0
 245 004c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 246              	.LVL11:
 247 0050 08BB     		cbnz	r0, .L53
 248              	.L32:
 157:Src/tim.c     ****   {
 158:Src/tim.c     ****     Error_Handler();
 159:Src/tim.c     ****   }
 160:Src/tim.c     ****   if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 249              		.loc 1 160 0
 250 0052 1448     		ldr	r0, .L56
 251 0054 FFF7FEFF 		bl	HAL_TIM_OC_Init
 252              	.LVL12:
 253 0058 D0B9     		cbnz	r0, .L54
 254              	.L33:
 161:Src/tim.c     ****   {
 162:Src/tim.c     ****     Error_Handler();
 163:Src/tim.c     ****   }
 164:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 255              		.loc 1 164 0
 256 005a 0023     		movs	r3, #0
 165:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 166:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 9


 257              		.loc 1 166 0
 258 005c 6946     		mov	r1, sp
 259 005e 1148     		ldr	r0, .L56
 164:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 260              		.loc 1 164 0
 261 0060 0093     		str	r3, [sp]
 165:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 262              		.loc 1 165 0
 263 0062 0293     		str	r3, [sp, #8]
 264              		.loc 1 166 0
 265 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 266              	.LVL13:
 267 0068 78B9     		cbnz	r0, .L55
 268              	.L34:
 167:Src/tim.c     ****   {
 168:Src/tim.c     ****     Error_Handler();
 169:Src/tim.c     ****   }
 170:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 269              		.loc 1 170 0
 270 006a 0023     		movs	r3, #0
 171:Src/tim.c     ****   sConfigOC.Pulse = 0;
 172:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 173:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 174:Src/tim.c     ****   if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 271              		.loc 1 174 0
 272 006c 07A9     		add	r1, sp, #28
 273 006e 1A46     		mov	r2, r3
 274 0070 0C48     		ldr	r0, .L56
 172:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 275              		.loc 1 172 0
 276 0072 0993     		str	r3, [sp, #36]
 171:Src/tim.c     ****   sConfigOC.Pulse = 0;
 277              		.loc 1 171 0
 278 0074 CDE90733 		strd	r3, r3, [sp, #28]
 173:Src/tim.c     ****   if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 279              		.loc 1 173 0
 280 0078 0B93     		str	r3, [sp, #44]
 281              		.loc 1 174 0
 282 007a FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 283              	.LVL14:
 284 007e 08B1     		cbz	r0, .L30
 175:Src/tim.c     ****   {
 176:Src/tim.c     ****     Error_Handler();
 285              		.loc 1 176 0
 286 0080 FFF7FEFF 		bl	Error_Handler
 287              	.LVL15:
 288              	.L30:
 177:Src/tim.c     ****   }
 178:Src/tim.c     **** 
 179:Src/tim.c     **** }
 289              		.loc 1 179 0
 290 0084 0FB0     		add	sp, sp, #60
 291              	.LCFI6:
 292              		.cfi_remember_state
 293              		.cfi_def_cfa_offset 4
 294              		@ sp needed
 295 0086 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 10


 296              	.L55:
 297              	.LCFI7:
 298              		.cfi_restore_state
 168:Src/tim.c     ****   }
 299              		.loc 1 168 0
 300 008a FFF7FEFF 		bl	Error_Handler
 301              	.LVL16:
 302 008e ECE7     		b	.L34
 303              	.L54:
 162:Src/tim.c     ****   }
 304              		.loc 1 162 0
 305 0090 FFF7FEFF 		bl	Error_Handler
 306              	.LVL17:
 307 0094 E1E7     		b	.L33
 308              	.L53:
 158:Src/tim.c     ****   }
 309              		.loc 1 158 0
 310 0096 FFF7FEFF 		bl	Error_Handler
 311              	.LVL18:
 312 009a DAE7     		b	.L32
 313              	.L52:
 153:Src/tim.c     ****   }
 314              		.loc 1 153 0
 315 009c FFF7FEFF 		bl	Error_Handler
 316              	.LVL19:
 317 00a0 CFE7     		b	.L31
 318              	.L57:
 319 00a2 00BF     		.align	2
 320              	.L56:
 321 00a4 00000000 		.word	htim3
 322 00a8 00040040 		.word	1073742848
 323              		.cfi_endproc
 324              	.LFE125:
 326              		.section	.text.MX_TIM6_Init,"ax",%progbits
 327              		.align	1
 328              		.p2align 2,,3
 329              		.global	MX_TIM6_Init
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu fpv4-sp-d16
 335              	MX_TIM6_Init:
 336              	.LFB126:
 180:Src/tim.c     **** /* TIM6 init function */
 181:Src/tim.c     **** void MX_TIM6_Init(void)
 182:Src/tim.c     **** {
 337              		.loc 1 182 0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 16
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341 0000 10B5     		push	{r4, lr}
 342              	.LCFI8:
 343              		.cfi_def_cfa_offset 8
 344              		.cfi_offset 4, -8
 345              		.cfi_offset 14, -4
 183:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 184:Src/tim.c     **** 
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 11


 185:Src/tim.c     ****   htim6.Instance = TIM6;
 346              		.loc 1 185 0
 347 0002 114B     		ldr	r3, .L69
 348 0004 114A     		ldr	r2, .L69+4
 349 0006 1A60     		str	r2, [r3]
 182:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 350              		.loc 1 182 0
 351 0008 84B0     		sub	sp, sp, #16
 352              	.LCFI9:
 353              		.cfi_def_cfa_offset 24
 183:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 354              		.loc 1 183 0
 355 000a 0022     		movs	r2, #0
 186:Src/tim.c     ****   htim6.Init.Prescaler = 720;
 356              		.loc 1 186 0
 357 000c 4FF43474 		mov	r4, #720
 187:Src/tim.c     ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 188:Src/tim.c     ****   htim6.Init.Period = 10000;
 358              		.loc 1 188 0
 359 0010 42F21071 		movw	r1, #10000
 189:Src/tim.c     ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 190:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 360              		.loc 1 190 0
 361 0014 1846     		mov	r0, r3
 186:Src/tim.c     ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 362              		.loc 1 186 0
 363 0016 5C60     		str	r4, [r3, #4]
 187:Src/tim.c     ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 364              		.loc 1 187 0
 365 0018 C3E90221 		strd	r2, r1, [r3, #8]
 183:Src/tim.c     **** 
 366              		.loc 1 183 0
 367 001c 0192     		str	r2, [sp, #4]
 189:Src/tim.c     ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 368              		.loc 1 189 0
 369 001e 9A61     		str	r2, [r3, #24]
 183:Src/tim.c     **** 
 370              		.loc 1 183 0
 371 0020 CDE90222 		strd	r2, r2, [sp, #8]
 372              		.loc 1 190 0
 373 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 374              	.LVL20:
 375 0028 58B9     		cbnz	r0, .L68
 376              	.L59:
 191:Src/tim.c     ****   {
 192:Src/tim.c     ****     Error_Handler();
 193:Src/tim.c     ****   }
 194:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 377              		.loc 1 194 0
 378 002a 0023     		movs	r3, #0
 195:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 196:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 379              		.loc 1 196 0
 380 002c 01A9     		add	r1, sp, #4
 381 002e 0648     		ldr	r0, .L69
 194:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 382              		.loc 1 194 0
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 12


 383 0030 0193     		str	r3, [sp, #4]
 195:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 384              		.loc 1 195 0
 385 0032 0393     		str	r3, [sp, #12]
 386              		.loc 1 196 0
 387 0034 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 388              	.LVL21:
 389 0038 08B1     		cbz	r0, .L58
 197:Src/tim.c     ****   {
 198:Src/tim.c     ****     Error_Handler();
 390              		.loc 1 198 0
 391 003a FFF7FEFF 		bl	Error_Handler
 392              	.LVL22:
 393              	.L58:
 199:Src/tim.c     ****   }
 200:Src/tim.c     **** 
 201:Src/tim.c     **** }
 394              		.loc 1 201 0
 395 003e 04B0     		add	sp, sp, #16
 396              	.LCFI10:
 397              		.cfi_remember_state
 398              		.cfi_def_cfa_offset 8
 399              		@ sp needed
 400 0040 10BD     		pop	{r4, pc}
 401              	.L68:
 402              	.LCFI11:
 403              		.cfi_restore_state
 192:Src/tim.c     ****   }
 404              		.loc 1 192 0
 405 0042 FFF7FEFF 		bl	Error_Handler
 406              	.LVL23:
 407 0046 F0E7     		b	.L59
 408              	.L70:
 409              		.align	2
 410              	.L69:
 411 0048 00000000 		.word	htim6
 412 004c 00100040 		.word	1073745920
 413              		.cfi_endproc
 414              	.LFE126:
 416              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 417              		.align	1
 418              		.p2align 2,,3
 419              		.global	HAL_TIM_Base_MspInit
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 423              		.fpu fpv4-sp-d16
 425              	HAL_TIM_Base_MspInit:
 426              	.LFB127:
 202:Src/tim.c     **** 
 203:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 204:Src/tim.c     **** {
 427              		.loc 1 204 0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 16
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431              	.LVL24:
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 13


 432 0000 00B5     		push	{lr}
 433              	.LCFI12:
 434              		.cfi_def_cfa_offset 4
 435              		.cfi_offset 14, -4
 205:Src/tim.c     **** 
 206:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 436              		.loc 1 206 0
 437 0002 0368     		ldr	r3, [r0]
 438 0004 2C4A     		ldr	r2, .L82
 439 0006 9342     		cmp	r3, r2
 204:Src/tim.c     **** 
 440              		.loc 1 204 0
 441 0008 85B0     		sub	sp, sp, #20
 442              	.LCFI13:
 443              		.cfi_def_cfa_offset 24
 444              		.loc 1 206 0
 445 000a 0BD0     		beq	.L78
 207:Src/tim.c     ****   {
 208:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 209:Src/tim.c     **** 
 210:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 0 */
 211:Src/tim.c     ****     /* TIM1 clock enable */
 212:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_ENABLE();
 213:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 214:Src/tim.c     **** 
 215:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 1 */
 216:Src/tim.c     ****   }
 217:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM2)
 446              		.loc 1 217 0
 447 000c B3F1804F 		cmp	r3, #1073741824
 448 0010 2AD0     		beq	.L79
 218:Src/tim.c     ****   {
 219:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 220:Src/tim.c     **** 
 221:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 0 */
 222:Src/tim.c     ****     /* TIM2 clock enable */
 223:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
 224:Src/tim.c     **** 
 225:Src/tim.c     ****     /* TIM2 interrupt Init */
 226:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 227:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 228:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 229:Src/tim.c     **** 
 230:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 1 */
 231:Src/tim.c     ****   }
 232:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 449              		.loc 1 232 0
 450 0012 2A4A     		ldr	r2, .L82+4
 451 0014 9342     		cmp	r3, r2
 452 0016 3DD0     		beq	.L80
 233:Src/tim.c     ****   {
 234:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 235:Src/tim.c     **** 
 236:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 0 */
 237:Src/tim.c     ****     /* TIM3 clock enable */
 238:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_ENABLE();
 239:Src/tim.c     **** 
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 14


 240:Src/tim.c     ****     /* TIM3 interrupt Init */
 241:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 242:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 243:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 244:Src/tim.c     **** 
 245:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 1 */
 246:Src/tim.c     ****   }
 247:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM6)
 453              		.loc 1 247 0
 454 0018 294A     		ldr	r2, .L82+8
 455 001a 9342     		cmp	r3, r2
 456 001c 0FD0     		beq	.L81
 248:Src/tim.c     ****   {
 249:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 250:Src/tim.c     **** 
 251:Src/tim.c     ****   /* USER CODE END TIM6_MspInit 0 */
 252:Src/tim.c     ****     /* TIM6 clock enable */
 253:Src/tim.c     ****     __HAL_RCC_TIM6_CLK_ENABLE();
 254:Src/tim.c     **** 
 255:Src/tim.c     ****     /* TIM6 interrupt Init */
 256:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 4, 0);
 257:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 258:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 259:Src/tim.c     **** 
 260:Src/tim.c     ****   /* USER CODE END TIM6_MspInit 1 */
 261:Src/tim.c     ****   }
 262:Src/tim.c     **** }
 457              		.loc 1 262 0
 458 001e 05B0     		add	sp, sp, #20
 459              	.LCFI14:
 460              		.cfi_remember_state
 461              		.cfi_def_cfa_offset 4
 462              		@ sp needed
 463 0020 5DF804FB 		ldr	pc, [sp], #4
 464              	.L78:
 465              	.LCFI15:
 466              		.cfi_restore_state
 467              	.LBB2:
 212:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 468              		.loc 1 212 0
 469 0024 274B     		ldr	r3, .L82+12
 470 0026 9A69     		ldr	r2, [r3, #24]
 471 0028 42F40062 		orr	r2, r2, #2048
 472 002c 9A61     		str	r2, [r3, #24]
 473 002e 9B69     		ldr	r3, [r3, #24]
 474 0030 03F40063 		and	r3, r3, #2048
 475 0034 0093     		str	r3, [sp]
 476 0036 009B     		ldr	r3, [sp]
 477              	.LBE2:
 478              		.loc 1 262 0
 479 0038 05B0     		add	sp, sp, #20
 480              	.LCFI16:
 481              		.cfi_remember_state
 482              		.cfi_def_cfa_offset 4
 483              		@ sp needed
 484 003a 5DF804FB 		ldr	pc, [sp], #4
 485              	.L81:
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 15


 486              	.LCFI17:
 487              		.cfi_restore_state
 488              	.LBB3:
 253:Src/tim.c     **** 
 489              		.loc 1 253 0
 490 003e 214B     		ldr	r3, .L82+12
 491 0040 DA69     		ldr	r2, [r3, #28]
 492 0042 42F01002 		orr	r2, r2, #16
 493 0046 DA61     		str	r2, [r3, #28]
 494 0048 DB69     		ldr	r3, [r3, #28]
 495 004a 03F01003 		and	r3, r3, #16
 496 004e 0393     		str	r3, [sp, #12]
 497              	.LBE3:
 256:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 498              		.loc 1 256 0
 499 0050 3620     		movs	r0, #54
 500              	.LVL25:
 501 0052 0022     		movs	r2, #0
 502 0054 0421     		movs	r1, #4
 503              	.LBB4:
 253:Src/tim.c     **** 
 504              		.loc 1 253 0
 505 0056 039B     		ldr	r3, [sp, #12]
 506              	.LBE4:
 256:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 507              		.loc 1 256 0
 508 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 509              	.LVL26:
 257:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 510              		.loc 1 257 0
 511 005c 3620     		movs	r0, #54
 512              	.L77:
 513              		.loc 1 262 0
 514 005e 05B0     		add	sp, sp, #20
 515              	.LCFI18:
 516              		.cfi_remember_state
 517              		.cfi_def_cfa_offset 4
 518              		@ sp needed
 519 0060 5DF804EB 		ldr	lr, [sp], #4
 520              	.LCFI19:
 521              		.cfi_restore 14
 522              		.cfi_def_cfa_offset 0
 257:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 523              		.loc 1 257 0
 524 0064 FFF7FEBF 		b	HAL_NVIC_EnableIRQ
 525              	.LVL27:
 526              	.L79:
 527              	.LCFI20:
 528              		.cfi_restore_state
 529              	.LBB5:
 223:Src/tim.c     **** 
 530              		.loc 1 223 0
 531 0068 03F50433 		add	r3, r3, #135168
 532              	.LBE5:
 226:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 533              		.loc 1 226 0
 534 006c 0321     		movs	r1, #3
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 16


 535              	.LBB6:
 223:Src/tim.c     **** 
 536              		.loc 1 223 0
 537 006e DA69     		ldr	r2, [r3, #28]
 538 0070 42F00102 		orr	r2, r2, #1
 539 0074 DA61     		str	r2, [r3, #28]
 540 0076 DB69     		ldr	r3, [r3, #28]
 541 0078 03F00103 		and	r3, r3, #1
 542 007c 0193     		str	r3, [sp, #4]
 543              	.LBE6:
 226:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 544              		.loc 1 226 0
 545 007e 0022     		movs	r2, #0
 546 0080 1C20     		movs	r0, #28
 547              	.LVL28:
 548              	.LBB7:
 223:Src/tim.c     **** 
 549              		.loc 1 223 0
 550 0082 019B     		ldr	r3, [sp, #4]
 551              	.LBE7:
 226:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 552              		.loc 1 226 0
 553 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 554              	.LVL29:
 227:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 555              		.loc 1 227 0
 556 0088 1C20     		movs	r0, #28
 557              		.loc 1 262 0
 558 008a 05B0     		add	sp, sp, #20
 559              	.LCFI21:
 560              		.cfi_remember_state
 561              		.cfi_def_cfa_offset 4
 562              		@ sp needed
 563 008c 5DF804EB 		ldr	lr, [sp], #4
 564              	.LCFI22:
 565              		.cfi_restore 14
 566              		.cfi_def_cfa_offset 0
 257:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 567              		.loc 1 257 0
 568 0090 FFF7FEBF 		b	HAL_NVIC_EnableIRQ
 569              	.LVL30:
 570              	.L80:
 571              	.LCFI23:
 572              		.cfi_restore_state
 573              	.LBB8:
 238:Src/tim.c     **** 
 574              		.loc 1 238 0
 575 0094 0B4B     		ldr	r3, .L82+12
 576 0096 DA69     		ldr	r2, [r3, #28]
 577 0098 42F00202 		orr	r2, r2, #2
 578 009c DA61     		str	r2, [r3, #28]
 579 009e DB69     		ldr	r3, [r3, #28]
 580              	.LBE8:
 241:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 581              		.loc 1 241 0
 582 00a0 0022     		movs	r2, #0
 583              	.LBB9:
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 17


 238:Src/tim.c     **** 
 584              		.loc 1 238 0
 585 00a2 03F00203 		and	r3, r3, #2
 586 00a6 0293     		str	r3, [sp, #8]
 587              	.LBE9:
 241:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 588              		.loc 1 241 0
 589 00a8 1D20     		movs	r0, #29
 590              	.LVL31:
 591 00aa 1146     		mov	r1, r2
 592              	.LBB10:
 238:Src/tim.c     **** 
 593              		.loc 1 238 0
 594 00ac 029B     		ldr	r3, [sp, #8]
 595              	.LBE10:
 241:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 596              		.loc 1 241 0
 597 00ae FFF7FEFF 		bl	HAL_NVIC_SetPriority
 598              	.LVL32:
 242:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 599              		.loc 1 242 0
 600 00b2 1D20     		movs	r0, #29
 601 00b4 D3E7     		b	.L77
 602              	.L83:
 603 00b6 00BF     		.align	2
 604              	.L82:
 605 00b8 002C0140 		.word	1073818624
 606 00bc 00040040 		.word	1073742848
 607 00c0 00100040 		.word	1073745920
 608 00c4 00100240 		.word	1073876992
 609              		.cfi_endproc
 610              	.LFE127:
 612              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 613              		.align	1
 614              		.p2align 2,,3
 615              		.global	HAL_TIM_MspPostInit
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 619              		.fpu fpv4-sp-d16
 621              	HAL_TIM_MspPostInit:
 622              	.LFB128:
 263:Src/tim.c     **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 264:Src/tim.c     **** {
 623              		.loc 1 264 0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 24
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              	.LVL33:
 628 0000 30B5     		push	{r4, r5, lr}
 629              	.LCFI24:
 630              		.cfi_def_cfa_offset 12
 631              		.cfi_offset 4, -12
 632              		.cfi_offset 5, -8
 633              		.cfi_offset 14, -4
 265:Src/tim.c     **** 
 266:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 18


 267:Src/tim.c     ****   if(timHandle->Instance==TIM1)
 634              		.loc 1 267 0
 635 0002 0168     		ldr	r1, [r0]
 636 0004 134A     		ldr	r2, .L88
 264:Src/tim.c     **** 
 637              		.loc 1 264 0
 638 0006 87B0     		sub	sp, sp, #28
 639              	.LCFI25:
 640              		.cfi_def_cfa_offset 40
 266:Src/tim.c     ****   if(timHandle->Instance==TIM1)
 641              		.loc 1 266 0
 642 0008 0023     		movs	r3, #0
 643              		.loc 1 267 0
 644 000a 9142     		cmp	r1, r2
 266:Src/tim.c     ****   if(timHandle->Instance==TIM1)
 645              		.loc 1 266 0
 646 000c CDE90133 		strd	r3, r3, [sp, #4]
 647 0010 CDE90333 		strd	r3, r3, [sp, #12]
 648 0014 0593     		str	r3, [sp, #20]
 649              		.loc 1 267 0
 650 0016 01D0     		beq	.L87
 268:Src/tim.c     ****   {
 269:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 270:Src/tim.c     **** 
 271:Src/tim.c     ****   /* USER CODE END TIM1_MspPostInit 0 */
 272:Src/tim.c     ****   
 273:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 274:Src/tim.c     ****     /**TIM1 GPIO Configuration    
 275:Src/tim.c     ****     PA8     ------> TIM1_CH1 
 276:Src/tim.c     ****     */
 277:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 278:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 281:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 282:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 283:Src/tim.c     **** 
 284:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 285:Src/tim.c     **** 
 286:Src/tim.c     ****   /* USER CODE END TIM1_MspPostInit 1 */
 287:Src/tim.c     ****   }
 288:Src/tim.c     **** 
 289:Src/tim.c     **** }
 651              		.loc 1 289 0
 652 0018 07B0     		add	sp, sp, #28
 653              	.LCFI26:
 654              		.cfi_remember_state
 655              		.cfi_def_cfa_offset 12
 656              		@ sp needed
 657 001a 30BD     		pop	{r4, r5, pc}
 658              	.L87:
 659              	.LCFI27:
 660              		.cfi_restore_state
 661              	.LBB11:
 273:Src/tim.c     ****     /**TIM1 GPIO Configuration    
 662              		.loc 1 273 0
 663 001c 03F18043 		add	r3, r3, #1073741824
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 19


 664 0020 03F50433 		add	r3, r3, #135168
 665              	.LBE11:
 282:Src/tim.c     **** 
 666              		.loc 1 282 0
 667 0024 01A9     		add	r1, sp, #4
 668              	.LBB12:
 273:Src/tim.c     ****     /**TIM1 GPIO Configuration    
 669              		.loc 1 273 0
 670 0026 5A69     		ldr	r2, [r3, #20]
 671 0028 42F40032 		orr	r2, r2, #131072
 672 002c 5A61     		str	r2, [r3, #20]
 673 002e 5B69     		ldr	r3, [r3, #20]
 674 0030 03F40033 		and	r3, r3, #131072
 675 0034 0093     		str	r3, [sp]
 676              	.LBE12:
 278:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 677              		.loc 1 278 0
 678 0036 0222     		movs	r2, #2
 281:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 679              		.loc 1 281 0
 680 0038 0623     		movs	r3, #6
 277:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 681              		.loc 1 277 0
 682 003a 4FF48074 		mov	r4, #256
 282:Src/tim.c     **** 
 683              		.loc 1 282 0
 684 003e 4FF09040 		mov	r0, #1207959552
 685              	.LVL34:
 686              	.LBB13:
 273:Src/tim.c     ****     /**TIM1 GPIO Configuration    
 687              		.loc 1 273 0
 688 0042 009D     		ldr	r5, [sp]
 689              	.LBE13:
 281:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 690              		.loc 1 281 0
 691 0044 0593     		str	r3, [sp, #20]
 278:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 692              		.loc 1 278 0
 693 0046 CDE90142 		strd	r4, r2, [sp, #4]
 282:Src/tim.c     **** 
 694              		.loc 1 282 0
 695 004a FFF7FEFF 		bl	HAL_GPIO_Init
 696              	.LVL35:
 697              		.loc 1 289 0
 698 004e 07B0     		add	sp, sp, #28
 699              	.LCFI28:
 700              		.cfi_def_cfa_offset 12
 701              		@ sp needed
 702 0050 30BD     		pop	{r4, r5, pc}
 703              	.L89:
 704 0052 00BF     		.align	2
 705              	.L88:
 706 0054 002C0140 		.word	1073818624
 707              		.cfi_endproc
 708              	.LFE128:
 710              		.section	.text.MX_TIM1_Init,"ax",%progbits
 711              		.align	1
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 20


 712              		.p2align 2,,3
 713              		.global	MX_TIM1_Init
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 717              		.fpu fpv4-sp-d16
 719              	MX_TIM1_Init:
 720              	.LFB123:
  34:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 721              		.loc 1 34 0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 104
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 725 0000 30B5     		push	{r4, r5, lr}
 726              	.LCFI29:
 727              		.cfi_def_cfa_offset 12
 728              		.cfi_offset 4, -12
 729              		.cfi_offset 5, -8
 730              		.cfi_offset 14, -4
  35:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 731              		.loc 1 35 0
 732 0002 0024     		movs	r4, #0
  34:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 733              		.loc 1 34 0
 734 0004 9BB0     		sub	sp, sp, #108
 735              	.LCFI30:
 736              		.cfi_def_cfa_offset 120
  38:Src/tim.c     **** 
 737              		.loc 1 38 0
 738 0006 2146     		mov	r1, r4
 739 0008 2C22     		movs	r2, #44
 740 000a 0FA8     		add	r0, sp, #60
  35:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 741              		.loc 1 35 0
 742 000c CDE90444 		strd	r4, r4, [sp, #16]
 743 0010 CDE90644 		strd	r4, r4, [sp, #24]
  36:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 744              		.loc 1 36 0
 745 0014 0194     		str	r4, [sp, #4]
  37:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 746              		.loc 1 37 0
 747 0016 0894     		str	r4, [sp, #32]
  36:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 748              		.loc 1 36 0
 749 0018 CDE90244 		strd	r4, r4, [sp, #8]
  37:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 750              		.loc 1 37 0
 751 001c CDE90944 		strd	r4, r4, [sp, #36]
 752 0020 CDE90B44 		strd	r4, r4, [sp, #44]
 753 0024 CDE90D44 		strd	r4, r4, [sp, #52]
  38:Src/tim.c     **** 
 754              		.loc 1 38 0
 755 0028 FFF7FEFF 		bl	memset
 756              	.LVL36:
  40:Src/tim.c     ****   htim1.Init.Prescaler = 72;
 757              		.loc 1 40 0
 758 002c 304B     		ldr	r3, .L121
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 21


 759 002e 314D     		ldr	r5, .L121+4
  42:Src/tim.c     ****   htim1.Init.Period = 100;
 760              		.loc 1 42 0
 761 0030 9C60     		str	r4, [r3, #8]
  41:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 762              		.loc 1 41 0
 763 0032 4821     		movs	r1, #72
  43:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 764              		.loc 1 43 0
 765 0034 6422     		movs	r2, #100
  47:Src/tim.c     ****   {
 766              		.loc 1 47 0
 767 0036 1846     		mov	r0, r3
  45:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 768              		.loc 1 45 0
 769 0038 C3E90444 		strd	r4, r4, [r3, #16]
  46:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 770              		.loc 1 46 0
 771 003c 9C61     		str	r4, [r3, #24]
  41:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 772              		.loc 1 41 0
 773 003e C3E90051 		strd	r5, r1, [r3]
  43:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 774              		.loc 1 43 0
 775 0042 DA60     		str	r2, [r3, #12]
  47:Src/tim.c     ****   {
 776              		.loc 1 47 0
 777 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 778              	.LVL37:
 779 0048 0028     		cmp	r0, #0
 780 004a 4DD1     		bne	.L116
 781              	.L91:
  51:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 782              		.loc 1 51 0
 783 004c 4FF48053 		mov	r3, #4096
  52:Src/tim.c     ****   {
 784              		.loc 1 52 0
 785 0050 04A9     		add	r1, sp, #16
 786 0052 2748     		ldr	r0, .L121
  51:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 787              		.loc 1 51 0
 788 0054 0493     		str	r3, [sp, #16]
  52:Src/tim.c     ****   {
 789              		.loc 1 52 0
 790 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 791              	.LVL38:
 792 005a 0028     		cmp	r0, #0
 793 005c 41D1     		bne	.L117
 794              	.L92:
  56:Src/tim.c     ****   {
 795              		.loc 1 56 0
 796 005e 2448     		ldr	r0, .L121
 797 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 798              	.LVL39:
 799 0064 0028     		cmp	r0, #0
 800 0066 39D1     		bne	.L118
 801              	.L93:
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 22


  60:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 802              		.loc 1 60 0
 803 0068 0023     		movs	r3, #0
  63:Src/tim.c     ****   {
 804              		.loc 1 63 0
 805 006a 01A9     		add	r1, sp, #4
 806 006c 2048     		ldr	r0, .L121
  62:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 807              		.loc 1 62 0
 808 006e 0393     		str	r3, [sp, #12]
  61:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 809              		.loc 1 61 0
 810 0070 CDE90133 		strd	r3, r3, [sp, #4]
  63:Src/tim.c     ****   {
 811              		.loc 1 63 0
 812 0074 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 813              	.LVL40:
 814 0078 68BB     		cbnz	r0, .L119
 815              	.L94:
  68:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 816              		.loc 1 68 0
 817 007a 0023     		movs	r3, #0
  67:Src/tim.c     ****   sConfigOC.Pulse = 0;
 818              		.loc 1 67 0
 819 007c 1E4C     		ldr	r4, .L121+8
  74:Src/tim.c     ****   {
 820              		.loc 1 74 0
 821 007e 1C48     		ldr	r0, .L121
  67:Src/tim.c     ****   sConfigOC.Pulse = 0;
 822              		.loc 1 67 0
 823 0080 0894     		str	r4, [sp, #32]
  74:Src/tim.c     ****   {
 824              		.loc 1 74 0
 825 0082 08A9     		add	r1, sp, #32
 826 0084 1A46     		mov	r2, r3
  69:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 827              		.loc 1 69 0
 828 0086 CDE90933 		strd	r3, r3, [sp, #36]
  71:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 829              		.loc 1 71 0
 830 008a CDE90B33 		strd	r3, r3, [sp, #44]
  73:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 831              		.loc 1 73 0
 832 008e CDE90D33 		strd	r3, r3, [sp, #52]
  74:Src/tim.c     ****   {
 833              		.loc 1 74 0
 834 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 835              	.LVL41:
 836 0096 D8B9     		cbnz	r0, .L120
 837              	.L95:
  78:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 838              		.loc 1 78 0
 839 0098 0023     		movs	r3, #0
  83:Src/tim.c     ****   sBreakDeadTimeConfig.BreakFilter = 0;
 840              		.loc 1 83 0
 841 009a 4FF40054 		mov	r4, #8192
  86:Src/tim.c     ****   sBreakDeadTimeConfig.Break2Filter = 0;
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 23


 842              		.loc 1 86 0
 843 009e 4FF00072 		mov	r2, #33554432
  89:Src/tim.c     ****   {
 844              		.loc 1 89 0
 845 00a2 0FA9     		add	r1, sp, #60
 846 00a4 1248     		ldr	r0, .L121
  82:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 847              		.loc 1 82 0
 848 00a6 1393     		str	r3, [sp, #76]
  79:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 849              		.loc 1 79 0
 850 00a8 CDE90F33 		strd	r3, r3, [sp, #60]
  81:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 851              		.loc 1 81 0
 852 00ac CDE91133 		strd	r3, r3, [sp, #68]
  85:Src/tim.c     ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 853              		.loc 1 85 0
 854 00b0 CDE91533 		strd	r3, r3, [sp, #84]
  88:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 855              		.loc 1 88 0
 856 00b4 CDE91833 		strd	r3, r3, [sp, #96]
  83:Src/tim.c     ****   sBreakDeadTimeConfig.BreakFilter = 0;
 857              		.loc 1 83 0
 858 00b8 1494     		str	r4, [sp, #80]
  86:Src/tim.c     ****   sBreakDeadTimeConfig.Break2Filter = 0;
 859              		.loc 1 86 0
 860 00ba 1792     		str	r2, [sp, #92]
  89:Src/tim.c     ****   {
 861              		.loc 1 89 0
 862 00bc FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 863              	.LVL42:
 864 00c0 08B1     		cbz	r0, .L96
  91:Src/tim.c     ****   }
 865              		.loc 1 91 0
 866 00c2 FFF7FEFF 		bl	Error_Handler
 867              	.LVL43:
 868              	.L96:
  93:Src/tim.c     **** 
 869              		.loc 1 93 0
 870 00c6 0A48     		ldr	r0, .L121
 871 00c8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 872              	.LVL44:
  95:Src/tim.c     **** /* TIM2 init function */
 873              		.loc 1 95 0
 874 00cc 1BB0     		add	sp, sp, #108
 875              	.LCFI31:
 876              		.cfi_remember_state
 877              		.cfi_def_cfa_offset 12
 878              		@ sp needed
 879 00ce 30BD     		pop	{r4, r5, pc}
 880              	.L120:
 881              	.LCFI32:
 882              		.cfi_restore_state
  76:Src/tim.c     ****   }
 883              		.loc 1 76 0
 884 00d0 FFF7FEFF 		bl	Error_Handler
 885              	.LVL45:
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 24


 886 00d4 E0E7     		b	.L95
 887              	.L119:
  65:Src/tim.c     ****   }
 888              		.loc 1 65 0
 889 00d6 FFF7FEFF 		bl	Error_Handler
 890              	.LVL46:
 891 00da CEE7     		b	.L94
 892              	.L118:
  58:Src/tim.c     ****   }
 893              		.loc 1 58 0
 894 00dc FFF7FEFF 		bl	Error_Handler
 895              	.LVL47:
 896 00e0 C2E7     		b	.L93
 897              	.L117:
  54:Src/tim.c     ****   }
 898              		.loc 1 54 0
 899 00e2 FFF7FEFF 		bl	Error_Handler
 900              	.LVL48:
 901 00e6 BAE7     		b	.L92
 902              	.L116:
  49:Src/tim.c     ****   }
 903              		.loc 1 49 0
 904 00e8 FFF7FEFF 		bl	Error_Handler
 905              	.LVL49:
 906 00ec AEE7     		b	.L91
 907              	.L122:
 908 00ee 00BF     		.align	2
 909              	.L121:
 910 00f0 00000000 		.word	htim1
 911 00f4 002C0140 		.word	1073818624
 912 00f8 70000100 		.word	65648
 913              		.cfi_endproc
 914              	.LFE123:
 916              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 917              		.align	1
 918              		.p2align 2,,3
 919              		.global	HAL_TIM_Base_MspDeInit
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 923              		.fpu fpv4-sp-d16
 925              	HAL_TIM_Base_MspDeInit:
 926              	.LFB129:
 290:Src/tim.c     **** 
 291:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 292:Src/tim.c     **** {
 927              		.loc 1 292 0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 0
 930              		@ frame_needed = 0, uses_anonymous_args = 0
 931              		@ link register save eliminated.
 932              	.LVL50:
 293:Src/tim.c     **** 
 294:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 933              		.loc 1 294 0
 934 0000 0368     		ldr	r3, [r0]
 935 0002 174A     		ldr	r2, .L132
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 25


 936 0004 9342     		cmp	r3, r2
 937 0006 09D0     		beq	.L128
 295:Src/tim.c     ****   {
 296:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 297:Src/tim.c     **** 
 298:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 0 */
 299:Src/tim.c     ****     /* Peripheral clock disable */
 300:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_DISABLE();
 301:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 302:Src/tim.c     **** 
 303:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 1 */
 304:Src/tim.c     ****   }
 305:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM2)
 938              		.loc 1 305 0
 939 0008 B3F1804F 		cmp	r3, #1073741824
 940 000c 16D0     		beq	.L129
 306:Src/tim.c     ****   {
 307:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 308:Src/tim.c     **** 
 309:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 0 */
 310:Src/tim.c     ****     /* Peripheral clock disable */
 311:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
 312:Src/tim.c     **** 
 313:Src/tim.c     ****     /* TIM2 interrupt Deinit */
 314:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 315:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 316:Src/tim.c     **** 
 317:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 1 */
 318:Src/tim.c     ****   }
 319:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 941              		.loc 1 319 0
 942 000e 154A     		ldr	r2, .L132+4
 943 0010 9342     		cmp	r3, r2
 944 0012 1BD0     		beq	.L130
 320:Src/tim.c     ****   {
 321:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 322:Src/tim.c     **** 
 323:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 0 */
 324:Src/tim.c     ****     /* Peripheral clock disable */
 325:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_DISABLE();
 326:Src/tim.c     **** 
 327:Src/tim.c     ****     /* TIM3 interrupt Deinit */
 328:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 329:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 330:Src/tim.c     **** 
 331:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 1 */
 332:Src/tim.c     ****   }
 333:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM6)
 945              		.loc 1 333 0
 946 0014 144A     		ldr	r2, .L132+8
 947 0016 9342     		cmp	r3, r2
 948 0018 07D0     		beq	.L131
 334:Src/tim.c     ****   {
 335:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 336:Src/tim.c     **** 
 337:Src/tim.c     ****   /* USER CODE END TIM6_MspDeInit 0 */
 338:Src/tim.c     ****     /* Peripheral clock disable */
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 26


 339:Src/tim.c     ****     __HAL_RCC_TIM6_CLK_DISABLE();
 340:Src/tim.c     **** 
 341:Src/tim.c     ****     /* TIM6 interrupt Deinit */
 342:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM6_DAC1_IRQn);
 343:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 344:Src/tim.c     **** 
 345:Src/tim.c     ****   /* USER CODE END TIM6_MspDeInit 1 */
 346:Src/tim.c     ****   }
 347:Src/tim.c     **** } 
 949              		.loc 1 347 0
 950 001a 7047     		bx	lr
 951              	.L128:
 300:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 952              		.loc 1 300 0
 953 001c 02F56442 		add	r2, r2, #58368
 954 0020 9369     		ldr	r3, [r2, #24]
 955 0022 23F40063 		bic	r3, r3, #2048
 956 0026 9361     		str	r3, [r2, #24]
 957 0028 7047     		bx	lr
 958              	.L131:
 339:Src/tim.c     **** 
 959              		.loc 1 339 0
 960 002a 02F50032 		add	r2, r2, #131072
 342:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 961              		.loc 1 342 0
 962 002e 3620     		movs	r0, #54
 963              	.LVL51:
 339:Src/tim.c     **** 
 964              		.loc 1 339 0
 965 0030 D369     		ldr	r3, [r2, #28]
 966 0032 23F01003 		bic	r3, r3, #16
 967 0036 D361     		str	r3, [r2, #28]
 342:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 968              		.loc 1 342 0
 969 0038 FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 970              	.LVL52:
 971              	.L129:
 311:Src/tim.c     **** 
 972              		.loc 1 311 0
 973 003c 0B4A     		ldr	r2, .L132+12
 974 003e D369     		ldr	r3, [r2, #28]
 975 0040 23F00103 		bic	r3, r3, #1
 976 0044 D361     		str	r3, [r2, #28]
 314:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 977              		.loc 1 314 0
 978 0046 1C20     		movs	r0, #28
 979              	.LVL53:
 980 0048 FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 981              	.LVL54:
 982              	.L130:
 325:Src/tim.c     **** 
 983              		.loc 1 325 0
 984 004c 02F50332 		add	r2, r2, #134144
 328:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 985              		.loc 1 328 0
 986 0050 1D20     		movs	r0, #29
 987              	.LVL55:
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 27


 325:Src/tim.c     **** 
 988              		.loc 1 325 0
 989 0052 D369     		ldr	r3, [r2, #28]
 990 0054 23F00203 		bic	r3, r3, #2
 991 0058 D361     		str	r3, [r2, #28]
 328:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 992              		.loc 1 328 0
 993 005a FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 994              	.LVL56:
 995              	.L133:
 996 005e 00BF     		.align	2
 997              	.L132:
 998 0060 002C0140 		.word	1073818624
 999 0064 00040040 		.word	1073742848
 1000 0068 00100040 		.word	1073745920
 1001 006c 00100240 		.word	1073876992
 1002              		.cfi_endproc
 1003              	.LFE129:
 1005              		.comm	htim6,64,4
 1006              		.comm	htim3,64,4
 1007              		.comm	htim2,64,4
 1008              		.comm	htim1,64,4
 1009              		.text
 1010              	.Letext0:
 1011              		.file 2 "/usr/local/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_type
 1012              		.file 3 "/usr/local/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h"
 1013              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1014              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1015              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 1016              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1017              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1018              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1019              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1020              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 1021              		.file 12 "Inc/tim.h"
 1022              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1023              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 1024              		.file 15 "Inc/main.h"
 1025              		.file 16 "<built-in>"
ARM GAS  /var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:18     .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:26     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:168    .text.MX_TIM2_Init:00000000000000a4 $d
                            *COM*:0000000000000040 htim2
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:173    .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:181    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:321    .text.MX_TIM3_Init:00000000000000a4 $d
                            *COM*:0000000000000040 htim3
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:327    .text.MX_TIM6_Init:0000000000000000 $t
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:335    .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:411    .text.MX_TIM6_Init:0000000000000048 $d
                            *COM*:0000000000000040 htim6
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:417    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:425    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:605    .text.HAL_TIM_Base_MspInit:00000000000000b8 $d
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:613    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:621    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:706    .text.HAL_TIM_MspPostInit:0000000000000054 $d
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:711    .text.MX_TIM1_Init:0000000000000000 $t
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:719    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:910    .text.MX_TIM1_Init:00000000000000f0 $d
                            *COM*:0000000000000040 htim1
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:917    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:925    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/v3/wysfpd052nz8jkbx04pk0ym80000gn/T//ccHb7Znl.s:998    .text.HAL_TIM_Base_MspDeInit:0000000000000060 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
