

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Jan  7 22:12:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.633|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1966|  7846|  1966|  7846|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+------+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  1964|  7844|        10|          5|          1| 392 ~ 1568 |    yes   |
        +----------+------+------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    920|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    296|    -|
|Register         |        -|      -|     557|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     557|   1216|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_5ns_7ns_4ns_11_1_1_U72  |network_mac_muladd_5ns_7ns_4ns_11_1_1  | i0 + i1 * i2 |
    |network_mul_mul_16s_16s_29_1_1_U64         |network_mul_mul_16s_16s_29_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_29_1_1_U65         |network_mul_mul_16s_16s_29_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_29_1_1_U66         |network_mul_mul_16s_16s_29_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_29_1_1_U67         |network_mul_mul_16s_16s_29_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_29_1_1_U68         |network_mul_mul_16s_16s_29_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_29_1_1_U69         |network_mul_mul_16s_16s_29_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_29_1_1_U70         |network_mul_mul_16s_16s_29_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_29_1_1_U71         |network_mul_mul_16s_16s_29_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_29_1_1_U73         |network_mul_mul_16s_16s_29_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln37_20_fu_535_p2         |     *    |      0|  0|  26|           4|           6|
    |mul_ln37_fu_457_p2            |     *    |      0|  0|  26|           4|           6|
    |mul_ln45_2_fu_798_p2          |     *    |      0|  0|  17|           4|           5|
    |mul_ln45_fu_693_p2            |     *    |      0|  0|  17|           4|           5|
    |mul_ln4_fu_411_p2             |     *    |      0|  0|  13|           4|           4|
    |tmp10_0_0_mid2_fu_640_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp10_1_0_mid2_fu_654_p2      |     *    |      0|  0|  33|           6|           7|
    |tmp10_2_0_mid2_fu_737_p2      |     *    |      0|  0|  33|           6|           7|
    |add_ln22_fu_702_p2            |     +    |      0|  0|  13|           1|          11|
    |add_ln23_11_fu_626_p2         |     +    |      0|  0|  15|           2|           7|
    |add_ln23_12_fu_708_p2         |     +    |      0|  0|  15|           2|           7|
    |add_ln23_13_fu_718_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln23_14_fu_778_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln23_15_fu_788_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln23_16_fu_878_p2         |     +    |      0|  0|  15|           3|           7|
    |add_ln23_17_fu_888_p2         |     +    |      0|  0|  15|           4|           7|
    |add_ln23_fu_615_p2            |     +    |      0|  0|  15|           1|           7|
    |add_ln26_2_fu_516_p2          |     +    |      0|  0|  15|           6|           6|
    |add_ln26_fu_451_p2            |     +    |      0|  0|  15|           6|           6|
    |add_ln31_2_fu_606_p2          |     +    |      0|  0|  15|           1|           8|
    |add_ln37_18_fu_682_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln37_19_fu_742_p2         |     +    |      0|  0|  13|           2|           4|
    |add_ln37_20_fu_751_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln37_21_fu_761_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln37_22_fu_852_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln37_23_fu_861_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln37_24_fu_935_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln37_25_fu_944_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln37_26_fu_953_p2         |     +    |      0|  0|  13|          11|          11|
    |add_ln37_fu_662_p2            |     +    |      0|  0|  13|          11|          11|
    |add_ln45_10_fu_1005_p2        |     +    |      0|  0|  23|          16|          16|
    |add_ln45_11_fu_1048_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln45_12_fu_1052_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln45_13_fu_1058_p2        |     +    |      0|  0|  23|          16|          16|
    |add_ln45_14_fu_1082_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln45_15_fu_1086_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln45_16_fu_1091_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln45_17_fu_1096_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln45_9_fu_1043_p2         |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_477_p2               |     +    |      0|  0|  13|           1|           4|
    |out_h_fu_568_p2               |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_673_p2               |     +    |      0|  0|  13|           1|           4|
    |tmp10_1_0_mid2_v_v_fu_645_p2  |     +    |      0|  0|  15|           1|           7|
    |tmp10_2_0_mid2_v_v_fu_728_p2  |     +    |      0|  0|  15|           2|           7|
    |tmp11_fu_697_p2               |     +    |      0|  0|  15|           7|           7|
    |tmp11_mid1_fu_814_p2          |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_fu_466_p2             |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_mid1_fu_592_p2        |     +    |      0|  0|  15|           7|           7|
    |icmp_ln22_fu_472_p2           |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln31_fu_483_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln32_2_fu_556_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln32_fu_425_p2           |   icmp   |      0|  0|   9|           4|           1|
    |empty_62_fu_574_p2            |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_580_p3        |  select  |      0|  0|   4|           1|           1|
    |select_ln23_10_fu_540_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln23_11_fu_802_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln23_12_fu_548_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln23_13_fu_808_p3      |  select  |      0|  0|   7|           1|           7|
    |select_ln23_14_fu_561_p3      |  select  |      0|  0|   2|           1|           1|
    |select_ln23_8_fu_522_p3       |  select  |      0|  0|   6|           1|           6|
    |select_ln23_9_fu_898_p3       |  select  |      0|  0|   4|           1|           4|
    |select_ln23_fu_488_p3         |  select  |      0|  0|   4|           1|           1|
    |select_ln31_7_fu_957_p3       |  select  |      0|  0|   8|           1|           1|
    |select_ln31_fu_904_p3         |  select  |      0|  0|   4|           1|           4|
    |tmp10_0_0_mid2_v_v_fu_598_p3  |  select  |      0|  0|   7|           1|           7|
    |tmp12_mid2_v_v_fu_819_p3      |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 920|         394|         522|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten48_phi_fu_302_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_326_p4    |   9|          2|    8|         16|
    |ap_phi_mux_out_d_0_phi_fu_314_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_h_0_phi_fu_337_p4           |   9|          2|    4|          8|
    |ap_phi_mux_out_w_0_phi_fu_348_p4           |   9|          2|    4|          8|
    |indvar_flatten48_reg_298                   |   9|          2|   11|         22|
    |indvar_flatten_reg_322                     |   9|          2|    8|         16|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |kernel_address0                            |  33|          6|    7|         42|
    |kernel_address1                            |  27|          5|    7|         35|
    |out_d_0_reg_310                            |   9|          2|    4|          8|
    |out_h_0_reg_333                            |   9|          2|    4|          8|
    |out_w_0_reg_344                            |   9|          2|    4|          8|
    |reg_355                                    |   9|          2|   16|         32|
    |reg_364                                    |   9|          2|   16|         32|
    |reg_369                                    |   9|          2|   16|         32|
    |reg_374                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 296|         60|  170|        493|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln22_reg_1370                    |  11|   0|   11|          0|
    |add_ln31_2_reg_1295                  |   8|   0|    8|          0|
    |add_ln37_26_reg_1484                 |  11|   0|   11|          0|
    |add_ln45_10_reg_1514                 |  16|   0|   16|          0|
    |add_ln45_12_reg_1529                 |  16|   0|   16|          0|
    |add_ln45_13_reg_1534                 |  16|   0|   16|          0|
    |add_ln45_17_reg_1549                 |  16|   0|   16|          0|
    |add_ln45_reg_1544                    |  11|   0|   11|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |empty_reg_1198                       |   4|   0|    4|          0|
    |icmp_ln22_reg_1228                   |   1|   0|    1|          0|
    |icmp_ln22_reg_1228_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln31_reg_1237                   |   1|   0|    1|          0|
    |icmp_ln32_reg_1213                   |   1|   0|    1|          0|
    |indvar_flatten48_reg_298             |  11|   0|   11|          0|
    |indvar_flatten_reg_322               |   8|   0|    8|          0|
    |mul_ln45_reg_1360                    |   7|   0|    7|          0|
    |mul_ln4_reg_1203                     |   8|   0|    8|          0|
    |out_d_0_reg_310                      |   4|   0|    4|          0|
    |out_d_reg_1232                       |   4|   0|    4|          0|
    |out_h_0_reg_333                      |   4|   0|    4|          0|
    |out_h_reg_1271                       |   4|   0|    4|          0|
    |out_w_0_mid2_reg_1276                |   4|   0|    4|          0|
    |out_w_0_reg_344                      |   4|   0|    4|          0|
    |out_w_reg_1344                       |   4|   0|    4|          0|
    |reg_355                              |  16|   0|   16|          0|
    |reg_360                              |  16|   0|   16|          0|
    |reg_364                              |  16|   0|   16|          0|
    |reg_369                              |  16|   0|   16|          0|
    |reg_374                              |  16|   0|   16|          0|
    |select_ln23_14_reg_1265              |   1|   0|    1|          0|
    |select_ln23_8_reg_1255               |   6|   0|    6|          0|
    |select_ln23_9_reg_1453               |   4|   0|    4|          0|
    |select_ln23_reg_1245                 |   4|   0|    4|          0|
    |select_ln31_7_reg_1489               |   8|   0|    8|          0|
    |select_ln31_reg_1459                 |   4|   0|    4|          0|
    |tmp10_0_0_mid2_reg_1320              |  11|   0|   11|          0|
    |tmp10_0_0_mid2_v_v_reg_1288          |   7|   0|    7|          0|
    |tmp10_1_0_mid2_reg_1325              |  11|   0|   11|          0|
    |tmp10_2_0_mid2_reg_1385              |  11|   0|   11|          0|
    |tmp11_reg_1365                       |   7|   0|    7|          0|
    |tmp12_mid2_v_v_reg_1418              |   7|   0|    7|          0|
    |tmp_2_reg_1208                       |   8|   0|   11|          3|
    |trunc_ln45_1_reg_1499                |  16|   0|   16|          0|
    |trunc_ln45_2_reg_1504                |  16|   0|   16|          0|
    |trunc_ln45_3_reg_1519                |  16|   0|   16|          0|
    |trunc_ln45_4_reg_1524                |  16|   0|   16|          0|
    |trunc_ln45_5_reg_1539                |  16|   0|   16|          0|
    |trunc_ln45_8_reg_1469                |  16|   0|   16|          0|
    |trunc_ln45_9_reg_1428                |  16|   0|   16|          0|
    |trunc_ln45_s_reg_1464                |  16|   0|   16|          0|
    |trunc_ln_reg_1423                    |  16|   0|   16|          0|
    |zext_ln23_32_reg_1300                |   6|   0|    7|          1|
    |zext_ln37_27_reg_1332                |   4|   0|   11|          7|
    |zext_ln37_27_reg_1332_pp0_iter1_reg  |   4|   0|   11|          7|
    |zext_ln37_29_reg_1349                |   4|   0|   11|          7|
    |zext_ln37_31_reg_1392                |   4|   0|   11|          7|
    |zext_ln37_5_cast14_reg_1180          |   6|   0|   11|          5|
    |zext_ln37_6_cast_mid_reg_1283        |   4|   0|    7|          3|
    |zext_ln37_6_cast_reg_1223            |   4|   0|    7|          3|
    |zext_ln37_reg_1174                   |   6|   0|    7|          1|
    |zext_ln45_1_cast_reg_1193            |   5|   0|   11|          6|
    |zext_ln45_2_reg_1218                 |   4|   0|    7|          3|
    |zext_ln45_4_reg_1250                 |   4|   0|    7|          3|
    |zext_ln45_reg_1187                   |   5|   0|    7|          2|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 557|   0|  615|         58|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel_address1    | out |    7|  ap_memory |         kernel         |     array    |
|kernel_ce1         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q1          |  in |   16|  ap_memory |         kernel         |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

