$date
	Wed May 18 20:28:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_FetchCDB $end
$var wire 36 ! buffer_newValue [35:0] $end
$var reg 36 " buffer_value [35:0] $end
$var reg 1 # cdb_buzy $end
$var reg 3 $ cdb_device [2:0] $end
$var reg 32 % cdb_value [31:0] $end
$scope module U_FetchCDB $end
$var wire 36 & buffer_value [35:0] $end
$var wire 1 # cdb_buzy $end
$var wire 3 ' cdb_device [2:0] $end
$var wire 32 ( cdb_value [31:0] $end
$var reg 36 ) buffer_newValue [35:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000000000000000000000000000 )
b10010001101000101011001111000 (
b111 '
b100000000000000000000000000000000 &
b10010001101000101011001111000 %
b111 $
1#
b100000000000000000000000000000000 "
b100000000000000000000000000000000 !
$end
#2000
b100000010010001101000101011001111000 !
b100000010010001101000101011001111000 )
b11100000000000000000000000000000000 "
b11100000000000000000000000000000000 &
#4000
b111110000111011001010100001100100001 !
b111110000111011001010100001100100001 )
b111110000111011001010100001100100001 "
b111110000111011001010100001100100001 &
#6000
