// Seed: 4245196556
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3 = id_1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    output tri0 id_4
);
  xnor primCall (id_1, id_2, id_0, id_3, id_7);
  tri0 id_6, id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  always @(posedge 1 or posedge id_7) begin : LABEL_0$display
    ;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_6;
endmodule
