$date
	Tue Apr 29 13:13:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! s_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ s_in $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ s_in $end
$var wire 1 ! s_out $end
$var reg 4 % shift_register [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
x$
1#
0"
0!
$end
#5
1"
#10
0"
0#
#15
b1 %
1"
1$
#20
0"
#25
b10 %
1"
0$
#30
0"
#35
b101 %
1"
1$
#40
0"
#45
1!
b1010 %
1"
0$
#50
0"
#55
0!
b101 %
1"
1$
#60
0"
#65
1!
b1011 %
1"
#70
0"
#75
0!
b110 %
1"
0$
#80
0"
#85
1!
b1100 %
1"
