







.version 5.0
.target sm_61
.address_size 64


.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv119__pointer_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__function_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust6system4cuda3parE[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN67_INTERNAL_45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c6thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 8 .b8 _ZTVN3c1020intrusive_ptr_targetE[40];
.global .align 8 .b8 _ZTVN3c1011StorageImplE[40];
.global .align 8 .b8 _ZTVN6caffe28OperatorINS_11CUDAContextEEE[136];
.global .align 8 .b8 _ZTVN6caffe28UniqueOpINS_11CUDAContextEEE[136];










.extern .shared .align 8 .b8 _ZN6thrust6system4cuda6detail4smemE[];
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];


.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];

.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result;


.visible .entry _ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii(
.param .align 8 .b8 _ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_0[8],
.param .align 8 .b8 _ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_1[8],
.param .u64 _ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_2,
.param .u32 _ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_3,
.param .u32 _ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_4
)
{
.reg .pred %p<6>;
.reg .b32 %r<16>;
.reg .b64 %rd<17>;


ld.param.u64 %rd4, [_ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_0];
ld.param.u64 %rd5, [_ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_1];
ld.param.u64 %rd6, [_ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_2];
ld.param.u32 %r6, [_ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_3];
ld.param.u32 %r7, [_ZN6caffe269_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c12remap_kernelEN6thrust10device_ptrIiEES3_Piii_param_4];
cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r8, %ctaid.x;
mov.u32 %r9, %ntid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r1, %r8, %r9, %r10;
setp.ge.s32	%p1, %r1, %r7;
@%p1 bra BB0_6;

cvta.to.global.u64 %rd7, %rd4;
mul.wide.s32 %rd8, %r1, 4;
add.s64 %rd3, %rd7, %rd8;
ld.global.u32 %r11, [%rd3];
mul.wide.s32 %rd9, %r11, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.u32 %r12, [%rd10];
mul.wide.s32 %rd11, %r12, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.u32 [%rd12], %r1;
add.s32 %r15, %r11, 1;
setp.ge.s32	%p2, %r15, %r6;
@%p2 bra BB0_6;

add.s32 %r3, %r7, -1;

BB0_3:
setp.eq.s32	%p3, %r1, %r3;
@%p3 bra BB0_5;

ld.global.u32 %r13, [%rd3+4];
setp.eq.s32	%p4, %r15, %r13;
@%p4 bra BB0_6;

BB0_5:
mul.wide.s32 %rd13, %r15, 4;
add.s64 %rd14, %rd2, %rd13;
ld.global.u32 %r14, [%rd14];
mul.wide.s32 %rd15, %r14, 4;
add.s64 %rd16, %rd1, %rd15;
st.global.u32 [%rd16], %r1;
add.s32 %r15, %r15, 1;
setp.lt.s32	%p5, %r15, %r6;
@%p5 bra BB0_3;

BB0_6:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB1_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB1_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB1_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB1_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB1_4;

BB1_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEEPiNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIiEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB2_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB2_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB2_4;

BB2_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB2_3;

BB2_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEjNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEjNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0[64]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<31>;
.reg .b64 %rd<15>;


ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEjNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEjNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+40];
ld.param.v2.u32 {%r26, %r27}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEjNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEjNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEjNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd6, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd7, %rd6;
setp.eq.s64	%p2, %rd7, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB3_2;

cvt.s64.s32	%rd8, %r23;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r28;
mov.u64 %rd9, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd10, %rd9;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd10;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd8;

BB3_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r29, %ctaid.x;
add.s32 %r5, %r29, %r19;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r20;
mad.lo.s32 %r30, %r5, %r4, %r1;
setp.ge.u32	%p4, %r30, %r27;
@%p4 bra BB3_5;

cvta.to.global.u64 %rd11, %rd5;
mul.wide.u32 %rd12, %r30, 4;
add.s64 %rd14, %rd11, %rd12;
cvt.u64.u32	%rd2, %r6;
shl.b64 %rd13, %rd2, 2;

BB3_4:
st.global.u32 [%rd14], %r26;
add.s64 %rd14, %rd14, %rd13;
add.s32 %r30, %r30, %r6;
setp.lt.u32	%p5, %r30, %r27;
@%p5 bra BB3_4;

BB3_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEmNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEmNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<24>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEmNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r16, %r17}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEmNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEmNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEmNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r6, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEmNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_10device_ptrIiEENS_6detail16wrapped_functionINSL_23device_generate_functorINSL_12fill_functorIiEEEEvEEmNS_9null_typeESS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB4_2;

cvt.s64.s32	%rd14, %r17;
mov.u32 %r20, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r20;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd14;

BB4_2:
cvta.to.global.u64 %rd1, %rd10;
mov.u32 %r4, %ntid.x;
mov.u32 %r21, %ctaid.x;
add.s32 %r5, %r21, %r13;
bar.sync 0;
mul.lo.s32 %r22, %r4, %r14;
cvt.s64.s32	%rd3, %r22;
mad.lo.s32 %r23, %r5, %r4, %r1;
cvt.s64.s32	%rd19, %r23;
mul.wide.s32 %rd17, %r23, 4;
add.s64 %rd20, %rd1, %rd17;
setp.ge.u64	%p4, %rd19, %rd11;
@%p4 bra BB4_4;

BB4_3:
st.global.u32 [%rd20], %r6;
shl.b64 %rd18, %rd3, 2;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd3;
setp.lt.u64	%p5, %rd19, %rd11;
@%p5 bra BB4_3;

BB4_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSS_SS_SS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<19>;
.reg .b32 %r<31>;
.reg .b64 %rd<25>;


ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r22, %r23}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r26, %r27}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEEjSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB5_2;

cvt.s64.s32	%rd14, %r23;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r28;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd14;

BB5_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r29, %ctaid.x;
add.s32 %r5, %r29, %r19;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r20;
mad.lo.s32 %r30, %r5, %r4, %r1;
setp.ge.u32	%p4, %r30, %r12;
@%p4 bra BB5_5;

cvta.to.global.u64 %rd17, %rd11;
cvt.u64.u32	%rd18, %r30;
add.s64 %rd24, %rd18, %rd10;
mul.wide.u32 %rd19, %r30, 4;
add.s64 %rd23, %rd17, %rd19;
cvt.u64.u32	%rd3, %r26;
cvt.s64.s32	%rd4, %r27;
cvt.u64.u32	%rd5, %r6;

BB5_4:
mul.lo.s64 %rd20, %rd24, %rd4;
add.s64 %rd21, %rd20, %rd3;
st.global.u32 [%rd23], %rd21;
add.s64 %rd24, %rd24, %rd5;
shl.b64 %rd22, %rd5, 2;
add.s64 %rd23, %rd23, %rd22;
add.s32 %r30, %r30, %r6;
setp.lt.u32	%p5, %r30, %r12;
@%p5 bra BB5_4;

BB5_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSS_SS_SS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<11>;
.reg .b32 %r<25>;
.reg .b64 %rd<30>;


ld.param.v2.u32 {%r13, %r14}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r15, %r16}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r19, %r20}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
ld.param.u32 %r12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_17counting_iteratorIlNS_11use_defaultESL_lEENS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEENSN_16wrapped_functionINSN_23unary_transform_functorINS0_6detail7generic15sequence_detail16sequence_functorIiEEEEvEElSS_SS_SS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB6_2;

cvt.s64.s32	%rd19, %r16;
mov.u32 %r21, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r21;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB6_2:
mov.u32 %r2, %ntid.x;
mov.u32 %r22, %ctaid.x;
add.s32 %r3, %r22, %r12;
bar.sync 0;
mad.lo.s32 %r23, %r3, %r2, %r1;
cvt.s64.s32	%rd27, %r23;
setp.ge.s64	%p4, %rd27, %rd16;
@%p4 bra BB6_5;

cvta.to.global.u64 %rd22, %rd15;
mul.lo.s32 %r24, %r2, %r13;
cvt.s64.s32	%rd3, %r24;
add.s64 %rd29, %rd27, %rd14;
shl.b64 %rd23, %rd27, 2;
add.s64 %rd28, %rd22, %rd23;
cvt.u64.u32	%rd6, %r19;
cvt.s64.s32	%rd7, %r20;

BB6_4:
mul.lo.s64 %rd24, %rd29, %rd7;
add.s64 %rd25, %rd24, %rd6;
st.global.u32 [%rd28], %rd25;
add.s64 %rd29, %rd29, %rd3;
shl.b64 %rd26, %rd3, 2;
add.s64 %rd28, %rd28, %rd26;
add.s64 %rd27, %rd27, %rd3;
setp.lt.s64	%p5, %rd27, %rd16;
@%p5 bra BB6_4;

BB6_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB7_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB7_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB7_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB7_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB7_4;

BB7_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIiEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB8_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB8_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB8_4;

BB8_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB8_3;

BB8_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB9_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB9_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB9_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB9_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB9_4;

BB9_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEESO_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB10_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB10_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB10_4;

BB10_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB10_3;

BB10_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB11_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB11_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB11_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB11_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB11_4;

BB11_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIiEESL_NS_9null_typeESM_SM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_23unary_transform_functorINS_8identityIiEEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB12_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB12_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB12_4;

BB12_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB12_3;

BB12_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB13_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB13_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB13_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB13_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB13_4;

BB13_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_10device_ptrIiEENS_9null_typeESO_SO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_23unary_transform_functorINS_8identityIiEEEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB14_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB14_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB14_4;

BB14_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB14_3;

BB14_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB15_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB15_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB15_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB15_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB15_4;

BB15_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB16_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB16_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB16_4;

BB16_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB16_3;

BB16_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB17_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB17_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB17_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB17_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB17_4;

BB17_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_10device_ptrIiEEEENS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESR_EENS_9null_typeEST_ST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_23unary_transform_functorINS_8identityIiEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB18_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB18_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB18_4;

BB18_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB18_3;

BB18_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB19_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB19_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB19_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB19_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB19_4;

BB19_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKiNS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIiEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB20_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB20_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB20_4;

BB20_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB20_3;

BB20_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<30>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+44];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEEjSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB21_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd16;

BB21_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r29, %r5, %r4, %r1;
setp.ge.u32	%p4, %r29, %r10;
@%p4 bra BB21_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r29, 4;
add.s64 %rd26, %rd19, %rd22;
add.s64 %rd25, %rd20, %rd22;
add.s64 %rd24, %rd21, %rd22;
cvt.u64.u32	%rd4, %r6;
shl.b64 %rd23, %rd4, 2;

BB21_4:
ld.global.u32 %r26, [%rd25];
ld.global.u32 %r27, [%rd26];
setp.ne.s32	%p5, %r27, %r26;
selp.u32	%r28, 1, 0, %p5;
st.global.u32 [%rd24], %r28;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd23;
add.s32 %r29, %r29, %r6;
setp.lt.u32	%p6, %r29, %r10;
@%p6 bra BB21_4;

BB21_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<25>;
.reg .b64 %rd<33>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_SQ_NS_9null_typeESR_SR_SR_SR_SR_SR_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIiEEEEEEvEElSR_SR_SR_SR_SR_SR_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB22_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd24;

BB22_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd29, %r21;
mul.wide.s32 %rd27, %r21, 4;
add.s64 %rd32, %rd1, %rd27;
add.s64 %rd31, %rd2, %rd27;
add.s64 %rd30, %rd3, %rd27;
setp.ge.s64	%p4, %rd29, %rd21;
@%p4 bra BB22_4;

BB22_3:
ld.global.u32 %r22, [%rd31];
ld.global.u32 %r23, [%rd32];
setp.ne.s32	%p5, %r23, %r22;
selp.u32	%r24, 1, 0, %p5;
st.global.u32 [%rd30], %r24;
shl.b64 %rd28, %rd5, 2;
add.s64 %rd32, %rd32, %rd28;
add.s64 %rd31, %rd31, %rd28;
add.s64 %rd30, %rd30, %rd28;
add.s64 %rd29, %rd29, %rd5;
setp.lt.s64	%p6, %rd29, %rd21;
@%p6 bra BB22_3;

BB22_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB23_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB23_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB23_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r27, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB23_4:
ld.global.u32 %r26, [%rd20];
st.global.u32 [%rd19], %r26;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p5, %r27, %r10;
@%p5 bra BB23_4;

BB23_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESM_EEPiNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIiEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB24_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB24_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB24_4;

BB24_3:
ld.global.u32 %r22, [%rd26];
st.global.u32 [%rd25], %r22;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB24_3;

BB24_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB25_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB25_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB25_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB25_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB25_4;

BB25_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIlEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB26_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB26_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB26_4;

BB26_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB26_3;

BB26_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 512, 1, 1
{
.local .align 8 .b8 __local_depot27[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<205>;
.reg .b16 %rs<39>;
.reg .b32 %r<91>;
.reg .b64 %rd<769>;

	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result;

mov.u64 %rd768, __local_depot27;
cvta.local.u64 %SP, %rd768;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd275, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd276, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj512ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm512EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd276;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p26, %r1, 0;
mov.u64 %rd277, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd278, %rd277;
setp.eq.s64	%p27, %rd278, 0;
or.pred %p28, %p26, %p27;
@%p28 bra BB27_2;

cvt.s64.s32	%rd279, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r28;
mov.u64 %rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd281, %rd280;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd281;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd279;

BB27_2:
bar.sync 0;
bfe.s64 %rd282, %rd275, 0, 61;
setp.lt.s64	%p29, %rd282, 1;
@%p29 bra BB27_288;

ld.global.u64 %rd759, [%rd2];
bar.sync 0;
@%p26 bra BB27_5;

st.global.u64 [%rd3], %rd759;

BB27_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB27_26;
bra.uni BB27_6;

BB27_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
mov.u64 %rd660, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd667, %rd660;
setp.eq.s64	%p31, %rd6, %rd667;
mov.u64 %rd665, %rd6;
@%p31 bra BB27_10;

mov.u64 %rd666, %rd665;

BB27_8:
mov.u64 %rd662, %rd667;
mov.u64 %rd665, %rd666;
mov.u64 %rd666, %rd662;
ld.shared.u8 %rs23, [%rd660];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p32, %rs24, 1;
not.pred %p33, %p32;
ld.shared.u64 %rd11, [%rd660];
setp.lt.u64	%p34, %rd11, 24576;
or.pred %p35, %p33, %p34;
@!%p35 bra BB27_10;
bra.uni BB27_9;

BB27_9:
shr.u64 %rd285, %rd11, 1;
add.s64 %rd286, %rd660, %rd285;
add.s64 %rd660, %rd286, 16;
add.s64 %rd287, %rd666, %rd285;
add.s64 %rd667, %rd287, 16;
setp.ne.s64	%p36, %rd667, %rd6;
mov.u64 %rd665, %rd666;
@%p36 bra BB27_8;

BB27_10:
setp.eq.s64	%p38, %rd665, %rd6;
mov.pred %p204, 0;
@%p38 bra BB27_12;

ld.u64 %rd289, [%rd665];
shr.u64 %rd290, %rd289, 1;
add.s64 %rd291, %rd665, %rd290;
add.s64 %rd671, %rd291, 16;
setp.ne.s64	%p204, %rd671, %rd6;

BB27_12:
@%p204 bra BB27_18;
bra.uni BB27_13;

BB27_18:
ld.u64 %rd22, [%rd671];
and.b64 %rd306, %rd22, -32;
setp.eq.s64	%p42, %rd306, 24576;
cvt.u16.u64	%rs38, %rd22;
@%p42 bra BB27_21;

add.s64 %rd23, %rd671, 16;
ld.u64 %rd307, [%rd671+12304];
and.b64 %rd308, %rd307, 1;
add.s64 %rd309, %rd22, -24608;
and.b64 %rd310, %rd309, -2;
or.b64 %rd311, %rd308, %rd310;
st.u64 [%rd671+12304], %rd311;
st.u64 [%rd671+12312], %rd671;
cvt.u16.u64	%rs26, %rd309;
or.b16 %rs27, %rs26, 1;
and.b64 %rd312, %rd22, 1;
or.b64 %rd313, %rd312, 24576;
st.u64 [%rd671], %rd313;
st.u8 [%rd671+12304], %rs27;
ld.u64 %rd314, [%rd671+12304];
shr.u64 %rd24, %rd314, 1;
add.s64 %rd315, %rd24, %rd23;
add.s64 %rd316, %rd315, 12304;
ld.shared.u64 %rd317, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p43, %rd316, %rd317;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p43 bra BB27_21;

add.s64 %rd318, %rd23, 12288;
st.u64 [%rd315+12312], %rd318;
ld.u8 %rs38, [%rd671];

BB27_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd671], %rs29;
bra.uni BB27_22;

BB27_13:
mov.u64 %rd293, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd294, %rd293;
sub.s64 %rd295, %rd6, %rd294;
add.s64 %rd296, %rd295, 12304;
ld.shared.u64 %rd297, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16];
setp.gt.u64	%p39, %rd296, %rd297;
mov.u64 %rd669, -1;
mov.u64 %rd670, %rd6;
@%p39 bra BB27_15;

add.s64 %rd17, %rd6, 12304;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd669, %rd17;
mov.u64 %rd670, %rd17;

BB27_15:
mov.u64 %rd18, %rd670;
setp.eq.s64	%p40, %rd669, -1;
@%p40 bra BB27_17;

mov.u64 %rd298, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd299, %rd298;
sub.s64 %rd300, %rd6, %rd299;
add.s64 %rd301, %rd298, %rd300;
ld.shared.u64 %rd302, [%rd301];
and.b64 %rd303, %rd302, 1;
or.b64 %rd304, %rd303, 24576;
st.shared.u64 [%rd301], %rd304;
st.shared.u64 [%rd301+8], %rd665;
mov.u16 %rs25, 0;
st.shared.u8 [%rd301], %rs25;

BB27_17:
mov.u64 %rd671, %rd6;
setp.eq.s64	%p41, %rd6, %rd18;
mov.u64 %rd672, 0;
@%p41 bra BB27_23;

BB27_22:
add.s64 %rd672, %rd671, 16;

BB27_23:
mov.u64 %rd673, %rd672;
setp.ne.s64	%p44, %rd672, 0;
@%p44 bra BB27_25;

mov.u64 %rd320, 12288;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd320;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd673, [retval0+0];


	}

BB27_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result], %rd673;

BB27_26:
shl.b64 %rd321, %rd275, 3;
add.s64 %rd31, %rd1, %rd321;
add.s64 %rd705, %rd2, 8;
add.s64 %rd698, %rd1, 8;
add.s64 %rd689, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm512EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p45, %r29, 0;
mov.u64 %rd324, 8;
sub.s64 %rd36, %rd324, %rd321;
@%p45 bra BB27_149;

setp.gt.s64	%p46, %rd36, -1;
@%p46 bra BB27_271;

mov.u64 %rd325, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd326, %rd325;
sub.s64 %rd327, %rd35, %rd326;
add.s64 %rd328, %rd325, %rd327;
mov.u64 %rd674, %rd698;
mul.wide.s32 %rd329, %r1, 8;
add.s64 %rd38, %rd328, %rd329;

BB27_29:
mov.u64 %rd40, %rd759;
mov.u64 %rd700, %rd705;
mov.u64 %rd42, %rd700;
mov.u64 %rd693, %rd698;
mov.u64 %rd41, %rd693;
mov.u64 %rd686, %rd689;
mov.u64 %rd43, %rd686;
mov.u64 %rd39, %rd674;
sub.s64 %rd330, %rd31, %rd39;
shr.u64 %rd331, %rd330, 3;
cvt.u32.u64	%r30, %rd331;
mov.u32 %r31, 1536;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p47, %r2, 1536;
@%p47 bra BB27_41;
bra.uni BB27_30;

BB27_41:
add.s64 %rd363, %rd42, %rd329;
ld.global.u64 %rd364, [%rd363];
ld.global.u64 %rd365, [%rd363+4096];
ld.global.u64 %rd366, [%rd363+8192];
st.shared.u64 [%rd38], %rd364;
st.shared.u64 [%rd38+4096], %rd365;
st.shared.u64 [%rd38+8192], %rd366;
mov.u64 %rd677, 1536;
bra.uni BB27_42;

BB27_30:
cvt.s64.s32	%rd677, %r2;
setp.lt.s32	%p48, %r2, 1;
@%p48 bra BB27_42;

mov.u64 %rd675, %rd41;
mov.u64 %rd676, %rd328;
mov.u64 %rd697, %rd41;
mov.u64 %rd704, %rd42;

BB27_32:
mov.u64 %rd50, %rd704;
mov.u64 %rd49, %rd697;
mov.u64 %rd48, %rd676;
mov.u64 %rd47, %rd675;
mul.wide.s32 %rd335, %r2, 8;
add.s64 %rd336, %rd41, %rd335;
sub.s64 %rd51, %rd336, %rd47;
setp.gt.s64	%p49, %rd51, 12280;
@%p49 bra BB27_39;
bra.uni BB27_33;

BB27_39:
add.s64 %rd353, %rd50, %rd329;
ld.global.u64 %rd354, [%rd353];
add.s64 %rd355, %rd48, %rd329;
ld.global.u64 %rd356, [%rd353+4096];
ld.global.u64 %rd357, [%rd353+8192];
st.shared.u64 [%rd355], %rd354;
st.shared.u64 [%rd355+4096], %rd356;
st.shared.u64 [%rd355+8192], %rd357;
bra.uni BB27_40;

BB27_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd337, %r1;
setp.ge.s64	%p50, %rd337, %rd52;
@%p50 bra BB27_35;

add.s64 %rd339, %rd50, %rd329;
ld.global.u64 %rd340, [%rd339];
add.s64 %rd341, %rd48, %rd329;
st.shared.u64 [%rd341], %rd340;

BB27_35:
add.s32 %r32, %r1, 512;
cvt.s64.s32	%rd342, %r32;
setp.ge.s64	%p51, %rd342, %rd52;
@%p51 bra BB27_37;

add.s64 %rd344, %rd50, %rd329;
ld.global.u64 %rd345, [%rd344+4096];
add.s64 %rd346, %rd48, %rd329;
st.shared.u64 [%rd346+4096], %rd345;

BB27_37:
add.s32 %r33, %r1, 1024;
cvt.s64.s32	%rd347, %r33;
setp.ge.s64	%p52, %rd347, %rd52;
@%p52 bra BB27_40;

add.s64 %rd349, %rd50, %rd329;
ld.global.u64 %rd350, [%rd349+8192];
add.s64 %rd351, %rd48, %rd329;
st.shared.u64 [%rd351+8192], %rd350;

BB27_40:
add.s64 %rd54, %rd50, 12288;
add.s64 %rd55, %rd48, 12288;
add.s64 %rd675, %rd49, 12288;
mov.u64 %rd56, %rd675;
sub.s64 %rd360, %rd675, %rd336;
setp.lt.s64	%p53, %rd360, 0;
mov.u64 %rd676, %rd55;
mov.u64 %rd697, %rd56;
mov.u64 %rd704, %rd54;
@%p53 bra BB27_32;

BB27_42:
bar.sync 0;
shl.b64 %rd369, %rd677, 3;
add.s64 %rd62, %rd35, %rd369;
sub.s64 %rd370, %rd62, %rd35;
shr.u64 %rd371, %rd370, 3;
cvt.u32.u64	%r3, %rd371;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd372, %r1, -3;
add.s64 %rd373, %rd371, %rd372;
cvt.u32.u64	%r34, %rd373;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p54, %r5, 2;
@%p54 bra BB27_49;
bra.uni BB27_43;

BB27_49:
add.s64 %rd401, %rd325, %rd327;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd402, %r40, 8;
add.s64 %rd403, %rd401, %rd402;
ld.shared.u64 %rd404, [%rd403];
add.u64 %rd405, %SP, 0;
cvta.to.local.u64 %rd406, %rd405;
ld.shared.u64 %rd407, [%rd403+8];
ld.shared.u64 %rd408, [%rd403+16];
st.local.u64 [%rd406], %rd404;
st.local.u64 [%rd406+8], %rd407;
st.local.u64 [%rd406+16], %rd408;
bra.uni BB27_50;

BB27_43:
add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd678, %rd374;
setp.lt.s32	%p55, %r4, 1;
@%p55 bra BB27_45;

add.s64 %rd378, %rd325, %rd327;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd379, %r37, 8;
add.s64 %rd380, %rd378, %rd379;
ld.shared.u64 %rd381, [%rd380];
cvta.to.local.u64 %rd383, %rd374;
st.local.u64 [%rd383], %rd381;
add.s64 %rd678, %rd383, 8;

BB27_45:
setp.lt.s32	%p56, %r5, 2;
@%p56 bra BB27_47;

add.s64 %rd387, %rd325, %rd327;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd388, %r38, 8;
add.s64 %rd389, %rd387, %rd388;
ld.shared.u64 %rd390, [%rd389+8];
st.local.u64 [%rd678], %rd390;
add.s64 %rd678, %rd678, 8;

BB27_47:
setp.lt.s32	%p57, %r5, 3;
@%p57 bra BB27_50;

add.s64 %rd394, %rd325, %rd327;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd395, %r39, 8;
add.s64 %rd396, %rd394, %rd395;
ld.shared.u64 %rd397, [%rd396+16];
st.local.u64 [%rd678], %rd397;

BB27_50:
setp.eq.s32	%p58, %r5, 0;
@%p58 bra BB27_55;

add.u64 %rd410, %SP, 0;
cvta.to.local.u64 %rd411, %rd410;
ld.local.u64 %rd681, [%rd411];
mul.wide.u32 %rd412, %r5, 8;
add.s64 %rd413, %rd412, 34359738360;
shr.u64 %rd414, %rd413, 3;
cvt.u32.u64	%r6, %rd414;
setp.lt.s32	%p59, %r6, 1;
@%p59 bra BB27_53;

ld.local.u64 %rd417, [%rd411+8];
add.s64 %rd681, %rd417, %rd681;

BB27_53:
setp.lt.s32	%p60, %r6, 2;
@%p60 bra BB27_55;

ld.local.u64 %rd420, [%rd411+16];
add.s64 %rd681, %rd420, %rd681;

BB27_55:
bar.sync 0;
@%p58 bra BB27_57;

st.shared.u64 [%rd38], %rd681;

BB27_57:
bar.sync 0;
setp.gt.s32	%p62, %r3, 1535;
mov.u32 %r89, 512;
@%p62 bra BB27_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r89, %r43, %r44;

BB27_59:
add.s64 %rd682, %rd325, %rd327;
add.s64 %rd74, %rd682, %rd369;
setp.eq.s32	%p63, %r89, 512;
@%p63 bra BB27_105;
bra.uni BB27_60;

BB27_105:
@%p26 bra BB27_107;

ld.shared.u64 %rd439, [%rd682];
add.s64 %rd440, %rd439, %rd40;
st.shared.u64 [%rd682], %rd440;

BB27_107:
setp.lt.s32	%p13, %r1, 1;
ld.shared.u64 %rd680, [%rd38];
bar.sync 0;
@%p13 bra BB27_109;

ld.shared.u64 %rd441, [%rd38+-8];
add.s64 %rd680, %rd441, %rd680;

BB27_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p99, %r1, 2;
@%p99 bra BB27_111;

ld.shared.u64 %rd442, [%rd38+-16];
add.s64 %rd680, %rd442, %rd680;

BB27_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p100, %r1, 4;
@%p100 bra BB27_113;

ld.shared.u64 %rd443, [%rd38+-32];
add.s64 %rd680, %rd443, %rd680;

BB27_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p101, %r1, 8;
@%p101 bra BB27_115;

ld.shared.u64 %rd444, [%rd38+-64];
add.s64 %rd680, %rd444, %rd680;

BB27_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p102, %r1, 16;
@%p102 bra BB27_117;

ld.shared.u64 %rd445, [%rd38+-128];
add.s64 %rd680, %rd445, %rd680;

BB27_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p103, %r1, 32;
@%p103 bra BB27_119;

ld.shared.u64 %rd446, [%rd38+-256];
add.s64 %rd680, %rd446, %rd680;

BB27_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p104, %r1, 64;
@%p104 bra BB27_121;

ld.shared.u64 %rd447, [%rd38+-512];
add.s64 %rd680, %rd447, %rd680;

BB27_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p105, %r1, 128;
@%p105 bra BB27_123;

ld.shared.u64 %rd448, [%rd38+-1024];
add.s64 %rd680, %rd448, %rd680;

BB27_123:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
setp.lt.s32	%p106, %r1, 256;
@%p106 bra BB27_125;

ld.shared.u64 %rd449, [%rd38+-2048];
add.s64 %rd680, %rd449, %rd680;

BB27_125:
bar.sync 0;
st.shared.u64 [%rd38], %rd680;
bar.sync 0;
ld.shared.u64 %rd760, [%rd682+4088];
mov.u64 %rd748, %rd40;
@%p1 bra BB27_127;

ld.shared.u64 %rd748, [%rd38+-8];

BB27_127:
bar.sync 0;
st.shared.u64 [%rd38], %rd748;
bar.sync 0;
bra.uni BB27_128;

BB27_60:
@%p26 bra BB27_62;

ld.shared.u64 %rd423, [%rd682];
add.s64 %rd424, %rd423, %rd40;
st.shared.u64 [%rd682], %rd424;

BB27_62:
setp.ge.s32	%p65, %r1, %r89;
mov.u64 %rd758, %rd40;
@%p65 bra BB27_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd758, %rd76;

BB27_64:
mov.u64 %rd715, %rd758;
mov.u64 %rd757, %rd715;
bar.sync 0;
setp.le.s32	%p66, %r1, %r89;
setp.gt.s32	%p67, %r1, 0;
and.pred %p68, %p66, %p67;
@!%p68 bra BB27_66;
bra.uni BB27_65;

BB27_65:
ld.shared.u64 %rd425, [%rd38+-8];
add.s64 %rd757, %rd425, %rd757;

BB27_66:
mov.u64 %rd756, %rd757;
bar.sync 0;
@%p65 bra BB27_68;

st.shared.u64 [%rd38], %rd756;

BB27_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p70, %r45, %r89;
and.pred %p71, %p70, %p4;
@!%p71 bra BB27_70;
bra.uni BB27_69;

BB27_69:
ld.shared.u64 %rd426, [%rd38+-16];
add.s64 %rd756, %rd426, %rd756;

BB27_70:
mov.u64 %rd755, %rd756;
bar.sync 0;
@%p65 bra BB27_72;

st.shared.u64 [%rd38], %rd755;

BB27_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p73, %r46, %r89;
and.pred %p74, %p73, %p5;
@!%p74 bra BB27_74;
bra.uni BB27_73;

BB27_73:
ld.shared.u64 %rd427, [%rd38+-32];
add.s64 %rd755, %rd427, %rd755;

BB27_74:
mov.u64 %rd754, %rd755;
bar.sync 0;
@%p65 bra BB27_76;

st.shared.u64 [%rd38], %rd754;

BB27_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p76, %r47, %r89;
and.pred %p77, %p76, %p6;
@!%p77 bra BB27_78;
bra.uni BB27_77;

BB27_77:
ld.shared.u64 %rd428, [%rd38+-64];
add.s64 %rd754, %rd428, %rd754;

BB27_78:
mov.u64 %rd753, %rd754;
bar.sync 0;
@%p65 bra BB27_80;

st.shared.u64 [%rd38], %rd753;

BB27_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p79, %r48, %r89;
and.pred %p80, %p79, %p7;
@!%p80 bra BB27_82;
bra.uni BB27_81;

BB27_81:
ld.shared.u64 %rd429, [%rd38+-128];
add.s64 %rd753, %rd429, %rd753;

BB27_82:
mov.u64 %rd752, %rd753;
bar.sync 0;
@%p65 bra BB27_84;

st.shared.u64 [%rd38], %rd752;

BB27_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p82, %r49, %r89;
and.pred %p83, %p82, %p8;
@!%p83 bra BB27_86;
bra.uni BB27_85;

BB27_85:
ld.shared.u64 %rd430, [%rd38+-256];
add.s64 %rd752, %rd430, %rd752;

BB27_86:
mov.u64 %rd751, %rd752;
bar.sync 0;
@%p65 bra BB27_88;

st.shared.u64 [%rd38], %rd751;

BB27_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p85, %r50, %r89;
and.pred %p86, %p85, %p9;
@!%p86 bra BB27_90;
bra.uni BB27_89;

BB27_89:
ld.shared.u64 %rd431, [%rd38+-512];
add.s64 %rd751, %rd431, %rd751;

BB27_90:
mov.u64 %rd750, %rd751;
bar.sync 0;
@%p65 bra BB27_92;

st.shared.u64 [%rd38], %rd750;

BB27_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p88, %r51, %r89;
and.pred %p89, %p88, %p10;
@!%p89 bra BB27_94;
bra.uni BB27_93;

BB27_93:
ld.shared.u64 %rd432, [%rd38+-1024];
add.s64 %rd750, %rd432, %rd750;

BB27_94:
mov.u64 %rd749, %rd750;
bar.sync 0;
@%p65 bra BB27_96;

st.shared.u64 [%rd38], %rd749;

BB27_96:
setp.gt.s32	%p11, %r1, 255;
bar.sync 0;
add.s32 %r52, %r1, -256;
setp.lt.s32	%p91, %r52, %r89;
and.pred %p92, %p91, %p11;
@!%p92 bra BB27_98;
bra.uni BB27_97;

BB27_97:
ld.shared.u64 %rd433, [%rd38+-2048];
add.s64 %rd749, %rd433, %rd749;

BB27_98:
bar.sync 0;
@%p65 bra BB27_100;

st.shared.u64 [%rd38], %rd749;

BB27_100:
setp.lt.s32	%p12, %r1, %r89;
bar.sync 0;
add.s32 %r53, %r89, -1;
mul.wide.s32 %rd437, %r53, 8;
add.s64 %rd438, %rd682, %rd437;
ld.shared.u64 %rd760, [%rd438];
not.pred %p94, %p12;
or.pred %p96, %p1, %p94;
selp.b64	%rd679, %rd40, %rd749, %p12;
@%p96 bra BB27_102;

ld.shared.u64 %rd679, [%rd38+-8];

BB27_102:
bar.sync 0;
@%p65 bra BB27_104;

st.shared.u64 [%rd38], %rd679;

BB27_104:
bar.sync 0;

BB27_128:
mov.u64 %rd759, %rd760;
@%p58 bra BB27_130;

ld.shared.u64 %rd681, [%rd38];

BB27_130:
add.u64 %rd450, %SP, 0;
cvta.to.local.u64 %rd126, %rd450;
bar.sync 0;
mul.wide.s32 %rd451, %r5, 8;
add.s64 %rd128, %rd126, %rd451;
setp.ge.u64	%p109, %rd126, %rd128;
@%p109 bra BB27_132;

ld.local.u64 %rd454, [%rd126];
add.s64 %rd681, %rd454, %rd681;
add.s64 %rd458, %rd325, %rd327;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd459, %r54, 8;
add.s64 %rd460, %rd458, %rd459;
st.shared.u64 [%rd460], %rd681;

BB27_132:
add.s64 %rd131, %rd126, 8;
setp.ge.u64	%p110, %rd131, %rd128;
@%p110 bra BB27_134;

ld.local.u64 %rd463, [%rd126+8];
add.s64 %rd681, %rd463, %rd681;
add.s64 %rd467, %rd325, %rd327;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd468, %r55, 8;
add.s64 %rd469, %rd467, %rd468;
st.shared.u64 [%rd469+8], %rd681;

BB27_134:
add.s64 %rd470, %rd131, 8;
setp.ge.u64	%p111, %rd470, %rd128;
@%p111 bra BB27_136;

ld.local.u64 %rd473, [%rd126+16];
add.s64 %rd474, %rd473, %rd681;
add.s64 %rd478, %rd325, %rd327;
mul.lo.s32 %r56, %r1, 3;
mul.wide.s32 %rd479, %r56, 8;
add.s64 %rd480, %rd478, %rd479;
st.shared.u64 [%rd480+16], %rd474;

BB27_136:
bar.sync 0;
@%p47 bra BB27_147;
bra.uni BB27_137;

BB27_147:
add.s64 %rd495, %rd43, %rd329;
ld.shared.u64 %rd496, [%rd38];
ld.shared.u64 %rd497, [%rd38+4096];
ld.shared.u64 %rd498, [%rd38+8192];
st.global.u64 [%rd495], %rd496;
st.global.u64 [%rd495+4096], %rd497;
st.global.u64 [%rd495+8192], %rd498;
bra.uni BB27_148;

BB27_137:
mov.u64 %rd683, %rd35;
setp.ge.u64	%p112, %rd682, %rd74;
mov.u64 %rd688, %rd43;
@%p112 bra BB27_148;

BB27_138:
mov.u64 %rd138, %rd688;
sub.s64 %rd139, %rd62, %rd683;
setp.gt.s64	%p113, %rd139, 12280;
shl.b64 %rd484, %rd63, 3;
add.s64 %rd140, %rd682, %rd484;
add.s64 %rd141, %rd138, %rd484;
@%p113 bra BB27_145;
bra.uni BB27_139;

BB27_145:
ld.shared.u64 %rd491, [%rd140];
ld.shared.u64 %rd492, [%rd140+4096];
ld.shared.u64 %rd493, [%rd140+8192];
st.global.u64 [%rd141], %rd491;
st.global.u64 [%rd141+4096], %rd492;
st.global.u64 [%rd141+8192], %rd493;
bra.uni BB27_146;

BB27_139:
shr.s64 %rd142, %rd139, 3;
setp.ge.s64	%p114, %rd63, %rd142;
@%p114 bra BB27_141;

ld.shared.u64 %rd486, [%rd140];
st.global.u64 [%rd141], %rd486;

BB27_141:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd487, %r57;
setp.ge.s64	%p115, %rd487, %rd142;
@%p115 bra BB27_143;

ld.shared.u64 %rd488, [%rd140+4096];
st.global.u64 [%rd141+4096], %rd488;

BB27_143:
add.s32 %r58, %r1, 1024;
cvt.s64.s32	%rd489, %r58;
setp.ge.s64	%p116, %rd489, %rd142;
@%p116 bra BB27_146;

ld.shared.u64 %rd490, [%rd140+8192];
st.global.u64 [%rd141+8192], %rd490;

BB27_146:
add.s64 %rd682, %rd682, 12288;
add.s64 %rd683, %rd683, 12288;
add.s64 %rd145, %rd138, 12288;
setp.lt.u64	%p117, %rd682, %rd74;
mov.u64 %rd688, %rd145;
@%p117 bra BB27_138;

BB27_148:
bar.sync 0;
add.s64 %rd705, %rd42, 12288;
add.s64 %rd689, %rd43, 12288;
add.s64 %rd674, %rd41, 12288;
mov.u64 %rd698, %rd674;
sub.s64 %rd499, %rd674, %rd31;
setp.lt.s64	%p118, %rd499, 0;
@%p118 bra BB27_29;
bra.uni BB27_271;

BB27_149:
setp.gt.s64	%p119, %rd36, -1;
@%p119 bra BB27_271;

mov.u64 %rd684, %rd698;
mul.wide.s32 %rd500, %r1, 8;
add.s64 %rd152, %rd35, %rd500;
mov.u64 %rd687, %rd689;
mov.u64 %rd696, %rd698;
mov.u64 %rd703, %rd705;
mov.u64 %rd746, %rd759;

BB27_151:
mov.u64 %rd154, %rd746;
mov.u64 %rd701, %rd703;
mov.u64 %rd156, %rd701;
mov.u64 %rd694, %rd696;
mov.u64 %rd155, %rd694;
mov.u64 %rd153, %rd684;
sub.s64 %rd501, %rd31, %rd153;
shr.u64 %rd502, %rd501, 3;
cvt.u32.u64	%r59, %rd502;
mov.u32 %r60, 1536;
min.s32 %r9, %r59, %r60;
setp.eq.s32	%p120, %r9, 1536;
@%p120 bra BB27_163;
bra.uni BB27_152;

BB27_163:
mul.wide.s32 %rd530, %r1, 8;
add.s64 %rd531, %rd156, %rd530;
ld.global.u64 %rd532, [%rd531];
st.u64 [%rd152], %rd532;
ld.global.u64 %rd533, [%rd531+4096];
st.u64 [%rd152+4096], %rd533;
ld.global.u64 %rd534, [%rd531+8192];
st.u64 [%rd152+8192], %rd534;
mov.u64 %rd706, 1536;
bra.uni BB27_164;

BB27_152:
cvt.s64.s32	%rd706, %r9;
setp.lt.s32	%p121, %r9, 1;
@%p121 bra BB27_164;

mov.u64 %rd691, %rd35;
mov.u64 %rd690, %rd155;
mov.u64 %rd695, %rd155;
mov.u64 %rd702, %rd156;

BB27_154:
mov.u64 %rd164, %rd702;
mov.u64 %rd163, %rd695;
mov.u64 %rd161, %rd690;
mul.wide.s32 %rd503, %r9, 8;
add.s64 %rd504, %rd155, %rd503;
sub.s64 %rd165, %rd504, %rd161;
setp.gt.s64	%p122, %rd165, 12280;
@%p122 bra BB27_161;
bra.uni BB27_155;

BB27_161:
add.s64 %rd521, %rd164, %rd500;
ld.global.u64 %rd522, [%rd521];
add.s64 %rd523, %rd691, %rd500;
st.u64 [%rd523], %rd522;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd523+4096], %rd524;
ld.global.u64 %rd525, [%rd521+8192];
st.u64 [%rd523+8192], %rd525;
bra.uni BB27_162;

BB27_155:
shr.s64 %rd166, %rd165, 3;
cvt.s64.s32	%rd505, %r1;
setp.ge.s64	%p123, %rd505, %rd166;
@%p123 bra BB27_157;

add.s64 %rd507, %rd164, %rd500;
ld.global.u64 %rd508, [%rd507];
add.s64 %rd509, %rd691, %rd500;
st.u64 [%rd509], %rd508;

BB27_157:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd510, %r61;
setp.ge.s64	%p124, %rd510, %rd166;
@%p124 bra BB27_159;

add.s64 %rd512, %rd164, %rd500;
ld.global.u64 %rd513, [%rd512+4096];
add.s64 %rd514, %rd691, %rd500;
st.u64 [%rd514+4096], %rd513;

BB27_159:
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd515, %r62;
setp.ge.s64	%p125, %rd515, %rd166;
@%p125 bra BB27_162;

add.s64 %rd517, %rd164, %rd500;
ld.global.u64 %rd518, [%rd517+8192];
add.s64 %rd519, %rd691, %rd500;
st.u64 [%rd519+8192], %rd518;

BB27_162:
add.s64 %rd168, %rd164, 12288;
add.s64 %rd691, %rd691, 12288;
add.s64 %rd690, %rd163, 12288;
mov.u64 %rd170, %rd690;
sub.s64 %rd528, %rd690, %rd504;
setp.lt.s64	%p126, %rd528, 0;
mov.u64 %rd695, %rd170;
mov.u64 %rd702, %rd168;
@%p126 bra BB27_154;

BB27_164:
bar.sync 0;
shl.b64 %rd535, %rd706, 3;
add.s64 %rd173, %rd35, %rd535;
and.b64 %rd536, %rd706, 2305843009213693951;
cvt.u32.u64	%r10, %rd706;
mul.wide.s32 %rd537, %r1, -3;
add.s64 %rd538, %rd536, %rd537;
cvt.u32.u64	%r63, %rd538;
mov.u32 %r64, 3;
min.s32 %r11, %r63, %r64;
mov.u32 %r65, 0;
max.s32 %r12, %r11, %r65;
setp.gt.u32	%p127, %r12, 2;
@%p127 bra BB27_171;
bra.uni BB27_165;

BB27_171:
mul.lo.s32 %r69, %r1, 3;
mul.wide.s32 %rd551, %r69, 8;
add.s64 %rd552, %rd35, %rd551;
ld.u64 %rd553, [%rd552];
add.u64 %rd554, %SP, 0;
cvta.to.local.u64 %rd555, %rd554;
st.local.u64 [%rd555], %rd553;
ld.u64 %rd556, [%rd552+8];
st.local.u64 [%rd555+8], %rd556;
ld.u64 %rd557, [%rd552+16];
st.local.u64 [%rd555+16], %rd557;
bra.uni BB27_172;

BB27_165:
add.u64 %rd539, %SP, 0;
cvta.to.local.u64 %rd707, %rd539;
setp.lt.s32	%p128, %r11, 1;
@%p128 bra BB27_167;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd540, %r66, 8;
add.s64 %rd541, %rd35, %rd540;
ld.u64 %rd542, [%rd541];
cvta.to.local.u64 %rd544, %rd539;
st.local.u64 [%rd544], %rd542;
add.s64 %rd707, %rd544, 8;

BB27_167:
setp.lt.s32	%p129, %r12, 2;
@%p129 bra BB27_169;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd545, %r67, 8;
add.s64 %rd546, %rd35, %rd545;
ld.u64 %rd547, [%rd546+8];
st.local.u64 [%rd707], %rd547;
add.s64 %rd707, %rd707, 8;

BB27_169:
setp.lt.s32	%p130, %r12, 3;
@%p130 bra BB27_172;

mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd548, %r68, 8;
add.s64 %rd549, %rd35, %rd548;
ld.u64 %rd550, [%rd549+16];
st.local.u64 [%rd707], %rd550;

BB27_172:
setp.eq.s32	%p131, %r12, 0;
@%p131 bra BB27_177;

add.u64 %rd559, %SP, 0;
cvta.to.local.u64 %rd560, %rd559;
ld.local.u64 %rd761, [%rd560];
mul.wide.u32 %rd561, %r12, 8;
add.s64 %rd562, %rd561, 34359738360;
shr.u64 %rd563, %rd562, 3;
cvt.u32.u64	%r13, %rd563;
setp.lt.s32	%p132, %r13, 1;
@%p132 bra BB27_175;

ld.local.u64 %rd566, [%rd560+8];
add.s64 %rd761, %rd566, %rd761;

BB27_175:
setp.lt.s32	%p133, %r13, 2;
@%p133 bra BB27_177;

ld.local.u64 %rd569, [%rd560+16];
add.s64 %rd761, %rd569, %rd761;

BB27_177:
bar.sync 0;
@%p131 bra BB27_179;

st.u64 [%rd152], %rd761;

BB27_179:
bar.sync 0;
setp.gt.s32	%p135, %r10, 1535;
mov.u32 %r90, 512;
@%p135 bra BB27_181;

add.s32 %r71, %r10, 2;
mul.hi.s32 %r72, %r71, 1431655766;
shr.u32 %r73, %r72, 31;
add.s32 %r90, %r72, %r73;

BB27_181:
setp.eq.s32	%p136, %r90, 512;
@%p136 bra BB27_227;
bra.uni BB27_182;

BB27_227:
@%p26 bra BB27_229;

ld.u64 %rd583, [%rd35];
add.s64 %rd584, %rd583, %rd154;
st.u64 [%rd35], %rd584;

BB27_229:
setp.lt.s32	%p24, %r1, 1;
ld.u64 %rd709, [%rd152];
bar.sync 0;
@%p24 bra BB27_231;

ld.u64 %rd585, [%rd152+-8];
add.s64 %rd709, %rd585, %rd709;

BB27_231:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p172, %r1, 2;
@%p172 bra BB27_233;

ld.u64 %rd586, [%rd152+-16];
add.s64 %rd709, %rd586, %rd709;

BB27_233:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p173, %r1, 4;
@%p173 bra BB27_235;

ld.u64 %rd587, [%rd152+-32];
add.s64 %rd709, %rd587, %rd709;

BB27_235:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p174, %r1, 8;
@%p174 bra BB27_237;

ld.u64 %rd588, [%rd152+-64];
add.s64 %rd709, %rd588, %rd709;

BB27_237:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p175, %r1, 16;
@%p175 bra BB27_239;

ld.u64 %rd589, [%rd152+-128];
add.s64 %rd709, %rd589, %rd709;

BB27_239:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p176, %r1, 32;
@%p176 bra BB27_241;

ld.u64 %rd590, [%rd152+-256];
add.s64 %rd709, %rd590, %rd709;

BB27_241:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p177, %r1, 64;
@%p177 bra BB27_243;

ld.u64 %rd591, [%rd152+-512];
add.s64 %rd709, %rd591, %rd709;

BB27_243:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p178, %r1, 128;
@%p178 bra BB27_245;

ld.u64 %rd592, [%rd152+-1024];
add.s64 %rd709, %rd592, %rd709;

BB27_245:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
setp.lt.s32	%p179, %r1, 256;
@%p179 bra BB27_247;

ld.u64 %rd593, [%rd152+-2048];
add.s64 %rd709, %rd593, %rd709;

BB27_247:
bar.sync 0;
st.u64 [%rd152], %rd709;
bar.sync 0;
ld.u64 %rd747, [%rd35+4088];
mov.u64 %rd735, %rd154;
@%p1 bra BB27_249;

ld.u64 %rd735, [%rd152+-8];

BB27_249:
bar.sync 0;
st.u64 [%rd152], %rd735;
bar.sync 0;
bra.uni BB27_250;

BB27_182:
@%p26 bra BB27_184;

ld.u64 %rd570, [%rd35];
add.s64 %rd571, %rd570, %rd154;
st.u64 [%rd35], %rd571;

BB27_184:
setp.ge.s32	%p138, %r1, %r90;
mov.u64 %rd745, %rd154;
@%p138 bra BB27_186;

ld.u64 %rd185, [%rd152];
mov.u64 %rd745, %rd185;

BB27_186:
mov.u64 %rd726, %rd745;
mov.u64 %rd744, %rd726;
bar.sync 0;
setp.le.s32	%p139, %r1, %r90;
setp.gt.s32	%p140, %r1, 0;
and.pred %p141, %p139, %p140;
@!%p141 bra BB27_188;
bra.uni BB27_187;

BB27_187:
ld.u64 %rd572, [%rd152+-8];
add.s64 %rd744, %rd572, %rd744;

BB27_188:
mov.u64 %rd743, %rd744;
bar.sync 0;
@%p138 bra BB27_190;

st.u64 [%rd152], %rd743;

BB27_190:
setp.gt.s32	%p15, %r1, 1;
bar.sync 0;
add.s32 %r74, %r1, -2;
setp.lt.s32	%p143, %r74, %r90;
and.pred %p144, %p143, %p15;
@!%p144 bra BB27_192;
bra.uni BB27_191;

BB27_191:
ld.u64 %rd573, [%rd152+-16];
add.s64 %rd743, %rd573, %rd743;

BB27_192:
mov.u64 %rd742, %rd743;
bar.sync 0;
@%p138 bra BB27_194;

st.u64 [%rd152], %rd742;

BB27_194:
setp.gt.s32	%p16, %r1, 3;
bar.sync 0;
add.s32 %r75, %r1, -4;
setp.lt.s32	%p146, %r75, %r90;
and.pred %p147, %p146, %p16;
@!%p147 bra BB27_196;
bra.uni BB27_195;

BB27_195:
ld.u64 %rd574, [%rd152+-32];
add.s64 %rd742, %rd574, %rd742;

BB27_196:
mov.u64 %rd741, %rd742;
bar.sync 0;
@%p138 bra BB27_198;

st.u64 [%rd152], %rd741;

BB27_198:
setp.gt.s32	%p17, %r1, 7;
bar.sync 0;
add.s32 %r76, %r1, -8;
setp.lt.s32	%p149, %r76, %r90;
and.pred %p150, %p149, %p17;
@!%p150 bra BB27_200;
bra.uni BB27_199;

BB27_199:
ld.u64 %rd575, [%rd152+-64];
add.s64 %rd741, %rd575, %rd741;

BB27_200:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p138 bra BB27_202;

st.u64 [%rd152], %rd740;

BB27_202:
setp.gt.s32	%p18, %r1, 15;
bar.sync 0;
add.s32 %r77, %r1, -16;
setp.lt.s32	%p152, %r77, %r90;
and.pred %p153, %p152, %p18;
@!%p153 bra BB27_204;
bra.uni BB27_203;

BB27_203:
ld.u64 %rd576, [%rd152+-128];
add.s64 %rd740, %rd576, %rd740;

BB27_204:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p138 bra BB27_206;

st.u64 [%rd152], %rd739;

BB27_206:
setp.gt.s32	%p19, %r1, 31;
bar.sync 0;
add.s32 %r78, %r1, -32;
setp.lt.s32	%p155, %r78, %r90;
and.pred %p156, %p155, %p19;
@!%p156 bra BB27_208;
bra.uni BB27_207;

BB27_207:
ld.u64 %rd577, [%rd152+-256];
add.s64 %rd739, %rd577, %rd739;

BB27_208:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p138 bra BB27_210;

st.u64 [%rd152], %rd738;

BB27_210:
setp.gt.s32	%p20, %r1, 63;
bar.sync 0;
add.s32 %r79, %r1, -64;
setp.lt.s32	%p158, %r79, %r90;
and.pred %p159, %p158, %p20;
@!%p159 bra BB27_212;
bra.uni BB27_211;

BB27_211:
ld.u64 %rd578, [%rd152+-512];
add.s64 %rd738, %rd578, %rd738;

BB27_212:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p138 bra BB27_214;

st.u64 [%rd152], %rd737;

BB27_214:
setp.gt.s32	%p21, %r1, 127;
bar.sync 0;
add.s32 %r80, %r1, -128;
setp.lt.s32	%p161, %r80, %r90;
and.pred %p162, %p161, %p21;
@!%p162 bra BB27_216;
bra.uni BB27_215;

BB27_215:
ld.u64 %rd579, [%rd152+-1024];
add.s64 %rd737, %rd579, %rd737;

BB27_216:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p138 bra BB27_218;

st.u64 [%rd152], %rd736;

BB27_218:
setp.gt.s32	%p22, %r1, 255;
bar.sync 0;
add.s32 %r81, %r1, -256;
setp.lt.s32	%p164, %r81, %r90;
and.pred %p165, %p164, %p22;
@!%p165 bra BB27_220;
bra.uni BB27_219;

BB27_219:
ld.u64 %rd580, [%rd152+-2048];
add.s64 %rd736, %rd580, %rd736;

BB27_220:
bar.sync 0;
@%p138 bra BB27_222;

st.u64 [%rd152], %rd736;

BB27_222:
setp.lt.s32	%p23, %r1, %r90;
bar.sync 0;
add.s32 %r82, %r90, -1;
mul.wide.s32 %rd581, %r82, 8;
add.s64 %rd582, %rd35, %rd581;
ld.u64 %rd747, [%rd582];
not.pred %p167, %p23;
or.pred %p169, %p1, %p167;
selp.b64	%rd708, %rd154, %rd736, %p23;
@%p169 bra BB27_224;

ld.u64 %rd708, [%rd152+-8];

BB27_224:
bar.sync 0;
@%p138 bra BB27_226;

st.u64 [%rd152], %rd708;

BB27_226:
bar.sync 0;

BB27_250:
mov.u64 %rd746, %rd747;
@%p131 bra BB27_252;

ld.u64 %rd761, [%rd152];

BB27_252:
add.u64 %rd594, %SP, 0;
cvta.to.local.u64 %rd234, %rd594;
bar.sync 0;
mul.wide.s32 %rd595, %r12, 8;
add.s64 %rd236, %rd234, %rd595;
setp.ge.u64	%p182, %rd234, %rd236;
@%p182 bra BB27_254;

ld.local.u64 %rd598, [%rd234];
add.s64 %rd761, %rd598, %rd761;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600], %rd761;

BB27_254:
add.s64 %rd239, %rd234, 8;
setp.ge.u64	%p183, %rd239, %rd236;
@%p183 bra BB27_256;

ld.local.u64 %rd603, [%rd234+8];
add.s64 %rd761, %rd603, %rd761;
mul.lo.s32 %r84, %r1, 3;
mul.wide.s32 %rd604, %r84, 8;
add.s64 %rd605, %rd35, %rd604;
st.u64 [%rd605+8], %rd761;

BB27_256:
add.s64 %rd606, %rd239, 8;
setp.ge.u64	%p184, %rd606, %rd236;
@%p184 bra BB27_258;

ld.local.u64 %rd609, [%rd234+16];
add.s64 %rd610, %rd609, %rd761;
mul.lo.s32 %r85, %r1, 3;
mul.wide.s32 %rd611, %r85, 8;
add.s64 %rd612, %rd35, %rd611;
st.u64 [%rd612+16], %rd610;

BB27_258:
bar.sync 0;
@%p120 bra BB27_269;
bra.uni BB27_259;

BB27_269:
mul.wide.s32 %rd625, %r1, 8;
add.s64 %rd626, %rd687, %rd625;
ld.u64 %rd627, [%rd152];
st.global.u64 [%rd626], %rd627;
ld.u64 %rd628, [%rd152+4096];
st.global.u64 [%rd626+4096], %rd628;
ld.u64 %rd629, [%rd152+8192];
st.global.u64 [%rd626+8192], %rd629;
bra.uni BB27_270;

BB27_259:
mov.u64 %rd762, 0;
setp.ge.u64	%p185, %rd35, %rd173;
mov.u64 %rd763, %rd500;
@%p185 bra BB27_270;

BB27_260:
mov.u64 %rd244, %rd763;
add.s64 %rd614, %rd35, %rd762;
sub.s64 %rd245, %rd173, %rd614;
setp.gt.s64	%p186, %rd245, 12280;
add.s64 %rd246, %rd35, %rd244;
add.s64 %rd247, %rd687, %rd244;
@%p186 bra BB27_267;
bra.uni BB27_261;

BB27_267:
ld.u64 %rd621, [%rd246];
st.global.u64 [%rd247], %rd621;
ld.u64 %rd622, [%rd246+4096];
st.global.u64 [%rd247+4096], %rd622;
ld.u64 %rd623, [%rd246+8192];
st.global.u64 [%rd247+8192], %rd623;
bra.uni BB27_268;

BB27_261:
shr.s64 %rd248, %rd245, 3;
cvt.s64.s32	%rd615, %r1;
setp.ge.s64	%p187, %rd615, %rd248;
@%p187 bra BB27_263;

ld.u64 %rd616, [%rd246];
st.global.u64 [%rd247], %rd616;

BB27_263:
add.s32 %r86, %r1, 512;
cvt.s64.s32	%rd617, %r86;
setp.ge.s64	%p188, %rd617, %rd248;
@%p188 bra BB27_265;

ld.u64 %rd618, [%rd246+4096];
st.global.u64 [%rd247+4096], %rd618;

BB27_265:
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd619, %r87;
setp.ge.s64	%p189, %rd619, %rd248;
@%p189 bra BB27_268;

ld.u64 %rd620, [%rd246+8192];
st.global.u64 [%rd247+8192], %rd620;

BB27_268:
add.s64 %rd249, %rd244, 12288;
add.s64 %rd762, %rd762, 12288;
add.s64 %rd624, %rd35, %rd762;
setp.lt.u64	%p190, %rd624, %rd173;
mov.u64 %rd763, %rd249;
@%p190 bra BB27_260;

BB27_270:
bar.sync 0;
add.s64 %rd703, %rd156, 12288;
add.s64 %rd687, %rd687, 12288;
add.s64 %rd684, %rd155, 12288;
mov.u64 %rd696, %rd684;
sub.s64 %rd630, %rd684, %rd31;
setp.lt.s64	%p191, %rd630, 0;
@%p191 bra BB27_151;

BB27_271:
@%p26 bra BB27_287;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r88, 1, 0, p; 
} 


	setp.eq.s32	%p193, %r88, 0;
@%p193 bra BB27_286;

mov.u64 %rd632, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd633, %rd632;
sub.s64 %rd256, %rd35, %rd633;
setp.eq.s64	%p194, %rd35, 0;
@%p194 bra BB27_287;

add.s64 %rd634, %rd256, -16;
add.s64 %rd636, %rd632, %rd634;
add.s64 %rd258, %rd633, %rd634;
ld.shared.u8 %rs30, [%rd636];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd636], %rs31;
ld.shared.u64 %rd259, [%rd636+8];
setp.eq.s64	%p195, %rd259, 0;
mov.u64 %rd767, %rd258;
@%p195 bra BB27_280;

mov.u64 %rd260, %rd258;
ld.u8 %rs32, [%rd259];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p196, %rs33, 1;
mov.u64 %rd767, %rd260;
@!%p196 bra BB27_280;
bra.uni BB27_276;

BB27_276:
ld.u64 %rd262, [%rd259];
shr.u64 %rd263, %rd262, 1;
add.s64 %rd264, %rd259, 16;
add.s64 %rd265, %rd264, %rd263;
ld.shared.u64 %rd638, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p197, %rd265, %rd638;
mov.u64 %rd767, %rd259;
@%p197 bra BB27_280;

ld.u8 %rs34, [%rd265];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p198, %rs35, 1;
mov.u64 %rd764, %rd259;
mov.u64 %rd767, %rd764;
@!%p198 bra BB27_280;
bra.uni BB27_278;

BB27_278:
ld.u64 %rd639, [%rd265];
shr.u64 %rd640, %rd639, 1;
add.s64 %rd641, %rd640, %rd263;
add.s64 %rd642, %rd641, 16;
shl.b64 %rd643, %rd642, 1;
and.b64 %rd644, %rd262, 1;
or.b64 %rd645, %rd643, %rd644;
st.u64 [%rd259], %rd645;
and.b64 %rd266, %rd642, 9223372036854775807;
add.s64 %rd646, %rd264, %rd266;
ld.shared.u64 %rd647, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p199, %rd646, %rd647;
mov.u64 %rd765, %rd259;
mov.u64 %rd767, %rd765;
@%p199 bra BB27_280;

add.s64 %rd648, %rd266, %rd264;
st.u64 [%rd648+8], %rd259;
mov.u64 %rd767, %rd259;

BB27_280:
ld.u64 %rd269, [%rd767];
shr.u64 %rd270, %rd269, 1;
add.s64 %rd271, %rd767, 16;
add.s64 %rd272, %rd271, %rd270;
ld.shared.u64 %rd649, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p200, %rd272, %rd649;
@%p200 bra BB27_284;

ld.u8 %rs36, [%rd272];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p201, %rs37, 1;
@!%p201 bra BB27_287;
bra.uni BB27_282;

BB27_282:
ld.u64 %rd650, [%rd272];
shr.u64 %rd651, %rd650, 1;
add.s64 %rd652, %rd651, %rd270;
add.s64 %rd653, %rd652, 16;
shl.b64 %rd654, %rd653, 1;
and.b64 %rd655, %rd269, 1;
or.b64 %rd656, %rd654, %rd655;
st.u64 [%rd767], %rd656;
and.b64 %rd273, %rd653, 9223372036854775807;
add.s64 %rd657, %rd271, %rd273;
ld.shared.u64 %rd658, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p202, %rd657, %rd658;
@%p202 bra BB27_287;

add.s64 %rd659, %rd273, %rd271;
st.u64 [%rd659+8], %rd767;
bra.uni BB27_287;

BB27_286:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB27_287:
bar.sync 0;

BB27_288:
ret;

BB27_284:
setp.lt.u64	%p203, %rd272, %rd767;
@%p203 bra BB27_287;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd767;
bra.uni BB27_287;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB28_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB28_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB28_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB28_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB28_4;

BB28_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESM_EEPlNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB29_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB29_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB29_4;

BB29_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB29_3;

BB29_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0[104]
)
.maxntid 128, 1, 1
{
.reg .pred %p<71>;
.reg .b16 %rs<48>;
.reg .b32 %r<81>;
.reg .b64 %rd<299>;


ld.param.v2.u32 {%r37, %r38}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+96];
ld.param.v2.u32 {%r39, %r40}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd118, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd116, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd115, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd113, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd112, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail16accumulate_tilesENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_NS_4plusIlEENS_9null_typeESU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %ctaid.x;
mov.u32 %r43, %tid.x;
setp.ne.s32	%p5, %r43, 0;
mov.u64 %rd119, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd120, %rd119;
setp.eq.s64	%p6, %rd120, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB30_2;

cvt.s64.s32	%rd121, %r39;
mov.u32 %r44, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r44;
mov.u64 %rd122, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd123, %rd122;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd123;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd121;

BB30_2:
cvta.to.global.u64 %rd3, %rd112;
add.s32 %r3, %r1, %r38;
bar.sync 0;
cvt.s64.s32	%rd7, %r3;
mul.lo.s64 %rd125, %rd7, %rd115;
min.s64 %rd8, %rd1, %rd7;
add.s64 %rd126, %rd8, %rd125;
setp.lt.s64	%p8, %rd7, %rd1;
selp.u64	%rd127, 1, 0, %p8;
add.s64 %rd128, %rd127, %rd115;
add.s64 %rd129, %rd128, %rd126;
mul.lo.s64 %rd130, %rd126, %rd116;
mul.lo.s64 %rd131, %rd129, %rd116;
min.s64 %rd132, %rd131, %rd113;
add.s64 %rd9, %rd132, -1;
shl.b64 %rd133, %rd132, 3;
add.s64 %rd134, %rd133, %rd3;
ld.global.u64 %rd294, [%rd134+-8];
sub.s64 %rd135, %rd9, %rd130;
cvt.u32.u64	%r4, %rd135;
mov.u16 %rs46, 0;
setp.lt.s32	%p9, %r4, 1;
@%p9 bra BB30_28;

shl.b64 %rd137, %rd9, 3;
add.s64 %rd11, %rd112, %rd137;
add.s32 %r46, %r38, %r1;
cvt.s64.s32	%rd138, %r46;
mul.lo.s64 %rd139, %rd115, %rd138;
add.s64 %rd140, %rd8, %rd139;
mul.lo.s64 %rd141, %rd116, %rd140;
shl.b64 %rd269, %rd141, 3;
mov.u16 %rs45, 0;
mov.u32 %r78, 0;

BB30_4:
mul.wide.s32 %rd143, %r43, 8;
add.s64 %rd24, %rd3, %rd143;
add.s64 %rd144, %rd112, %rd269;
sub.s64 %rd145, %rd11, %rd144;
shr.u64 %rd146, %rd145, 3;
cvt.u32.u64	%r48, %rd146;
setp.lt.s32	%p10, %r48, 1152;
mov.u32 %r49, 1152;
min.s32 %r6, %r48, %r49;
@%p10 bra BB30_6;
bra.uni BB30_5;

BB30_6:
mov.u32 %r79, 0;
setp.ge.s32	%p11, %r43, %r6;
@%p11 bra BB30_8;

add.s64 %rd148, %rd24, %rd269;
ld.global.u64 %rd271, [%rd148];
mov.u32 %r79, 1;

BB30_8:
add.s32 %r55, %r43, 128;
setp.ge.s32	%p12, %r55, %r6;
@%p12 bra BB30_10;

add.s64 %rd149, %rd24, %rd269;
ld.global.u64 %rd272, [%rd149+1024];
add.s32 %r79, %r79, 1;

BB30_10:
add.s32 %r57, %r43, 256;
setp.ge.s32	%p13, %r57, %r6;
@%p13 bra BB30_12;

add.s64 %rd150, %rd24, %rd269;
ld.global.u64 %rd273, [%rd150+2048];
add.s32 %r79, %r79, 1;

BB30_12:
add.s32 %r59, %r43, 384;
setp.ge.s32	%p14, %r59, %r6;
@%p14 bra BB30_14;

add.s64 %rd151, %rd24, %rd269;
ld.global.u64 %rd274, [%rd151+3072];
add.s32 %r79, %r79, 1;

BB30_14:
add.s32 %r61, %r43, 512;
setp.ge.s32	%p15, %r61, %r6;
@%p15 bra BB30_16;

add.s64 %rd152, %rd24, %rd269;
ld.global.u64 %rd275, [%rd152+4096];
add.s32 %r79, %r79, 1;

BB30_16:
add.s32 %r63, %r43, 640;
setp.ge.s32	%p16, %r63, %r6;
@%p16 bra BB30_18;

add.s64 %rd153, %rd24, %rd269;
ld.global.u64 %rd276, [%rd153+5120];
add.s32 %r79, %r79, 1;

BB30_18:
add.s32 %r65, %r43, 768;
setp.ge.s32	%p17, %r65, %r6;
@%p17 bra BB30_20;

add.s64 %rd154, %rd24, %rd269;
ld.global.u64 %rd277, [%rd154+6144];
add.s32 %r79, %r79, 1;

BB30_20:
add.s32 %r67, %r43, 896;
setp.ge.s32	%p18, %r67, %r6;
@%p18 bra BB30_22;

add.s64 %rd155, %rd24, %rd269;
ld.global.u64 %rd278, [%rd155+7168];
add.s32 %r79, %r79, 1;

BB30_22:
add.s32 %r69, %r43, 1024;
setp.ge.s32	%p19, %r69, %r6;
@%p19 bra BB30_24;

add.s64 %rd156, %rd24, %rd269;
ld.global.u64 %rd270, [%rd156+8192];
add.s32 %r79, %r79, 1;
bra.uni BB30_24;

BB30_5:
add.s64 %rd147, %rd24, %rd269;
ld.global.u64 %rd271, [%rd147];
ld.global.u64 %rd272, [%rd147+1024];
ld.global.u64 %rd273, [%rd147+2048];
ld.global.u64 %rd274, [%rd147+3072];
ld.global.u64 %rd275, [%rd147+4096];
ld.global.u64 %rd276, [%rd147+5120];
ld.global.u64 %rd277, [%rd147+6144];
ld.global.u64 %rd278, [%rd147+7168];
ld.global.u64 %rd270, [%rd147+8192];
mov.u32 %r79, 9;

BB30_24:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p20, %rs27, 0;
@%p20 bra BB30_26;
bra.uni BB30_25;

BB30_26:
mul.wide.u32 %rd174, %r79, 8;
add.s64 %rd175, %rd174, 34359738360;
shr.u64 %rd176, %rd175, 3;
cvt.u32.u64	%r70, %rd176;
setp.gt.s32	%p30, %r70, 0;
selp.b64	%rd177, %rd272, 0, %p30;
add.s64 %rd178, %rd271, %rd177;
setp.gt.s32	%p31, %r70, 1;
selp.b64	%rd179, %rd273, 0, %p31;
add.s64 %rd180, %rd178, %rd179;
setp.gt.s32	%p32, %r70, 2;
selp.b64	%rd181, %rd274, 0, %p32;
add.s64 %rd182, %rd180, %rd181;
setp.gt.s32	%p33, %r70, 3;
selp.b64	%rd183, %rd275, 0, %p33;
add.s64 %rd184, %rd182, %rd183;
setp.gt.s32	%p34, %r70, 4;
selp.b64	%rd185, %rd276, 0, %p34;
add.s64 %rd186, %rd184, %rd185;
setp.gt.s32	%p35, %r70, 5;
selp.b64	%rd187, %rd277, 0, %p35;
add.s64 %rd188, %rd186, %rd187;
setp.gt.s32	%p36, %r70, 6;
selp.b64	%rd189, %rd278, 0, %p36;
add.s64 %rd190, %rd188, %rd189;
setp.gt.s32	%p37, %r70, 7;
selp.b64	%rd191, %rd270, 0, %p37;
add.s64 %rd279, %rd190, %rd191;
bra.uni BB30_27;

BB30_25:
setp.gt.s32	%p21, %r79, 0;
selp.b64	%rd157, %rd271, 0, %p21;
add.s64 %rd158, %rd279, %rd157;
setp.gt.s32	%p22, %r79, 1;
selp.b64	%rd159, %rd272, 0, %p22;
add.s64 %rd160, %rd158, %rd159;
setp.gt.s32	%p23, %r79, 2;
selp.b64	%rd161, %rd273, 0, %p23;
add.s64 %rd162, %rd160, %rd161;
setp.gt.s32	%p24, %r79, 3;
selp.b64	%rd163, %rd274, 0, %p24;
add.s64 %rd164, %rd162, %rd163;
setp.gt.s32	%p25, %r79, 4;
selp.b64	%rd165, %rd275, 0, %p25;
add.s64 %rd166, %rd164, %rd165;
setp.gt.s32	%p26, %r79, 5;
selp.b64	%rd167, %rd276, 0, %p26;
add.s64 %rd168, %rd166, %rd167;
setp.gt.s32	%p27, %r79, 6;
selp.b64	%rd169, %rd277, 0, %p27;
add.s64 %rd170, %rd168, %rd169;
setp.gt.s32	%p28, %r79, 7;
selp.b64	%rd171, %rd278, 0, %p28;
add.s64 %rd172, %rd170, %rd171;
setp.gt.s32	%p29, %r79, 8;
selp.b64	%rd173, %rd270, 0, %p29;
add.s64 %rd279, %rd172, %rd173;

BB30_27:
add.s64 %rd269, %rd269, 9216;
add.s32 %r78, %r78, 1152;
setp.lt.s32	%p38, %r78, %r4;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p38 bra BB30_4;

BB30_28:
bar.sync 0;
@%p5 bra BB30_49;

ld.shared.u64 %rd65, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
mov.u64 %rd285, %rd65;
mov.u64 %rd280, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd287, %rd280;
setp.eq.s64	%p40, %rd65, %rd287;
@%p40 bra BB30_33;

mov.u64 %rd286, %rd285;

BB30_31:
mov.u64 %rd282, %rd287;
mov.u64 %rd285, %rd286;
mov.u64 %rd286, %rd282;
ld.shared.u8 %rs30, [%rd280];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p41, %rs31, 1;
not.pred %p42, %p41;
ld.shared.u64 %rd70, [%rd280];
setp.lt.u64	%p43, %rd70, 2048;
or.pred %p44, %p42, %p43;
@!%p44 bra BB30_33;
bra.uni BB30_32;

BB30_32:
shr.u64 %rd194, %rd70, 1;
add.s64 %rd195, %rd280, %rd194;
add.s64 %rd280, %rd195, 16;
add.s64 %rd196, %rd286, %rd194;
add.s64 %rd287, %rd196, 16;
setp.ne.s64	%p45, %rd287, %rd65;
mov.u64 %rd285, %rd286;
@%p45 bra BB30_31;

BB30_33:
setp.eq.s64	%p47, %rd285, %rd65;
mov.pred %p70, 0;
@%p47 bra BB30_35;

ld.u64 %rd198, [%rd285];
shr.u64 %rd199, %rd198, 1;
add.s64 %rd200, %rd285, %rd199;
add.s64 %rd291, %rd200, 16;
setp.ne.s64	%p70, %rd291, %rd65;

BB30_35:
@%p70 bra BB30_41;
bra.uni BB30_36;

BB30_41:
ld.u64 %rd81, [%rd291];
and.b64 %rd215, %rd81, -32;
setp.eq.s64	%p51, %rd215, 2048;
cvt.u16.u64	%rs47, %rd81;
@%p51 bra BB30_44;

add.s64 %rd82, %rd291, 16;
ld.u64 %rd216, [%rd291+1040];
and.b64 %rd217, %rd216, 1;
add.s64 %rd218, %rd81, -2080;
and.b64 %rd219, %rd218, -2;
or.b64 %rd220, %rd217, %rd219;
st.u64 [%rd291+1040], %rd220;
st.u64 [%rd291+1048], %rd291;
cvt.u16.u64	%rs33, %rd218;
or.b16 %rs34, %rs33, 1;
and.b64 %rd221, %rd81, 1;
or.b64 %rd222, %rd221, 2048;
st.u64 [%rd291], %rd222;
st.u8 [%rd291+1040], %rs34;
ld.u64 %rd223, [%rd291+1040];
shr.u64 %rd83, %rd223, 1;
add.s64 %rd224, %rd83, %rd82;
add.s64 %rd225, %rd224, 1040;
ld.shared.u64 %rd226, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p52, %rd225, %rd226;
cvt.u16.u64	%rs35, %rd81;
and.b16 %rs47, %rs35, 1;
@%p52 bra BB30_44;

add.s64 %rd227, %rd82, 1024;
st.u64 [%rd224+1048], %rd227;
ld.u8 %rs47, [%rd291];

BB30_44:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd291], %rs36;
bra.uni BB30_45;

BB30_36:
mov.u64 %rd202, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd203, %rd202;
sub.s64 %rd204, %rd65, %rd203;
add.s64 %rd205, %rd204, 1040;
ld.shared.u64 %rd206, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16];
setp.gt.u64	%p48, %rd205, %rd206;
mov.u64 %rd289, -1;
mov.u64 %rd290, %rd65;
@%p48 bra BB30_38;

add.s64 %rd76, %rd65, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd76;
mov.u64 %rd289, %rd76;
mov.u64 %rd290, %rd76;

BB30_38:
mov.u64 %rd77, %rd290;
setp.eq.s64	%p49, %rd289, -1;
@%p49 bra BB30_40;

mov.u64 %rd207, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd208, %rd207;
sub.s64 %rd209, %rd65, %rd208;
add.s64 %rd210, %rd207, %rd209;
ld.shared.u64 %rd211, [%rd210];
and.b64 %rd212, %rd211, 1;
or.b64 %rd213, %rd212, 2048;
st.shared.u64 [%rd210], %rd213;
st.shared.u64 [%rd210+8], %rd285;
mov.u16 %rs32, 0;
st.shared.u8 [%rd210], %rs32;

BB30_40:
mov.u64 %rd291, %rd65;
setp.eq.s64	%p50, %rd65, %rd77;
mov.u64 %rd292, 0;
@%p50 bra BB30_46;

BB30_45:
add.s64 %rd292, %rd291, 16;

BB30_46:
mov.u64 %rd293, %rd292;
setp.ne.s64	%p53, %rd292, 0;
@%p53 bra BB30_48;

mov.u64 %rd229, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd229;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd293, [retval0+0];


	}

BB30_48:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result], %rd293;

BB30_49:
bar.sync 0;
ld.shared.u64 %rd90, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result];
mul.wide.s32 %rd230, %r43, 8;
add.s64 %rd91, %rd90, %rd230;
setp.eq.s16	%p54, %rs46, 0;
@%p54 bra BB30_51;

st.u64 [%rd91], %rd279;

BB30_51:
bar.sync 0;
mov.u32 %r72, 128;
min.s32 %r26, %r4, %r72;
setp.lt.s32	%p55, %r26, 2;
@%p55 bra BB30_56;

not.b32 %r27, %r43;
mov.u32 %r80, %r26;

BB30_53:
mov.u32 %r28, %r80;
shr.s32 %r29, %r28, 1;
setp.ge.s32	%p56, %r43, %r29;
@%p56 bra BB30_55;

add.s32 %r74, %r28, %r27;
mul.wide.s32 %rd231, %r74, 8;
add.s64 %rd232, %rd90, %rd231;
ld.u64 %rd233, [%rd232];
ld.u64 %rd234, [%rd91];
add.s64 %rd235, %rd233, %rd234;
st.u64 [%rd91], %rd235;

BB30_55:
bar.sync 0;
sub.s32 %r30, %r28, %r29;
setp.gt.s32	%p57, %r30, 1;
mov.u32 %r80, %r30;
@%p57 bra BB30_53;

BB30_56:
bar.sync 0;
setp.lt.s32	%p58, %r26, 1;
@%p58 bra BB30_58;

ld.u64 %rd236, [%rd90];
add.s64 %rd294, %rd236, %rd294;

BB30_58:
setp.eq.s32	%p3, %r43, 0;
bar.sync 0;
@!%p3 bra BB30_74;
bra.uni BB30_59;

BB30_59:

	{ 
.reg .pred p; 
isspacep.shared p, %rd90; 
selp.u32 %r76, 1, 0, p; 
} 


	setp.eq.s32	%p59, %r76, 0;
@%p59 bra BB30_73;

mov.u64 %rd238, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd239, %rd238;
sub.s64 %rd94, %rd90, %rd239;
setp.eq.s64	%p60, %rd90, 0;
@%p60 bra BB30_74;

add.s64 %rd240, %rd94, -16;
add.s64 %rd242, %rd238, %rd240;
add.s64 %rd96, %rd239, %rd240;
ld.shared.u8 %rs37, [%rd242];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd242], %rs38;
ld.shared.u64 %rd97, [%rd242+8];
setp.eq.s64	%p61, %rd97, 0;
mov.u64 %rd298, %rd96;
@%p61 bra BB30_67;

mov.u64 %rd98, %rd96;
ld.u8 %rs39, [%rd97];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p62, %rs40, 1;
mov.u64 %rd298, %rd98;
@!%p62 bra BB30_67;
bra.uni BB30_63;

BB30_63:
ld.u64 %rd100, [%rd97];
shr.u64 %rd101, %rd100, 1;
add.s64 %rd102, %rd97, 16;
add.s64 %rd103, %rd102, %rd101;
ld.shared.u64 %rd244, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p63, %rd103, %rd244;
mov.u64 %rd298, %rd97;
@%p63 bra BB30_67;

ld.u8 %rs41, [%rd103];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p64, %rs42, 1;
mov.u64 %rd295, %rd97;
mov.u64 %rd298, %rd295;
@!%p64 bra BB30_67;
bra.uni BB30_65;

BB30_65:
ld.u64 %rd245, [%rd103];
shr.u64 %rd246, %rd245, 1;
add.s64 %rd247, %rd246, %rd101;
add.s64 %rd248, %rd247, 16;
shl.b64 %rd249, %rd248, 1;
and.b64 %rd250, %rd100, 1;
or.b64 %rd251, %rd249, %rd250;
st.u64 [%rd97], %rd251;
and.b64 %rd104, %rd248, 9223372036854775807;
add.s64 %rd252, %rd102, %rd104;
ld.shared.u64 %rd253, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p65, %rd252, %rd253;
mov.u64 %rd296, %rd97;
mov.u64 %rd298, %rd296;
@%p65 bra BB30_67;

add.s64 %rd254, %rd104, %rd102;
st.u64 [%rd254+8], %rd97;
mov.u64 %rd298, %rd97;

BB30_67:
ld.u64 %rd107, [%rd298];
shr.u64 %rd108, %rd107, 1;
add.s64 %rd109, %rd298, 16;
add.s64 %rd110, %rd109, %rd108;
ld.shared.u64 %rd255, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p66, %rd110, %rd255;
@%p66 bra BB30_71;

ld.u8 %rs43, [%rd110];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p67, %rs44, 1;
@!%p67 bra BB30_74;
bra.uni BB30_69;

BB30_69:
ld.u64 %rd256, [%rd110];
shr.u64 %rd257, %rd256, 1;
add.s64 %rd258, %rd257, %rd108;
add.s64 %rd259, %rd258, 16;
shl.b64 %rd260, %rd259, 1;
and.b64 %rd261, %rd107, 1;
or.b64 %rd262, %rd260, %rd261;
st.u64 [%rd298], %rd262;
and.b64 %rd111, %rd259, 9223372036854775807;
add.s64 %rd263, %rd109, %rd111;
ld.shared.u64 %rd264, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p68, %rd263, %rd264;
@%p68 bra BB30_74;

add.s64 %rd265, %rd111, %rd109;
st.u64 [%rd265+8], %rd298;
bra.uni BB30_74;

BB30_73:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd90;
call.uni 
free, 
(
param0
);


	}

BB30_74:
bar.sync 0;
@!%p3 bra BB30_76;
bra.uni BB30_75;

BB30_75:
cvta.to.global.u64 %rd266, %rd118;
shl.b64 %rd267, %rd7, 3;
add.s64 %rd268, %rd266, %rd267;
st.global.u64 [%rd268], %rd294;

BB30_76:
ret;

BB30_71:
setp.lt.u64	%p69, %rd110, %rd298;
@%p69 bra BB30_74;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd298;
bra.uni BB30_74;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 256, 1, 1
{
.local .align 8 .b8 __local_depot31[24];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<195>;
.reg .b16 %rs<39>;
.reg .b32 %r<89>;
.reg .b64 %rd<753>;

	.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result;

mov.u64 %rd752, __local_depot31;
cvta.local.u64 %SP, %rd752;
ld.param.v2.u32 {%r24, %r25}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd267, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd268, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj256ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm3EEELm256EEELm0EEENS4_7closureINS2_11scan_detail16inclusive_scan_nENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEElSP_NS_4plusIlEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd268;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p24, %r1, 0;
mov.u64 %rd269, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd270, %rd269;
setp.eq.s64	%p25, %rd270, 0;
or.pred %p26, %p24, %p25;
@%p26 bra BB31_2;

cvt.s64.s32	%rd271, %r24;
mov.u32 %r28, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r28;
mov.u64 %rd272, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd273, %rd272;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd273;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd271;

BB31_2:
bar.sync 0;
bfe.s64 %rd274, %rd267, 0, 61;
setp.lt.s64	%p27, %rd274, 1;
@%p27 bra BB31_276;

ld.global.u64 %rd743, [%rd2];
bar.sync 0;
@%p24 bra BB31_5;

st.global.u64 [%rd3], %rd743;

BB31_5:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB31_26;
bra.uni BB31_6;

BB31_6:
ld.shared.u64 %rd6, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
mov.u64 %rd648, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd655, %rd648;
setp.eq.s64	%p29, %rd6, %rd655;
mov.u64 %rd653, %rd6;
@%p29 bra BB31_10;

mov.u64 %rd654, %rd653;

BB31_8:
mov.u64 %rd650, %rd655;
mov.u64 %rd653, %rd654;
mov.u64 %rd654, %rd650;
ld.shared.u8 %rs23, [%rd648];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p30, %rs24, 1;
not.pred %p31, %p30;
ld.shared.u64 %rd11, [%rd648];
setp.lt.u64	%p32, %rd11, 12288;
or.pred %p33, %p31, %p32;
@!%p33 bra BB31_10;
bra.uni BB31_9;

BB31_9:
shr.u64 %rd277, %rd11, 1;
add.s64 %rd278, %rd648, %rd277;
add.s64 %rd648, %rd278, 16;
add.s64 %rd279, %rd654, %rd277;
add.s64 %rd655, %rd279, 16;
setp.ne.s64	%p34, %rd655, %rd6;
mov.u64 %rd653, %rd654;
@%p34 bra BB31_8;

BB31_10:
setp.eq.s64	%p36, %rd653, %rd6;
mov.pred %p194, 0;
@%p36 bra BB31_12;

ld.u64 %rd281, [%rd653];
shr.u64 %rd282, %rd281, 1;
add.s64 %rd283, %rd653, %rd282;
add.s64 %rd659, %rd283, 16;
setp.ne.s64	%p194, %rd659, %rd6;

BB31_12:
@%p194 bra BB31_18;
bra.uni BB31_13;

BB31_18:
ld.u64 %rd22, [%rd659];
and.b64 %rd298, %rd22, -32;
setp.eq.s64	%p40, %rd298, 12288;
cvt.u16.u64	%rs38, %rd22;
@%p40 bra BB31_21;

add.s64 %rd23, %rd659, 16;
ld.u64 %rd299, [%rd659+6160];
and.b64 %rd300, %rd299, 1;
add.s64 %rd301, %rd22, -12320;
and.b64 %rd302, %rd301, -2;
or.b64 %rd303, %rd300, %rd302;
st.u64 [%rd659+6160], %rd303;
st.u64 [%rd659+6168], %rd659;
cvt.u16.u64	%rs26, %rd301;
or.b16 %rs27, %rs26, 1;
and.b64 %rd304, %rd22, 1;
or.b64 %rd305, %rd304, 12288;
st.u64 [%rd659], %rd305;
st.u8 [%rd659+6160], %rs27;
ld.u64 %rd306, [%rd659+6160];
shr.u64 %rd24, %rd306, 1;
add.s64 %rd307, %rd24, %rd23;
add.s64 %rd308, %rd307, 6160;
ld.shared.u64 %rd309, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p41, %rd308, %rd309;
cvt.u16.u64	%rs28, %rd22;
and.b16 %rs38, %rs28, 1;
@%p41 bra BB31_21;

add.s64 %rd310, %rd23, 6144;
st.u64 [%rd307+6168], %rd310;
ld.u8 %rs38, [%rd659];

BB31_21:
and.b16 %rs29, %rs38, 254;
st.u8 [%rd659], %rs29;
bra.uni BB31_22;

BB31_13:
mov.u64 %rd285, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd286, %rd285;
sub.s64 %rd287, %rd6, %rd286;
add.s64 %rd288, %rd287, 6160;
ld.shared.u64 %rd289, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16];
setp.gt.u64	%p37, %rd288, %rd289;
mov.u64 %rd657, -1;
mov.u64 %rd658, %rd6;
@%p37 bra BB31_15;

add.s64 %rd17, %rd6, 6160;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd17;
mov.u64 %rd657, %rd17;
mov.u64 %rd658, %rd17;

BB31_15:
mov.u64 %rd18, %rd658;
setp.eq.s64	%p38, %rd657, -1;
@%p38 bra BB31_17;

mov.u64 %rd290, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd291, %rd290;
sub.s64 %rd292, %rd6, %rd291;
add.s64 %rd293, %rd290, %rd292;
ld.shared.u64 %rd294, [%rd293];
and.b64 %rd295, %rd294, 1;
or.b64 %rd296, %rd295, 12288;
st.shared.u64 [%rd293], %rd296;
st.shared.u64 [%rd293+8], %rd653;
mov.u16 %rs25, 0;
st.shared.u8 [%rd293], %rs25;

BB31_17:
mov.u64 %rd659, %rd6;
setp.eq.s64	%p39, %rd6, %rd18;
mov.u64 %rd660, 0;
@%p39 bra BB31_23;

BB31_22:
add.s64 %rd660, %rd659, 16;

BB31_23:
mov.u64 %rd661, %rd660;
setp.ne.s64	%p42, %rd660, 0;
@%p42 bra BB31_25;

mov.u64 %rd312, 6144;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd312;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd661, [retval0+0];


	}

BB31_25:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result], %rd661;

BB31_26:
shl.b64 %rd313, %rd267, 3;
add.s64 %rd31, %rd1, %rd313;
add.s64 %rd693, %rd2, 8;
add.s64 %rd686, %rd1, 8;
add.s64 %rd677, %rd3, 8;
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm3EEELm256EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r29, 1, 0, p; 
} 


	setp.eq.s32	%p43, %r29, 0;
mov.u64 %rd316, 8;
sub.s64 %rd36, %rd316, %rd313;
@%p43 bra BB31_143;

setp.gt.s64	%p44, %rd36, -1;
@%p44 bra BB31_259;

mov.u64 %rd317, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd318, %rd317;
sub.s64 %rd319, %rd35, %rd318;
add.s64 %rd320, %rd317, %rd319;
mov.u64 %rd662, %rd686;
mul.wide.s32 %rd321, %r1, 8;
add.s64 %rd38, %rd320, %rd321;

BB31_29:
mov.u64 %rd40, %rd743;
mov.u64 %rd688, %rd693;
mov.u64 %rd42, %rd688;
mov.u64 %rd681, %rd686;
mov.u64 %rd41, %rd681;
mov.u64 %rd674, %rd677;
mov.u64 %rd43, %rd674;
mov.u64 %rd39, %rd662;
sub.s64 %rd322, %rd31, %rd39;
shr.u64 %rd323, %rd322, 3;
cvt.u32.u64	%r30, %rd323;
mov.u32 %r31, 768;
min.s32 %r2, %r30, %r31;
setp.eq.s32	%p45, %r2, 768;
@%p45 bra BB31_41;
bra.uni BB31_30;

BB31_41:
add.s64 %rd355, %rd42, %rd321;
ld.global.u64 %rd356, [%rd355];
ld.global.u64 %rd357, [%rd355+2048];
ld.global.u64 %rd358, [%rd355+4096];
st.shared.u64 [%rd38], %rd356;
st.shared.u64 [%rd38+2048], %rd357;
st.shared.u64 [%rd38+4096], %rd358;
mov.u64 %rd665, 768;
bra.uni BB31_42;

BB31_30:
cvt.s64.s32	%rd665, %r2;
setp.lt.s32	%p46, %r2, 1;
@%p46 bra BB31_42;

mov.u64 %rd663, %rd41;
mov.u64 %rd664, %rd320;
mov.u64 %rd685, %rd41;
mov.u64 %rd692, %rd42;

BB31_32:
mov.u64 %rd50, %rd692;
mov.u64 %rd49, %rd685;
mov.u64 %rd48, %rd664;
mov.u64 %rd47, %rd663;
mul.wide.s32 %rd327, %r2, 8;
add.s64 %rd328, %rd41, %rd327;
sub.s64 %rd51, %rd328, %rd47;
setp.gt.s64	%p47, %rd51, 6136;
@%p47 bra BB31_39;
bra.uni BB31_33;

BB31_39:
add.s64 %rd345, %rd50, %rd321;
ld.global.u64 %rd346, [%rd345];
add.s64 %rd347, %rd48, %rd321;
ld.global.u64 %rd348, [%rd345+2048];
ld.global.u64 %rd349, [%rd345+4096];
st.shared.u64 [%rd347], %rd346;
st.shared.u64 [%rd347+2048], %rd348;
st.shared.u64 [%rd347+4096], %rd349;
bra.uni BB31_40;

BB31_33:
shr.s64 %rd52, %rd51, 3;
cvt.s64.s32	%rd329, %r1;
setp.ge.s64	%p48, %rd329, %rd52;
@%p48 bra BB31_35;

add.s64 %rd331, %rd50, %rd321;
ld.global.u64 %rd332, [%rd331];
add.s64 %rd333, %rd48, %rd321;
st.shared.u64 [%rd333], %rd332;

BB31_35:
add.s32 %r32, %r1, 256;
cvt.s64.s32	%rd334, %r32;
setp.ge.s64	%p49, %rd334, %rd52;
@%p49 bra BB31_37;

add.s64 %rd336, %rd50, %rd321;
ld.global.u64 %rd337, [%rd336+2048];
add.s64 %rd338, %rd48, %rd321;
st.shared.u64 [%rd338+2048], %rd337;

BB31_37:
add.s32 %r33, %r1, 512;
cvt.s64.s32	%rd339, %r33;
setp.ge.s64	%p50, %rd339, %rd52;
@%p50 bra BB31_40;

add.s64 %rd341, %rd50, %rd321;
ld.global.u64 %rd342, [%rd341+4096];
add.s64 %rd343, %rd48, %rd321;
st.shared.u64 [%rd343+4096], %rd342;

BB31_40:
add.s64 %rd54, %rd50, 6144;
add.s64 %rd55, %rd48, 6144;
add.s64 %rd663, %rd49, 6144;
mov.u64 %rd56, %rd663;
sub.s64 %rd352, %rd663, %rd328;
setp.lt.s64	%p51, %rd352, 0;
mov.u64 %rd664, %rd55;
mov.u64 %rd685, %rd56;
mov.u64 %rd692, %rd54;
@%p51 bra BB31_32;

BB31_42:
bar.sync 0;
shl.b64 %rd361, %rd665, 3;
add.s64 %rd62, %rd35, %rd361;
sub.s64 %rd362, %rd62, %rd35;
shr.u64 %rd363, %rd362, 3;
cvt.u32.u64	%r3, %rd363;
cvt.s64.s32	%rd63, %r1;
mul.wide.s32 %rd364, %r1, -3;
add.s64 %rd365, %rd363, %rd364;
cvt.u32.u64	%r34, %rd365;
mov.u32 %r35, 3;
min.s32 %r4, %r34, %r35;
mov.u32 %r36, 0;
max.s32 %r5, %r4, %r36;
setp.gt.u32	%p52, %r5, 2;
@%p52 bra BB31_49;
bra.uni BB31_43;

BB31_49:
add.s64 %rd393, %rd317, %rd319;
mul.lo.s32 %r40, %r1, 3;
mul.wide.s32 %rd394, %r40, 8;
add.s64 %rd395, %rd393, %rd394;
ld.shared.u64 %rd396, [%rd395];
add.u64 %rd397, %SP, 0;
cvta.to.local.u64 %rd398, %rd397;
ld.shared.u64 %rd399, [%rd395+8];
ld.shared.u64 %rd400, [%rd395+16];
st.local.u64 [%rd398], %rd396;
st.local.u64 [%rd398+8], %rd399;
st.local.u64 [%rd398+16], %rd400;
bra.uni BB31_50;

BB31_43:
add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd666, %rd366;
setp.lt.s32	%p53, %r4, 1;
@%p53 bra BB31_45;

add.s64 %rd370, %rd317, %rd319;
mul.lo.s32 %r37, %r1, 3;
mul.wide.s32 %rd371, %r37, 8;
add.s64 %rd372, %rd370, %rd371;
ld.shared.u64 %rd373, [%rd372];
cvta.to.local.u64 %rd375, %rd366;
st.local.u64 [%rd375], %rd373;
add.s64 %rd666, %rd375, 8;

BB31_45:
setp.lt.s32	%p54, %r5, 2;
@%p54 bra BB31_47;

add.s64 %rd379, %rd317, %rd319;
mul.lo.s32 %r38, %r1, 3;
mul.wide.s32 %rd380, %r38, 8;
add.s64 %rd381, %rd379, %rd380;
ld.shared.u64 %rd382, [%rd381+8];
st.local.u64 [%rd666], %rd382;
add.s64 %rd666, %rd666, 8;

BB31_47:
setp.lt.s32	%p55, %r5, 3;
@%p55 bra BB31_50;

add.s64 %rd386, %rd317, %rd319;
mul.lo.s32 %r39, %r1, 3;
mul.wide.s32 %rd387, %r39, 8;
add.s64 %rd388, %rd386, %rd387;
ld.shared.u64 %rd389, [%rd388+16];
st.local.u64 [%rd666], %rd389;

BB31_50:
setp.eq.s32	%p56, %r5, 0;
@%p56 bra BB31_55;

add.u64 %rd402, %SP, 0;
cvta.to.local.u64 %rd403, %rd402;
ld.local.u64 %rd669, [%rd403];
mul.wide.u32 %rd404, %r5, 8;
add.s64 %rd405, %rd404, 34359738360;
shr.u64 %rd406, %rd405, 3;
cvt.u32.u64	%r6, %rd406;
setp.lt.s32	%p57, %r6, 1;
@%p57 bra BB31_53;

ld.local.u64 %rd409, [%rd403+8];
add.s64 %rd669, %rd409, %rd669;

BB31_53:
setp.lt.s32	%p58, %r6, 2;
@%p58 bra BB31_55;

ld.local.u64 %rd412, [%rd403+16];
add.s64 %rd669, %rd412, %rd669;

BB31_55:
bar.sync 0;
@%p56 bra BB31_57;

st.shared.u64 [%rd38], %rd669;

BB31_57:
bar.sync 0;
setp.gt.s32	%p60, %r3, 767;
mov.u32 %r87, 256;
@%p60 bra BB31_59;

add.s32 %r42, %r3, 2;
mul.hi.s32 %r43, %r42, 1431655766;
shr.u32 %r44, %r43, 31;
add.s32 %r87, %r43, %r44;

BB31_59:
add.s64 %rd670, %rd317, %rd319;
add.s64 %rd74, %rd670, %rd361;
setp.eq.s32	%p61, %r87, 256;
@%p61 bra BB31_101;
bra.uni BB31_60;

BB31_101:
@%p24 bra BB31_103;

ld.shared.u64 %rd430, [%rd670];
add.s64 %rd431, %rd430, %rd40;
st.shared.u64 [%rd670], %rd431;

BB31_103:
setp.lt.s32	%p12, %r1, 1;
ld.shared.u64 %rd668, [%rd38];
bar.sync 0;
@%p12 bra BB31_105;

ld.shared.u64 %rd432, [%rd38+-8];
add.s64 %rd668, %rd432, %rd668;

BB31_105:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p94, %r1, 2;
@%p94 bra BB31_107;

ld.shared.u64 %rd433, [%rd38+-16];
add.s64 %rd668, %rd433, %rd668;

BB31_107:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p95, %r1, 4;
@%p95 bra BB31_109;

ld.shared.u64 %rd434, [%rd38+-32];
add.s64 %rd668, %rd434, %rd668;

BB31_109:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p96, %r1, 8;
@%p96 bra BB31_111;

ld.shared.u64 %rd435, [%rd38+-64];
add.s64 %rd668, %rd435, %rd668;

BB31_111:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p97, %r1, 16;
@%p97 bra BB31_113;

ld.shared.u64 %rd436, [%rd38+-128];
add.s64 %rd668, %rd436, %rd668;

BB31_113:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p98, %r1, 32;
@%p98 bra BB31_115;

ld.shared.u64 %rd437, [%rd38+-256];
add.s64 %rd668, %rd437, %rd668;

BB31_115:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p99, %r1, 64;
@%p99 bra BB31_117;

ld.shared.u64 %rd438, [%rd38+-512];
add.s64 %rd668, %rd438, %rd668;

BB31_117:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
setp.lt.s32	%p100, %r1, 128;
@%p100 bra BB31_119;

ld.shared.u64 %rd439, [%rd38+-1024];
add.s64 %rd668, %rd439, %rd668;

BB31_119:
bar.sync 0;
st.shared.u64 [%rd38], %rd668;
bar.sync 0;
ld.shared.u64 %rd744, [%rd670+2040];
mov.u64 %rd733, %rd40;
@%p1 bra BB31_121;

ld.shared.u64 %rd733, [%rd38+-8];

BB31_121:
bar.sync 0;
st.shared.u64 [%rd38], %rd733;
bar.sync 0;
bra.uni BB31_122;

BB31_60:
@%p24 bra BB31_62;

ld.shared.u64 %rd415, [%rd670];
add.s64 %rd416, %rd415, %rd40;
st.shared.u64 [%rd670], %rd416;

BB31_62:
setp.ge.s32	%p63, %r1, %r87;
mov.u64 %rd742, %rd40;
@%p63 bra BB31_64;

ld.shared.u64 %rd76, [%rd38];
mov.u64 %rd742, %rd76;

BB31_64:
mov.u64 %rd703, %rd742;
mov.u64 %rd741, %rd703;
bar.sync 0;
setp.le.s32	%p64, %r1, %r87;
setp.gt.s32	%p65, %r1, 0;
and.pred %p66, %p64, %p65;
@!%p66 bra BB31_66;
bra.uni BB31_65;

BB31_65:
ld.shared.u64 %rd417, [%rd38+-8];
add.s64 %rd741, %rd417, %rd741;

BB31_66:
mov.u64 %rd740, %rd741;
bar.sync 0;
@%p63 bra BB31_68;

st.shared.u64 [%rd38], %rd740;

BB31_68:
setp.gt.s32	%p4, %r1, 1;
bar.sync 0;
add.s32 %r45, %r1, -2;
setp.lt.s32	%p68, %r45, %r87;
and.pred %p69, %p68, %p4;
@!%p69 bra BB31_70;
bra.uni BB31_69;

BB31_69:
ld.shared.u64 %rd418, [%rd38+-16];
add.s64 %rd740, %rd418, %rd740;

BB31_70:
mov.u64 %rd739, %rd740;
bar.sync 0;
@%p63 bra BB31_72;

st.shared.u64 [%rd38], %rd739;

BB31_72:
setp.gt.s32	%p5, %r1, 3;
bar.sync 0;
add.s32 %r46, %r1, -4;
setp.lt.s32	%p71, %r46, %r87;
and.pred %p72, %p71, %p5;
@!%p72 bra BB31_74;
bra.uni BB31_73;

BB31_73:
ld.shared.u64 %rd419, [%rd38+-32];
add.s64 %rd739, %rd419, %rd739;

BB31_74:
mov.u64 %rd738, %rd739;
bar.sync 0;
@%p63 bra BB31_76;

st.shared.u64 [%rd38], %rd738;

BB31_76:
setp.gt.s32	%p6, %r1, 7;
bar.sync 0;
add.s32 %r47, %r1, -8;
setp.lt.s32	%p74, %r47, %r87;
and.pred %p75, %p74, %p6;
@!%p75 bra BB31_78;
bra.uni BB31_77;

BB31_77:
ld.shared.u64 %rd420, [%rd38+-64];
add.s64 %rd738, %rd420, %rd738;

BB31_78:
mov.u64 %rd737, %rd738;
bar.sync 0;
@%p63 bra BB31_80;

st.shared.u64 [%rd38], %rd737;

BB31_80:
setp.gt.s32	%p7, %r1, 15;
bar.sync 0;
add.s32 %r48, %r1, -16;
setp.lt.s32	%p77, %r48, %r87;
and.pred %p78, %p77, %p7;
@!%p78 bra BB31_82;
bra.uni BB31_81;

BB31_81:
ld.shared.u64 %rd421, [%rd38+-128];
add.s64 %rd737, %rd421, %rd737;

BB31_82:
mov.u64 %rd736, %rd737;
bar.sync 0;
@%p63 bra BB31_84;

st.shared.u64 [%rd38], %rd736;

BB31_84:
setp.gt.s32	%p8, %r1, 31;
bar.sync 0;
add.s32 %r49, %r1, -32;
setp.lt.s32	%p80, %r49, %r87;
and.pred %p81, %p80, %p8;
@!%p81 bra BB31_86;
bra.uni BB31_85;

BB31_85:
ld.shared.u64 %rd422, [%rd38+-256];
add.s64 %rd736, %rd422, %rd736;

BB31_86:
mov.u64 %rd735, %rd736;
bar.sync 0;
@%p63 bra BB31_88;

st.shared.u64 [%rd38], %rd735;

BB31_88:
setp.gt.s32	%p9, %r1, 63;
bar.sync 0;
add.s32 %r50, %r1, -64;
setp.lt.s32	%p83, %r50, %r87;
and.pred %p84, %p83, %p9;
@!%p84 bra BB31_90;
bra.uni BB31_89;

BB31_89:
ld.shared.u64 %rd423, [%rd38+-512];
add.s64 %rd735, %rd423, %rd735;

BB31_90:
mov.u64 %rd734, %rd735;
bar.sync 0;
@%p63 bra BB31_92;

st.shared.u64 [%rd38], %rd734;

BB31_92:
setp.gt.s32	%p10, %r1, 127;
bar.sync 0;
add.s32 %r51, %r1, -128;
setp.lt.s32	%p86, %r51, %r87;
and.pred %p87, %p86, %p10;
@!%p87 bra BB31_94;
bra.uni BB31_93;

BB31_93:
ld.shared.u64 %rd424, [%rd38+-1024];
add.s64 %rd734, %rd424, %rd734;

BB31_94:
bar.sync 0;
@%p63 bra BB31_96;

st.shared.u64 [%rd38], %rd734;

BB31_96:
setp.lt.s32	%p11, %r1, %r87;
bar.sync 0;
add.s32 %r52, %r87, -1;
mul.wide.s32 %rd428, %r52, 8;
add.s64 %rd429, %rd670, %rd428;
ld.shared.u64 %rd744, [%rd429];
not.pred %p89, %p11;
or.pred %p91, %p1, %p89;
selp.b64	%rd667, %rd40, %rd734, %p11;
@%p91 bra BB31_98;

ld.shared.u64 %rd667, [%rd38+-8];

BB31_98:
bar.sync 0;
@%p63 bra BB31_100;

st.shared.u64 [%rd38], %rd667;

BB31_100:
bar.sync 0;

BB31_122:
mov.u64 %rd743, %rd744;
@%p56 bra BB31_124;

ld.shared.u64 %rd669, [%rd38];

BB31_124:
add.u64 %rd440, %SP, 0;
cvta.to.local.u64 %rd122, %rd440;
bar.sync 0;
mul.wide.s32 %rd441, %r5, 8;
add.s64 %rd124, %rd122, %rd441;
setp.ge.u64	%p103, %rd122, %rd124;
@%p103 bra BB31_126;

ld.local.u64 %rd444, [%rd122];
add.s64 %rd669, %rd444, %rd669;
add.s64 %rd448, %rd317, %rd319;
mul.lo.s32 %r53, %r1, 3;
mul.wide.s32 %rd449, %r53, 8;
add.s64 %rd450, %rd448, %rd449;
st.shared.u64 [%rd450], %rd669;

BB31_126:
add.s64 %rd127, %rd122, 8;
setp.ge.u64	%p104, %rd127, %rd124;
@%p104 bra BB31_128;

ld.local.u64 %rd453, [%rd122+8];
add.s64 %rd669, %rd453, %rd669;
add.s64 %rd457, %rd317, %rd319;
mul.lo.s32 %r54, %r1, 3;
mul.wide.s32 %rd458, %r54, 8;
add.s64 %rd459, %rd457, %rd458;
st.shared.u64 [%rd459+8], %rd669;

BB31_128:
add.s64 %rd460, %rd127, 8;
setp.ge.u64	%p105, %rd460, %rd124;
@%p105 bra BB31_130;

ld.local.u64 %rd463, [%rd122+16];
add.s64 %rd464, %rd463, %rd669;
add.s64 %rd468, %rd317, %rd319;
mul.lo.s32 %r55, %r1, 3;
mul.wide.s32 %rd469, %r55, 8;
add.s64 %rd470, %rd468, %rd469;
st.shared.u64 [%rd470+16], %rd464;

BB31_130:
bar.sync 0;
@%p45 bra BB31_141;
bra.uni BB31_131;

BB31_141:
add.s64 %rd485, %rd43, %rd321;
ld.shared.u64 %rd486, [%rd38];
ld.shared.u64 %rd487, [%rd38+2048];
ld.shared.u64 %rd488, [%rd38+4096];
st.global.u64 [%rd485], %rd486;
st.global.u64 [%rd485+2048], %rd487;
st.global.u64 [%rd485+4096], %rd488;
bra.uni BB31_142;

BB31_131:
mov.u64 %rd671, %rd35;
setp.ge.u64	%p106, %rd670, %rd74;
mov.u64 %rd676, %rd43;
@%p106 bra BB31_142;

BB31_132:
mov.u64 %rd134, %rd676;
sub.s64 %rd135, %rd62, %rd671;
setp.gt.s64	%p107, %rd135, 6136;
shl.b64 %rd474, %rd63, 3;
add.s64 %rd136, %rd670, %rd474;
add.s64 %rd137, %rd134, %rd474;
@%p107 bra BB31_139;
bra.uni BB31_133;

BB31_139:
ld.shared.u64 %rd481, [%rd136];
ld.shared.u64 %rd482, [%rd136+2048];
ld.shared.u64 %rd483, [%rd136+4096];
st.global.u64 [%rd137], %rd481;
st.global.u64 [%rd137+2048], %rd482;
st.global.u64 [%rd137+4096], %rd483;
bra.uni BB31_140;

BB31_133:
shr.s64 %rd138, %rd135, 3;
setp.ge.s64	%p108, %rd63, %rd138;
@%p108 bra BB31_135;

ld.shared.u64 %rd476, [%rd136];
st.global.u64 [%rd137], %rd476;

BB31_135:
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd477, %r56;
setp.ge.s64	%p109, %rd477, %rd138;
@%p109 bra BB31_137;

ld.shared.u64 %rd478, [%rd136+2048];
st.global.u64 [%rd137+2048], %rd478;

BB31_137:
add.s32 %r57, %r1, 512;
cvt.s64.s32	%rd479, %r57;
setp.ge.s64	%p110, %rd479, %rd138;
@%p110 bra BB31_140;

ld.shared.u64 %rd480, [%rd136+4096];
st.global.u64 [%rd137+4096], %rd480;

BB31_140:
add.s64 %rd670, %rd670, 6144;
add.s64 %rd671, %rd671, 6144;
add.s64 %rd141, %rd134, 6144;
setp.lt.u64	%p111, %rd670, %rd74;
mov.u64 %rd676, %rd141;
@%p111 bra BB31_132;

BB31_142:
bar.sync 0;
add.s64 %rd693, %rd42, 6144;
add.s64 %rd677, %rd43, 6144;
add.s64 %rd662, %rd41, 6144;
mov.u64 %rd686, %rd662;
sub.s64 %rd489, %rd662, %rd31;
setp.lt.s64	%p112, %rd489, 0;
@%p112 bra BB31_29;
bra.uni BB31_259;

BB31_143:
setp.gt.s64	%p113, %rd36, -1;
@%p113 bra BB31_259;

mov.u64 %rd672, %rd686;
mul.wide.s32 %rd490, %r1, 8;
add.s64 %rd148, %rd35, %rd490;
mov.u64 %rd675, %rd677;
mov.u64 %rd684, %rd686;
mov.u64 %rd691, %rd693;
mov.u64 %rd731, %rd743;

BB31_145:
mov.u64 %rd150, %rd731;
mov.u64 %rd689, %rd691;
mov.u64 %rd152, %rd689;
mov.u64 %rd682, %rd684;
mov.u64 %rd151, %rd682;
mov.u64 %rd149, %rd672;
sub.s64 %rd491, %rd31, %rd149;
shr.u64 %rd492, %rd491, 3;
cvt.u32.u64	%r58, %rd492;
mov.u32 %r59, 768;
min.s32 %r9, %r58, %r59;
setp.eq.s32	%p114, %r9, 768;
@%p114 bra BB31_157;
bra.uni BB31_146;

BB31_157:
mul.wide.s32 %rd520, %r1, 8;
add.s64 %rd521, %rd152, %rd520;
ld.global.u64 %rd522, [%rd521];
st.u64 [%rd148], %rd522;
ld.global.u64 %rd523, [%rd521+2048];
st.u64 [%rd148+2048], %rd523;
ld.global.u64 %rd524, [%rd521+4096];
st.u64 [%rd148+4096], %rd524;
mov.u64 %rd694, 768;
bra.uni BB31_158;

BB31_146:
cvt.s64.s32	%rd694, %r9;
setp.lt.s32	%p115, %r9, 1;
@%p115 bra BB31_158;

mov.u64 %rd679, %rd35;
mov.u64 %rd678, %rd151;
mov.u64 %rd683, %rd151;
mov.u64 %rd690, %rd152;

BB31_148:
mov.u64 %rd160, %rd690;
mov.u64 %rd159, %rd683;
mov.u64 %rd157, %rd678;
mul.wide.s32 %rd493, %r9, 8;
add.s64 %rd494, %rd151, %rd493;
sub.s64 %rd161, %rd494, %rd157;
setp.gt.s64	%p116, %rd161, 6136;
@%p116 bra BB31_155;
bra.uni BB31_149;

BB31_155:
add.s64 %rd511, %rd160, %rd490;
ld.global.u64 %rd512, [%rd511];
add.s64 %rd513, %rd679, %rd490;
st.u64 [%rd513], %rd512;
ld.global.u64 %rd514, [%rd511+2048];
st.u64 [%rd513+2048], %rd514;
ld.global.u64 %rd515, [%rd511+4096];
st.u64 [%rd513+4096], %rd515;
bra.uni BB31_156;

BB31_149:
shr.s64 %rd162, %rd161, 3;
cvt.s64.s32	%rd495, %r1;
setp.ge.s64	%p117, %rd495, %rd162;
@%p117 bra BB31_151;

add.s64 %rd497, %rd160, %rd490;
ld.global.u64 %rd498, [%rd497];
add.s64 %rd499, %rd679, %rd490;
st.u64 [%rd499], %rd498;

BB31_151:
add.s32 %r60, %r1, 256;
cvt.s64.s32	%rd500, %r60;
setp.ge.s64	%p118, %rd500, %rd162;
@%p118 bra BB31_153;

add.s64 %rd502, %rd160, %rd490;
ld.global.u64 %rd503, [%rd502+2048];
add.s64 %rd504, %rd679, %rd490;
st.u64 [%rd504+2048], %rd503;

BB31_153:
add.s32 %r61, %r1, 512;
cvt.s64.s32	%rd505, %r61;
setp.ge.s64	%p119, %rd505, %rd162;
@%p119 bra BB31_156;

add.s64 %rd507, %rd160, %rd490;
ld.global.u64 %rd508, [%rd507+4096];
add.s64 %rd509, %rd679, %rd490;
st.u64 [%rd509+4096], %rd508;

BB31_156:
add.s64 %rd164, %rd160, 6144;
add.s64 %rd679, %rd679, 6144;
add.s64 %rd678, %rd159, 6144;
mov.u64 %rd166, %rd678;
sub.s64 %rd518, %rd678, %rd494;
setp.lt.s64	%p120, %rd518, 0;
mov.u64 %rd683, %rd166;
mov.u64 %rd690, %rd164;
@%p120 bra BB31_148;

BB31_158:
bar.sync 0;
shl.b64 %rd525, %rd694, 3;
add.s64 %rd169, %rd35, %rd525;
and.b64 %rd526, %rd694, 2305843009213693951;
cvt.u32.u64	%r10, %rd694;
mul.wide.s32 %rd527, %r1, -3;
add.s64 %rd528, %rd526, %rd527;
cvt.u32.u64	%r62, %rd528;
mov.u32 %r63, 3;
min.s32 %r11, %r62, %r63;
mov.u32 %r64, 0;
max.s32 %r12, %r11, %r64;
setp.gt.u32	%p121, %r12, 2;
@%p121 bra BB31_165;
bra.uni BB31_159;

BB31_165:
mul.lo.s32 %r68, %r1, 3;
mul.wide.s32 %rd541, %r68, 8;
add.s64 %rd542, %rd35, %rd541;
ld.u64 %rd543, [%rd542];
add.u64 %rd544, %SP, 0;
cvta.to.local.u64 %rd545, %rd544;
st.local.u64 [%rd545], %rd543;
ld.u64 %rd546, [%rd542+8];
st.local.u64 [%rd545+8], %rd546;
ld.u64 %rd547, [%rd542+16];
st.local.u64 [%rd545+16], %rd547;
bra.uni BB31_166;

BB31_159:
add.u64 %rd529, %SP, 0;
cvta.to.local.u64 %rd695, %rd529;
setp.lt.s32	%p122, %r11, 1;
@%p122 bra BB31_161;

mul.lo.s32 %r65, %r1, 3;
mul.wide.s32 %rd530, %r65, 8;
add.s64 %rd531, %rd35, %rd530;
ld.u64 %rd532, [%rd531];
cvta.to.local.u64 %rd534, %rd529;
st.local.u64 [%rd534], %rd532;
add.s64 %rd695, %rd534, 8;

BB31_161:
setp.lt.s32	%p123, %r12, 2;
@%p123 bra BB31_163;

mul.lo.s32 %r66, %r1, 3;
mul.wide.s32 %rd535, %r66, 8;
add.s64 %rd536, %rd35, %rd535;
ld.u64 %rd537, [%rd536+8];
st.local.u64 [%rd695], %rd537;
add.s64 %rd695, %rd695, 8;

BB31_163:
setp.lt.s32	%p124, %r12, 3;
@%p124 bra BB31_166;

mul.lo.s32 %r67, %r1, 3;
mul.wide.s32 %rd538, %r67, 8;
add.s64 %rd539, %rd35, %rd538;
ld.u64 %rd540, [%rd539+16];
st.local.u64 [%rd695], %rd540;

BB31_166:
setp.eq.s32	%p125, %r12, 0;
@%p125 bra BB31_171;

add.u64 %rd549, %SP, 0;
cvta.to.local.u64 %rd550, %rd549;
ld.local.u64 %rd745, [%rd550];
mul.wide.u32 %rd551, %r12, 8;
add.s64 %rd552, %rd551, 34359738360;
shr.u64 %rd553, %rd552, 3;
cvt.u32.u64	%r13, %rd553;
setp.lt.s32	%p126, %r13, 1;
@%p126 bra BB31_169;

ld.local.u64 %rd556, [%rd550+8];
add.s64 %rd745, %rd556, %rd745;

BB31_169:
setp.lt.s32	%p127, %r13, 2;
@%p127 bra BB31_171;

ld.local.u64 %rd559, [%rd550+16];
add.s64 %rd745, %rd559, %rd745;

BB31_171:
bar.sync 0;
@%p125 bra BB31_173;

st.u64 [%rd148], %rd745;

BB31_173:
bar.sync 0;
setp.gt.s32	%p129, %r10, 767;
mov.u32 %r88, 256;
@%p129 bra BB31_175;

add.s32 %r70, %r10, 2;
mul.hi.s32 %r71, %r70, 1431655766;
shr.u32 %r72, %r71, 31;
add.s32 %r88, %r71, %r72;

BB31_175:
setp.eq.s32	%p130, %r88, 256;
@%p130 bra BB31_217;
bra.uni BB31_176;

BB31_217:
@%p24 bra BB31_219;

ld.u64 %rd572, [%rd35];
add.s64 %rd573, %rd572, %rd150;
st.u64 [%rd35], %rd573;

BB31_219:
setp.lt.s32	%p22, %r1, 1;
ld.u64 %rd697, [%rd148];
bar.sync 0;
@%p22 bra BB31_221;

ld.u64 %rd574, [%rd148+-8];
add.s64 %rd697, %rd574, %rd697;

BB31_221:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p163, %r1, 2;
@%p163 bra BB31_223;

ld.u64 %rd575, [%rd148+-16];
add.s64 %rd697, %rd575, %rd697;

BB31_223:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p164, %r1, 4;
@%p164 bra BB31_225;

ld.u64 %rd576, [%rd148+-32];
add.s64 %rd697, %rd576, %rd697;

BB31_225:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p165, %r1, 8;
@%p165 bra BB31_227;

ld.u64 %rd577, [%rd148+-64];
add.s64 %rd697, %rd577, %rd697;

BB31_227:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p166, %r1, 16;
@%p166 bra BB31_229;

ld.u64 %rd578, [%rd148+-128];
add.s64 %rd697, %rd578, %rd697;

BB31_229:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p167, %r1, 32;
@%p167 bra BB31_231;

ld.u64 %rd579, [%rd148+-256];
add.s64 %rd697, %rd579, %rd697;

BB31_231:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p168, %r1, 64;
@%p168 bra BB31_233;

ld.u64 %rd580, [%rd148+-512];
add.s64 %rd697, %rd580, %rd697;

BB31_233:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
setp.lt.s32	%p169, %r1, 128;
@%p169 bra BB31_235;

ld.u64 %rd581, [%rd148+-1024];
add.s64 %rd697, %rd581, %rd697;

BB31_235:
bar.sync 0;
st.u64 [%rd148], %rd697;
bar.sync 0;
ld.u64 %rd732, [%rd35+2040];
mov.u64 %rd721, %rd150;
@%p1 bra BB31_237;

ld.u64 %rd721, [%rd148+-8];

BB31_237:
bar.sync 0;
st.u64 [%rd148], %rd721;
bar.sync 0;
bra.uni BB31_238;

BB31_176:
@%p24 bra BB31_178;

ld.u64 %rd560, [%rd35];
add.s64 %rd561, %rd560, %rd150;
st.u64 [%rd35], %rd561;

BB31_178:
setp.ge.s32	%p132, %r1, %r88;
mov.u64 %rd730, %rd150;
@%p132 bra BB31_180;

ld.u64 %rd181, [%rd148];
mov.u64 %rd730, %rd181;

BB31_180:
mov.u64 %rd713, %rd730;
mov.u64 %rd729, %rd713;
bar.sync 0;
setp.le.s32	%p133, %r1, %r88;
setp.gt.s32	%p134, %r1, 0;
and.pred %p135, %p133, %p134;
@!%p135 bra BB31_182;
bra.uni BB31_181;

BB31_181:
ld.u64 %rd562, [%rd148+-8];
add.s64 %rd729, %rd562, %rd729;

BB31_182:
mov.u64 %rd728, %rd729;
bar.sync 0;
@%p132 bra BB31_184;

st.u64 [%rd148], %rd728;

BB31_184:
setp.gt.s32	%p14, %r1, 1;
bar.sync 0;
add.s32 %r73, %r1, -2;
setp.lt.s32	%p137, %r73, %r88;
and.pred %p138, %p137, %p14;
@!%p138 bra BB31_186;
bra.uni BB31_185;

BB31_185:
ld.u64 %rd563, [%rd148+-16];
add.s64 %rd728, %rd563, %rd728;

BB31_186:
mov.u64 %rd727, %rd728;
bar.sync 0;
@%p132 bra BB31_188;

st.u64 [%rd148], %rd727;

BB31_188:
setp.gt.s32	%p15, %r1, 3;
bar.sync 0;
add.s32 %r74, %r1, -4;
setp.lt.s32	%p140, %r74, %r88;
and.pred %p141, %p140, %p15;
@!%p141 bra BB31_190;
bra.uni BB31_189;

BB31_189:
ld.u64 %rd564, [%rd148+-32];
add.s64 %rd727, %rd564, %rd727;

BB31_190:
mov.u64 %rd726, %rd727;
bar.sync 0;
@%p132 bra BB31_192;

st.u64 [%rd148], %rd726;

BB31_192:
setp.gt.s32	%p16, %r1, 7;
bar.sync 0;
add.s32 %r75, %r1, -8;
setp.lt.s32	%p143, %r75, %r88;
and.pred %p144, %p143, %p16;
@!%p144 bra BB31_194;
bra.uni BB31_193;

BB31_193:
ld.u64 %rd565, [%rd148+-64];
add.s64 %rd726, %rd565, %rd726;

BB31_194:
mov.u64 %rd725, %rd726;
bar.sync 0;
@%p132 bra BB31_196;

st.u64 [%rd148], %rd725;

BB31_196:
setp.gt.s32	%p17, %r1, 15;
bar.sync 0;
add.s32 %r76, %r1, -16;
setp.lt.s32	%p146, %r76, %r88;
and.pred %p147, %p146, %p17;
@!%p147 bra BB31_198;
bra.uni BB31_197;

BB31_197:
ld.u64 %rd566, [%rd148+-128];
add.s64 %rd725, %rd566, %rd725;

BB31_198:
mov.u64 %rd724, %rd725;
bar.sync 0;
@%p132 bra BB31_200;

st.u64 [%rd148], %rd724;

BB31_200:
setp.gt.s32	%p18, %r1, 31;
bar.sync 0;
add.s32 %r77, %r1, -32;
setp.lt.s32	%p149, %r77, %r88;
and.pred %p150, %p149, %p18;
@!%p150 bra BB31_202;
bra.uni BB31_201;

BB31_201:
ld.u64 %rd567, [%rd148+-256];
add.s64 %rd724, %rd567, %rd724;

BB31_202:
mov.u64 %rd723, %rd724;
bar.sync 0;
@%p132 bra BB31_204;

st.u64 [%rd148], %rd723;

BB31_204:
setp.gt.s32	%p19, %r1, 63;
bar.sync 0;
add.s32 %r78, %r1, -64;
setp.lt.s32	%p152, %r78, %r88;
and.pred %p153, %p152, %p19;
@!%p153 bra BB31_206;
bra.uni BB31_205;

BB31_205:
ld.u64 %rd568, [%rd148+-512];
add.s64 %rd723, %rd568, %rd723;

BB31_206:
mov.u64 %rd722, %rd723;
bar.sync 0;
@%p132 bra BB31_208;

st.u64 [%rd148], %rd722;

BB31_208:
setp.gt.s32	%p20, %r1, 127;
bar.sync 0;
add.s32 %r79, %r1, -128;
setp.lt.s32	%p155, %r79, %r88;
and.pred %p156, %p155, %p20;
@!%p156 bra BB31_210;
bra.uni BB31_209;

BB31_209:
ld.u64 %rd569, [%rd148+-1024];
add.s64 %rd722, %rd569, %rd722;

BB31_210:
bar.sync 0;
@%p132 bra BB31_212;

st.u64 [%rd148], %rd722;

BB31_212:
setp.lt.s32	%p21, %r1, %r88;
bar.sync 0;
add.s32 %r80, %r88, -1;
mul.wide.s32 %rd570, %r80, 8;
add.s64 %rd571, %rd35, %rd570;
ld.u64 %rd732, [%rd571];
not.pred %p158, %p21;
or.pred %p160, %p1, %p158;
selp.b64	%rd696, %rd150, %rd722, %p21;
@%p160 bra BB31_214;

ld.u64 %rd696, [%rd148+-8];

BB31_214:
bar.sync 0;
@%p132 bra BB31_216;

st.u64 [%rd148], %rd696;

BB31_216:
bar.sync 0;

BB31_238:
mov.u64 %rd731, %rd732;
@%p125 bra BB31_240;

ld.u64 %rd745, [%rd148];

BB31_240:
add.u64 %rd582, %SP, 0;
cvta.to.local.u64 %rd226, %rd582;
bar.sync 0;
mul.wide.s32 %rd583, %r12, 8;
add.s64 %rd228, %rd226, %rd583;
setp.ge.u64	%p172, %rd226, %rd228;
@%p172 bra BB31_242;

ld.local.u64 %rd586, [%rd226];
add.s64 %rd745, %rd586, %rd745;
mul.lo.s32 %r81, %r1, 3;
mul.wide.s32 %rd587, %r81, 8;
add.s64 %rd588, %rd35, %rd587;
st.u64 [%rd588], %rd745;

BB31_242:
add.s64 %rd231, %rd226, 8;
setp.ge.u64	%p173, %rd231, %rd228;
@%p173 bra BB31_244;

ld.local.u64 %rd591, [%rd226+8];
add.s64 %rd745, %rd591, %rd745;
mul.lo.s32 %r82, %r1, 3;
mul.wide.s32 %rd592, %r82, 8;
add.s64 %rd593, %rd35, %rd592;
st.u64 [%rd593+8], %rd745;

BB31_244:
add.s64 %rd594, %rd231, 8;
setp.ge.u64	%p174, %rd594, %rd228;
@%p174 bra BB31_246;

ld.local.u64 %rd597, [%rd226+16];
add.s64 %rd598, %rd597, %rd745;
mul.lo.s32 %r83, %r1, 3;
mul.wide.s32 %rd599, %r83, 8;
add.s64 %rd600, %rd35, %rd599;
st.u64 [%rd600+16], %rd598;

BB31_246:
bar.sync 0;
@%p114 bra BB31_257;
bra.uni BB31_247;

BB31_257:
mul.wide.s32 %rd613, %r1, 8;
add.s64 %rd614, %rd675, %rd613;
ld.u64 %rd615, [%rd148];
st.global.u64 [%rd614], %rd615;
ld.u64 %rd616, [%rd148+2048];
st.global.u64 [%rd614+2048], %rd616;
ld.u64 %rd617, [%rd148+4096];
st.global.u64 [%rd614+4096], %rd617;
bra.uni BB31_258;

BB31_247:
mov.u64 %rd746, 0;
setp.ge.u64	%p175, %rd35, %rd169;
mov.u64 %rd747, %rd490;
@%p175 bra BB31_258;

BB31_248:
mov.u64 %rd236, %rd747;
add.s64 %rd602, %rd35, %rd746;
sub.s64 %rd237, %rd169, %rd602;
setp.gt.s64	%p176, %rd237, 6136;
add.s64 %rd238, %rd35, %rd236;
add.s64 %rd239, %rd675, %rd236;
@%p176 bra BB31_255;
bra.uni BB31_249;

BB31_255:
ld.u64 %rd609, [%rd238];
st.global.u64 [%rd239], %rd609;
ld.u64 %rd610, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd610;
ld.u64 %rd611, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd611;
bra.uni BB31_256;

BB31_249:
shr.s64 %rd240, %rd237, 3;
cvt.s64.s32	%rd603, %r1;
setp.ge.s64	%p177, %rd603, %rd240;
@%p177 bra BB31_251;

ld.u64 %rd604, [%rd238];
st.global.u64 [%rd239], %rd604;

BB31_251:
add.s32 %r84, %r1, 256;
cvt.s64.s32	%rd605, %r84;
setp.ge.s64	%p178, %rd605, %rd240;
@%p178 bra BB31_253;

ld.u64 %rd606, [%rd238+2048];
st.global.u64 [%rd239+2048], %rd606;

BB31_253:
add.s32 %r85, %r1, 512;
cvt.s64.s32	%rd607, %r85;
setp.ge.s64	%p179, %rd607, %rd240;
@%p179 bra BB31_256;

ld.u64 %rd608, [%rd238+4096];
st.global.u64 [%rd239+4096], %rd608;

BB31_256:
add.s64 %rd241, %rd236, 6144;
add.s64 %rd746, %rd746, 6144;
add.s64 %rd612, %rd35, %rd746;
setp.lt.u64	%p180, %rd612, %rd169;
mov.u64 %rd747, %rd241;
@%p180 bra BB31_248;

BB31_258:
bar.sync 0;
add.s64 %rd691, %rd152, 6144;
add.s64 %rd675, %rd675, 6144;
add.s64 %rd672, %rd151, 6144;
mov.u64 %rd684, %rd672;
sub.s64 %rd618, %rd672, %rd31;
setp.lt.s64	%p181, %rd618, 0;
@%p181 bra BB31_145;

BB31_259:
@%p24 bra BB31_275;


	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r86, 1, 0, p; 
} 


	setp.eq.s32	%p183, %r86, 0;
@%p183 bra BB31_274;

mov.u64 %rd620, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd621, %rd620;
sub.s64 %rd248, %rd35, %rd621;
setp.eq.s64	%p184, %rd35, 0;
@%p184 bra BB31_275;

add.s64 %rd622, %rd248, -16;
add.s64 %rd624, %rd620, %rd622;
add.s64 %rd250, %rd621, %rd622;
ld.shared.u8 %rs30, [%rd624];
or.b16 %rs31, %rs30, 1;
st.shared.u8 [%rd624], %rs31;
ld.shared.u64 %rd251, [%rd624+8];
setp.eq.s64	%p185, %rd251, 0;
mov.u64 %rd751, %rd250;
@%p185 bra BB31_268;

mov.u64 %rd252, %rd250;
ld.u8 %rs32, [%rd251];
and.b16 %rs33, %rs32, 1;
setp.eq.b16	%p186, %rs33, 1;
mov.u64 %rd751, %rd252;
@!%p186 bra BB31_268;
bra.uni BB31_264;

BB31_264:
ld.u64 %rd254, [%rd251];
shr.u64 %rd255, %rd254, 1;
add.s64 %rd256, %rd251, 16;
add.s64 %rd257, %rd256, %rd255;
ld.shared.u64 %rd626, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p187, %rd257, %rd626;
mov.u64 %rd751, %rd251;
@%p187 bra BB31_268;

ld.u8 %rs34, [%rd257];
and.b16 %rs35, %rs34, 1;
setp.eq.b16	%p188, %rs35, 1;
mov.u64 %rd748, %rd251;
mov.u64 %rd751, %rd748;
@!%p188 bra BB31_268;
bra.uni BB31_266;

BB31_266:
ld.u64 %rd627, [%rd257];
shr.u64 %rd628, %rd627, 1;
add.s64 %rd629, %rd628, %rd255;
add.s64 %rd630, %rd629, 16;
shl.b64 %rd631, %rd630, 1;
and.b64 %rd632, %rd254, 1;
or.b64 %rd633, %rd631, %rd632;
st.u64 [%rd251], %rd633;
and.b64 %rd258, %rd630, 9223372036854775807;
add.s64 %rd634, %rd256, %rd258;
ld.shared.u64 %rd635, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p189, %rd634, %rd635;
mov.u64 %rd749, %rd251;
mov.u64 %rd751, %rd749;
@%p189 bra BB31_268;

add.s64 %rd636, %rd258, %rd256;
st.u64 [%rd636+8], %rd251;
mov.u64 %rd751, %rd251;

BB31_268:
ld.u64 %rd261, [%rd751];
shr.u64 %rd262, %rd261, 1;
add.s64 %rd263, %rd751, 16;
add.s64 %rd264, %rd263, %rd262;
ld.shared.u64 %rd637, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p190, %rd264, %rd637;
@%p190 bra BB31_272;

ld.u8 %rs36, [%rd264];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p191, %rs37, 1;
@!%p191 bra BB31_275;
bra.uni BB31_270;

BB31_270:
ld.u64 %rd638, [%rd264];
shr.u64 %rd639, %rd638, 1;
add.s64 %rd640, %rd639, %rd262;
add.s64 %rd641, %rd640, 16;
shl.b64 %rd642, %rd641, 1;
and.b64 %rd643, %rd261, 1;
or.b64 %rd644, %rd642, %rd643;
st.u64 [%rd751], %rd644;
and.b64 %rd265, %rd641, 9223372036854775807;
add.s64 %rd645, %rd263, %rd265;
ld.shared.u64 %rd646, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p192, %rd645, %rd646;
@%p192 bra BB31_275;

add.s64 %rd647, %rd265, %rd263;
st.u64 [%rd647+8], %rd751;
bra.uni BB31_275;

BB31_274:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB31_275:
bar.sync 0;

BB31_276:
ret;

BB31_272:
setp.lt.u64	%p193, %rd264, %rd751;
@%p193 bra BB31_275;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd751;
bra.uni BB31_275;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0[112]
)
.maxntid 128, 1, 1
{
.local .align 8 .b8 __local_depot32[72];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<486>;
.reg .b16 %rs<59>;
.reg .b32 %r<167>;
.reg .b64 %rd<1708>;


mov.u64 %rd1707, __local_depot32;
cvta.local.u64 %SP, %rd1707;
ld.param.v2.u32 {%r41, %r42}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+104];
ld.param.v2.u32 {%r43, %r44}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+96];
ld.param.u64 %rd708, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd707, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd706, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd704, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd703, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd710, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+72];
add.u64 %rd711, %SP, 0;
cvta.to.local.u64 %rd1, %rd711;
cvta.to.global.u64 %rd2, %rd710;
mov.u32 %r1, %tid.x;
setp.ne.s32	%p42, %r1, 0;
mov.u64 %rd712, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd713, %rd712;
setp.eq.s64	%p43, %rd713, 0;
or.pred %p44, %p42, %p43;
@%p44 bra BB32_2;

cvt.s64.s32	%rd714, %r43;
mov.u32 %r47, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r47;
mov.u64 %rd715, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd716, %rd715;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd716;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd714;

BB32_2:
bar.sync 0;
mov.u32 %r48, %ctaid.x;
add.s32 %r49, %r48, %r42;
cvt.s64.s32	%rd717, %r49;
mul.lo.s64 %rd718, %rd717, %rd706;
min.s64 %rd8, %rd708, %rd717;
add.s64 %rd719, %rd8, %rd718;
setp.lt.s64	%p45, %rd717, %rd708;
selp.u64	%rd720, 1, 0, %p45;
add.s64 %rd721, %rd720, %rd706;
add.s64 %rd722, %rd721, %rd719;
mul.lo.s64 %rd9, %rd719, %rd707;
mul.lo.s64 %rd723, %rd722, %rd707;
min.s64 %rd724, %rd723, %rd704;
shl.b64 %rd725, %rd724, 3;
add.s64 %rd10, %rd703, %rd725;
cvta.to.global.u64 %rd726, %rd703;
shl.b64 %rd727, %rd9, 3;
add.s64 %rd1509, %rd726, %rd727;
add.s64 %rd1502, %rd703, %rd727;
add.s64 %rd1493, %rd2, %rd727;
setp.eq.s32	%p46, %r49, 0;
@%p46 bra BB32_382;

ld.param.u64 %rd1446, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+64];
cvta.to.global.u64 %rd728, %rd1446;
add.s32 %r52, %r49, -1;
mul.wide.s32 %rd729, %r52, 8;
add.s64 %rd730, %rd728, %rd729;
ld.global.u64 %rd1569, [%rd730];
bar.sync 0;
@%p42 bra BB32_24;

ld.shared.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
mov.u64 %rd1449, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1456, %rd1449;
setp.eq.s64	%p48, %rd16, %rd1456;
mov.u64 %rd1454, %rd16;
@%p48 bra BB32_8;

mov.u64 %rd1455, %rd1454;

BB32_6:
mov.u64 %rd1451, %rd1456;
mov.u64 %rd1454, %rd1455;
mov.u64 %rd1455, %rd1451;
ld.shared.u8 %rs27, [%rd1449];
and.b16 %rs28, %rs27, 1;
setp.eq.b16	%p49, %rs28, 1;
not.pred %p50, %p49;
ld.shared.u64 %rd21, [%rd1449];
setp.lt.u64	%p51, %rd21, 18432;
or.pred %p52, %p50, %p51;
@!%p52 bra BB32_8;
bra.uni BB32_7;

BB32_7:
shr.u64 %rd733, %rd21, 1;
add.s64 %rd734, %rd1449, %rd733;
add.s64 %rd1449, %rd734, 16;
add.s64 %rd735, %rd1455, %rd733;
add.s64 %rd1456, %rd735, 16;
setp.ne.s64	%p53, %rd1456, %rd16;
mov.u64 %rd1454, %rd1455;
@%p53 bra BB32_6;

BB32_8:
setp.eq.s64	%p55, %rd1454, %rd16;
mov.pred %p484, 0;
@%p55 bra BB32_10;

ld.u64 %rd737, [%rd1454];
shr.u64 %rd738, %rd737, 1;
add.s64 %rd739, %rd1454, %rd738;
add.s64 %rd1460, %rd739, 16;
setp.ne.s64	%p484, %rd1460, %rd16;

BB32_10:
@%p484 bra BB32_16;
bra.uni BB32_11;

BB32_16:
ld.u64 %rd32, [%rd1460];
and.b64 %rd754, %rd32, -32;
setp.eq.s64	%p59, %rd754, 18432;
cvt.u16.u64	%rs57, %rd32;
@%p59 bra BB32_19;

add.s64 %rd33, %rd1460, 16;
ld.u64 %rd755, [%rd1460+9232];
and.b64 %rd756, %rd755, 1;
add.s64 %rd757, %rd32, -18464;
and.b64 %rd758, %rd757, -2;
or.b64 %rd759, %rd756, %rd758;
st.u64 [%rd1460+9232], %rd759;
st.u64 [%rd1460+9240], %rd1460;
cvt.u16.u64	%rs30, %rd757;
or.b16 %rs31, %rs30, 1;
and.b64 %rd760, %rd32, 1;
or.b64 %rd761, %rd760, 18432;
st.u64 [%rd1460], %rd761;
st.u8 [%rd1460+9232], %rs31;
ld.u64 %rd762, [%rd1460+9232];
shr.u64 %rd34, %rd762, 1;
add.s64 %rd763, %rd34, %rd33;
add.s64 %rd764, %rd763, 9232;
ld.shared.u64 %rd765, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p60, %rd764, %rd765;
cvt.u16.u64	%rs32, %rd32;
and.b16 %rs57, %rs32, 1;
@%p60 bra BB32_19;

add.s64 %rd766, %rd33, 9216;
st.u64 [%rd763+9240], %rd766;
ld.u8 %rs57, [%rd1460];

BB32_19:
and.b16 %rs33, %rs57, 254;
st.u8 [%rd1460], %rs33;
bra.uni BB32_20;

BB32_382:
sub.s64 %rd1086, %rd1502, %rd10;
setp.gt.s64	%p265, %rd1086, -1;
@%p265 bra BB32_764;

ld.global.u64 %rd1698, [%rd1509];
bar.sync 0;
@%p42 bra BB32_385;

st.global.u64 [%rd1493], %rd1698;

BB32_385:
setp.eq.s32	%p21, %r1, 0;
bar.sync 0;
@!%p21 bra BB32_406;
bra.uni BB32_386;

BB32_386:
ld.shared.u64 %rd358, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
mov.u64 %rd1578, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1585, %rd1578;
setp.eq.s64	%p267, %rd358, %rd1585;
mov.u64 %rd1583, %rd358;
@%p267 bra BB32_390;

mov.u64 %rd1584, %rd1583;

BB32_388:
mov.u64 %rd1580, %rd1585;
mov.u64 %rd1583, %rd1584;
mov.u64 %rd1584, %rd1580;
ld.shared.u8 %rs42, [%rd1578];
and.b16 %rs43, %rs42, 1;
setp.eq.b16	%p268, %rs43, 1;
not.pred %p269, %p268;
ld.shared.u64 %rd363, [%rd1578];
setp.lt.u64	%p270, %rd363, 18432;
or.pred %p271, %p269, %p270;
@!%p271 bra BB32_390;
bra.uni BB32_389;

BB32_389:
shr.u64 %rd1089, %rd363, 1;
add.s64 %rd1090, %rd1578, %rd1089;
add.s64 %rd1578, %rd1090, 16;
add.s64 %rd1091, %rd1584, %rd1089;
add.s64 %rd1585, %rd1091, 16;
setp.ne.s64	%p272, %rd1585, %rd358;
mov.u64 %rd1583, %rd1584;
@%p272 bra BB32_388;

BB32_390:
setp.eq.s64	%p274, %rd1583, %rd358;
mov.pred %p485, 0;
@%p274 bra BB32_392;

ld.u64 %rd1093, [%rd1583];
shr.u64 %rd1094, %rd1093, 1;
add.s64 %rd1095, %rd1583, %rd1094;
add.s64 %rd1589, %rd1095, 16;
setp.ne.s64	%p485, %rd1589, %rd358;

BB32_392:
@%p485 bra BB32_398;
bra.uni BB32_393;

BB32_398:
ld.u64 %rd374, [%rd1589];
and.b64 %rd1110, %rd374, -32;
setp.eq.s64	%p278, %rd1110, 18432;
cvt.u16.u64	%rs58, %rd374;
@%p278 bra BB32_401;

add.s64 %rd375, %rd1589, 16;
ld.u64 %rd1111, [%rd1589+9232];
and.b64 %rd1112, %rd1111, 1;
add.s64 %rd1113, %rd374, -18464;
and.b64 %rd1114, %rd1113, -2;
or.b64 %rd1115, %rd1112, %rd1114;
st.u64 [%rd1589+9232], %rd1115;
st.u64 [%rd1589+9240], %rd1589;
cvt.u16.u64	%rs45, %rd1113;
or.b16 %rs46, %rs45, 1;
and.b64 %rd1116, %rd374, 1;
or.b64 %rd1117, %rd1116, 18432;
st.u64 [%rd1589], %rd1117;
st.u8 [%rd1589+9232], %rs46;
ld.u64 %rd1118, [%rd1589+9232];
shr.u64 %rd376, %rd1118, 1;
add.s64 %rd1119, %rd376, %rd375;
add.s64 %rd1120, %rd1119, 9232;
ld.shared.u64 %rd1121, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p279, %rd1120, %rd1121;
cvt.u16.u64	%rs47, %rd374;
and.b16 %rs58, %rs47, 1;
@%p279 bra BB32_401;

add.s64 %rd1122, %rd375, 9216;
st.u64 [%rd1119+9240], %rd1122;
ld.u8 %rs58, [%rd1589];

BB32_401:
and.b16 %rs48, %rs58, 254;
st.u8 [%rd1589], %rs48;
bra.uni BB32_402;

BB32_11:
mov.u64 %rd741, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd742, %rd741;
sub.s64 %rd743, %rd16, %rd742;
add.s64 %rd744, %rd743, 9232;
ld.shared.u64 %rd745, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16];
setp.gt.u64	%p56, %rd744, %rd745;
mov.u64 %rd1458, -1;
mov.u64 %rd1459, %rd16;
@%p56 bra BB32_13;

add.s64 %rd27, %rd16, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd27;
mov.u64 %rd1458, %rd27;
mov.u64 %rd1459, %rd27;

BB32_13:
mov.u64 %rd28, %rd1459;
setp.eq.s64	%p57, %rd1458, -1;
@%p57 bra BB32_15;

mov.u64 %rd746, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd747, %rd746;
sub.s64 %rd748, %rd16, %rd747;
add.s64 %rd749, %rd746, %rd748;
ld.shared.u64 %rd750, [%rd749];
and.b64 %rd751, %rd750, 1;
or.b64 %rd752, %rd751, 18432;
st.shared.u64 [%rd749], %rd752;
st.shared.u64 [%rd749+8], %rd1454;
mov.u16 %rs29, 0;
st.shared.u8 [%rd749], %rs29;

BB32_15:
mov.u64 %rd1460, %rd16;
setp.eq.s64	%p58, %rd16, %rd28;
mov.u64 %rd1461, 0;
@%p58 bra BB32_21;

BB32_20:
add.s64 %rd1461, %rd1460, 16;

BB32_21:
mov.u64 %rd1462, %rd1461;
setp.ne.s64	%p61, %rd1461, 0;
@%p61 bra BB32_23;

mov.u64 %rd768, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd768;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1462, [retval0+0];


	}

BB32_23:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result], %rd1462;

BB32_24:
bar.sync 0;
ld.shared.u64 %rd41, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r53, 1, 0, p; 
} 


	setp.eq.s32	%p62, %r53, 0;
sub.s64 %rd42, %rd1502, %rd10;
@%p62 bra BB32_195;

setp.gt.s64	%p63, %rd42, -1;
@%p63 bra BB32_365;

mov.u64 %rd770, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd771, %rd770;
sub.s64 %rd772, %rd41, %rd771;
add.s64 %rd43, %rd770, %rd772;
mov.u64 %rd1463, %rd1502;
cvt.s64.s32	%rd46, %r1;
mul.wide.s32 %rd773, %r1, 8;
add.s64 %rd47, %rd43, %rd773;
mul.wide.s32 %rd48, %r1, -9;
mul.lo.s32 %r54, %r1, 9;
mul.wide.s32 %rd774, %r54, 8;
add.s64 %rd49, %rd43, %rd774;
add.s64 %rd50, %rd1, 8;
add.s32 %r55, %r1, 128;
cvt.s64.s32	%rd51, %r55;
add.s32 %r56, %r1, 256;
cvt.s64.s32	%rd52, %r56;
add.s32 %r57, %r1, 384;
cvt.s64.s32	%rd53, %r57;
add.s32 %r58, %r1, 512;
cvt.s64.s32	%rd54, %r58;
add.s32 %r59, %r1, 640;
cvt.s64.s32	%rd55, %r59;
add.s32 %r60, %r1, 768;
cvt.s64.s32	%rd56, %r60;
add.s32 %r61, %r1, 896;
cvt.s64.s32	%rd57, %r61;
add.s32 %r62, %r1, 1024;
cvt.s64.s32	%rd58, %r62;
add.s32 %r3, %r1, -2;

BB32_27:
mov.u64 %rd60, %rd1569;
mov.u64 %rd1504, %rd1509;
mov.u64 %rd62, %rd1504;
mov.u64 %rd1497, %rd1502;
mov.u64 %rd61, %rd1497;
mov.u64 %rd1490, %rd1493;
mov.u64 %rd63, %rd1490;
mov.u64 %rd59, %rd1463;
sub.s64 %rd775, %rd10, %rd59;
shr.u64 %rd776, %rd775, 3;
cvt.u32.u64	%r63, %rd776;
mov.u32 %r64, 1152;
min.s32 %r4, %r63, %r64;
setp.eq.s32	%p64, %r4, 1152;
@%p64 bra BB32_51;
bra.uni BB32_28;

BB32_51:
shl.b64 %rd799, %rd46, 3;
add.s64 %rd800, %rd62, %rd799;
ld.global.u64 %rd801, [%rd800];
ld.global.u64 %rd802, [%rd800+1024];
ld.global.u64 %rd803, [%rd800+2048];
ld.global.u64 %rd804, [%rd800+3072];
ld.global.u64 %rd805, [%rd800+4096];
ld.global.u64 %rd806, [%rd800+5120];
ld.global.u64 %rd807, [%rd800+6144];
ld.global.u64 %rd808, [%rd800+7168];
ld.global.u64 %rd809, [%rd800+8192];
st.shared.u64 [%rd47], %rd801;
st.shared.u64 [%rd47+1024], %rd802;
st.shared.u64 [%rd47+2048], %rd803;
st.shared.u64 [%rd47+3072], %rd804;
st.shared.u64 [%rd47+4096], %rd805;
st.shared.u64 [%rd47+5120], %rd806;
st.shared.u64 [%rd47+6144], %rd807;
st.shared.u64 [%rd47+7168], %rd808;
st.shared.u64 [%rd47+8192], %rd809;
mov.u64 %rd1466, 1152;
bra.uni BB32_52;

BB32_28:
cvt.s64.s32	%rd1466, %r4;
setp.lt.s32	%p65, %r4, 1;
@%p65 bra BB32_52;

shl.b64 %rd777, %rd1466, 3;
add.s64 %rd65, %rd61, %rd777;
mov.u64 %rd1465, %rd43;
mov.u64 %rd1464, %rd61;
mov.u64 %rd1501, %rd61;
mov.u64 %rd1508, %rd62;

BB32_30:
mov.u64 %rd71, %rd1508;
mov.u64 %rd70, %rd1501;
mov.u64 %rd68, %rd1464;
sub.s64 %rd72, %rd65, %rd68;
setp.gt.s64	%p66, %rd72, 9208;
shl.b64 %rd778, %rd46, 3;
add.s64 %rd73, %rd71, %rd778;
add.s64 %rd74, %rd1465, %rd778;
@%p66 bra BB32_49;
bra.uni BB32_31;

BB32_49:
ld.global.u64 %rd788, [%rd73];
ld.global.u64 %rd789, [%rd73+1024];
ld.global.u64 %rd790, [%rd73+2048];
ld.global.u64 %rd791, [%rd73+3072];
ld.global.u64 %rd792, [%rd73+4096];
ld.global.u64 %rd793, [%rd73+5120];
ld.global.u64 %rd794, [%rd73+6144];
ld.global.u64 %rd795, [%rd73+7168];
ld.global.u64 %rd796, [%rd73+8192];
st.shared.u64 [%rd74], %rd788;
st.shared.u64 [%rd74+1024], %rd789;
st.shared.u64 [%rd74+2048], %rd790;
st.shared.u64 [%rd74+3072], %rd791;
st.shared.u64 [%rd74+4096], %rd792;
st.shared.u64 [%rd74+5120], %rd793;
st.shared.u64 [%rd74+6144], %rd794;
st.shared.u64 [%rd74+7168], %rd795;
st.shared.u64 [%rd74+8192], %rd796;
bra.uni BB32_50;

BB32_31:
shr.s64 %rd75, %rd72, 3;
setp.ge.s64	%p67, %rd46, %rd75;
@%p67 bra BB32_33;

ld.global.u64 %rd779, [%rd73];
st.shared.u64 [%rd74], %rd779;

BB32_33:
setp.ge.s64	%p68, %rd51, %rd75;
@%p68 bra BB32_35;

ld.global.u64 %rd780, [%rd73+1024];
st.shared.u64 [%rd74+1024], %rd780;

BB32_35:
setp.ge.s64	%p69, %rd52, %rd75;
@%p69 bra BB32_37;

ld.global.u64 %rd781, [%rd73+2048];
st.shared.u64 [%rd74+2048], %rd781;

BB32_37:
setp.ge.s64	%p70, %rd53, %rd75;
@%p70 bra BB32_39;

ld.global.u64 %rd782, [%rd73+3072];
st.shared.u64 [%rd74+3072], %rd782;

BB32_39:
setp.ge.s64	%p71, %rd54, %rd75;
@%p71 bra BB32_41;

ld.global.u64 %rd783, [%rd73+4096];
st.shared.u64 [%rd74+4096], %rd783;

BB32_41:
setp.ge.s64	%p72, %rd55, %rd75;
@%p72 bra BB32_43;

ld.global.u64 %rd784, [%rd73+5120];
st.shared.u64 [%rd74+5120], %rd784;

BB32_43:
setp.ge.s64	%p73, %rd56, %rd75;
@%p73 bra BB32_45;

ld.global.u64 %rd785, [%rd73+6144];
st.shared.u64 [%rd74+6144], %rd785;

BB32_45:
setp.ge.s64	%p74, %rd57, %rd75;
@%p74 bra BB32_47;

ld.global.u64 %rd786, [%rd73+7168];
st.shared.u64 [%rd74+7168], %rd786;

BB32_47:
setp.ge.s64	%p75, %rd58, %rd75;
@%p75 bra BB32_50;

ld.global.u64 %rd787, [%rd73+8192];
st.shared.u64 [%rd74+8192], %rd787;

BB32_50:
add.s64 %rd76, %rd71, 9216;
add.s64 %rd1465, %rd1465, 9216;
add.s64 %rd1464, %rd70, 9216;
mov.u64 %rd78, %rd1464;
sub.s64 %rd797, %rd1464, %rd65;
setp.lt.s64	%p76, %rd797, 0;
mov.u64 %rd1501, %rd78;
mov.u64 %rd1508, %rd76;
@%p76 bra BB32_30;

BB32_52:
bar.sync 0;
shl.b64 %rd810, %rd1466, 3;
add.s64 %rd81, %rd41, %rd810;
and.b64 %rd811, %rd1466, 2305843009213693951;
cvt.u32.u64	%r5, %rd1466;
add.s64 %rd812, %rd811, %rd48;
cvt.u32.u64	%r65, %rd812;
mov.u32 %r66, 9;
min.s32 %r6, %r65, %r66;
mov.u32 %r67, 0;
max.s32 %r7, %r6, %r67;
setp.gt.u32	%p77, %r7, 8;
@%p77 bra BB32_71;
bra.uni BB32_53;

BB32_71:
ld.shared.u64 %rd822, [%rd49];
ld.shared.u64 %rd823, [%rd49+8];
ld.shared.u64 %rd824, [%rd49+16];
ld.shared.u64 %rd825, [%rd49+24];
ld.shared.u64 %rd826, [%rd49+32];
ld.shared.u64 %rd827, [%rd49+40];
ld.shared.u64 %rd828, [%rd49+48];
ld.shared.u64 %rd829, [%rd49+56];
ld.shared.u64 %rd830, [%rd49+64];
st.local.u64 [%rd1], %rd822;
st.local.u64 [%rd1+8], %rd823;
st.local.u64 [%rd1+16], %rd824;
st.local.u64 [%rd1+24], %rd825;
st.local.u64 [%rd1+32], %rd826;
st.local.u64 [%rd1+40], %rd827;
st.local.u64 [%rd1+48], %rd828;
st.local.u64 [%rd1+56], %rd829;
st.local.u64 [%rd1+64], %rd830;
bra.uni BB32_72;

BB32_53:
mov.u64 %rd82, %rd1;
setp.lt.s32	%p78, %r6, 1;
mov.u64 %rd1481, %rd82;
@%p78 bra BB32_55;

ld.shared.u64 %rd813, [%rd49];
st.local.u64 [%rd1], %rd813;
mov.u64 %rd1481, %rd50;

BB32_55:
mov.u64 %rd1467, %rd1481;
mov.u64 %rd1480, %rd1467;
setp.lt.s32	%p79, %r7, 2;
@%p79 bra BB32_57;

ld.shared.u64 %rd814, [%rd49+8];
st.local.u64 [%rd1480], %rd814;
add.s64 %rd1480, %rd1480, 8;

BB32_57:
mov.u64 %rd1479, %rd1480;
setp.lt.s32	%p80, %r7, 3;
@%p80 bra BB32_59;

ld.shared.u64 %rd815, [%rd49+16];
st.local.u64 [%rd1479], %rd815;
add.s64 %rd1479, %rd1479, 8;

BB32_59:
mov.u64 %rd1478, %rd1479;
setp.lt.s32	%p81, %r7, 4;
@%p81 bra BB32_61;

ld.shared.u64 %rd816, [%rd49+24];
st.local.u64 [%rd1478], %rd816;
add.s64 %rd1478, %rd1478, 8;

BB32_61:
mov.u64 %rd1477, %rd1478;
setp.lt.s32	%p82, %r7, 5;
@%p82 bra BB32_63;

ld.shared.u64 %rd817, [%rd49+32];
st.local.u64 [%rd1477], %rd817;
add.s64 %rd1477, %rd1477, 8;

BB32_63:
mov.u64 %rd1476, %rd1477;
setp.lt.s32	%p83, %r7, 6;
@%p83 bra BB32_65;

ld.shared.u64 %rd818, [%rd49+40];
st.local.u64 [%rd1476], %rd818;
add.s64 %rd1476, %rd1476, 8;

BB32_65:
mov.u64 %rd1475, %rd1476;
setp.lt.s32	%p84, %r7, 7;
@%p84 bra BB32_67;

ld.shared.u64 %rd819, [%rd49+48];
st.local.u64 [%rd1475], %rd819;
add.s64 %rd1475, %rd1475, 8;

BB32_67:
mov.u64 %rd1474, %rd1475;
setp.lt.s32	%p85, %r7, 8;
@%p85 bra BB32_69;

ld.shared.u64 %rd820, [%rd49+56];
st.local.u64 [%rd1474], %rd820;
add.s64 %rd1474, %rd1474, 8;

BB32_69:
setp.lt.s32	%p86, %r7, 9;
@%p86 bra BB32_72;

ld.shared.u64 %rd821, [%rd49+64];
st.local.u64 [%rd1474], %rd821;

BB32_72:
setp.eq.s32	%p87, %r7, 0;
@%p87 bra BB32_89;

ld.local.u64 %rd1484, [%rd1];
mul.wide.u32 %rd832, %r7, 8;
add.s64 %rd833, %rd832, 34359738360;
shr.u64 %rd834, %rd833, 3;
cvt.u32.u64	%r8, %rd834;
setp.lt.s32	%p88, %r8, 1;
@%p88 bra BB32_75;

ld.local.u64 %rd835, [%rd1+8];
add.s64 %rd1484, %rd835, %rd1484;

BB32_75:
setp.lt.s32	%p89, %r8, 2;
@%p89 bra BB32_77;

ld.local.u64 %rd836, [%rd1+16];
add.s64 %rd1484, %rd836, %rd1484;

BB32_77:
setp.lt.s32	%p90, %r8, 3;
@%p90 bra BB32_79;

ld.local.u64 %rd837, [%rd1+24];
add.s64 %rd1484, %rd837, %rd1484;

BB32_79:
setp.lt.s32	%p91, %r8, 4;
@%p91 bra BB32_81;

ld.local.u64 %rd838, [%rd1+32];
add.s64 %rd1484, %rd838, %rd1484;

BB32_81:
setp.lt.s32	%p92, %r8, 5;
@%p92 bra BB32_83;

ld.local.u64 %rd839, [%rd1+40];
add.s64 %rd1484, %rd839, %rd1484;

BB32_83:
setp.lt.s32	%p93, %r8, 6;
@%p93 bra BB32_85;

ld.local.u64 %rd840, [%rd1+48];
add.s64 %rd1484, %rd840, %rd1484;

BB32_85:
setp.lt.s32	%p94, %r8, 7;
@%p94 bra BB32_87;

ld.local.u64 %rd841, [%rd1+56];
add.s64 %rd1484, %rd841, %rd1484;

BB32_87:
setp.lt.s32	%p95, %r8, 8;
@%p95 bra BB32_89;

ld.local.u64 %rd842, [%rd1+64];
add.s64 %rd1484, %rd842, %rd1484;

BB32_89:
bar.sync 0;
@%p87 bra BB32_91;

st.shared.u64 [%rd47], %rd1484;

BB32_91:
bar.sync 0;
setp.gt.s32	%p97, %r5, 1151;
mov.u32 %r163, 128;
@%p97 bra BB32_93;

add.s32 %r69, %r5, 8;
mul.hi.s32 %r70, %r69, 954437177;
shr.u32 %r71, %r70, 31;
shr.s32 %r72, %r70, 1;
add.s32 %r163, %r72, %r71;

BB32_93:
setp.eq.s32	%p98, %r163, 128;
@%p98 bra BB32_131;
bra.uni BB32_94;

BB32_131:
@%p42 bra BB32_133;

ld.shared.u64 %rd854, [%rd43];
add.s64 %rd855, %rd854, %rd60;
st.shared.u64 [%rd43], %rd855;

BB32_133:
setp.lt.s32	%p10, %r1, 1;
ld.shared.u64 %rd1483, [%rd47];
bar.sync 0;
@%p10 bra BB32_135;

ld.shared.u64 %rd856, [%rd47+-8];
add.s64 %rd1483, %rd856, %rd1483;

BB32_135:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p128, %r1, 2;
@%p128 bra BB32_137;

ld.shared.u64 %rd857, [%rd47+-16];
add.s64 %rd1483, %rd857, %rd1483;

BB32_137:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p129, %r1, 4;
@%p129 bra BB32_139;

ld.shared.u64 %rd858, [%rd47+-32];
add.s64 %rd1483, %rd858, %rd1483;

BB32_139:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p130, %r1, 8;
@%p130 bra BB32_141;

ld.shared.u64 %rd859, [%rd47+-64];
add.s64 %rd1483, %rd859, %rd1483;

BB32_141:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p131, %r1, 16;
@%p131 bra BB32_143;

ld.shared.u64 %rd860, [%rd47+-128];
add.s64 %rd1483, %rd860, %rd1483;

BB32_143:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p132, %r1, 32;
@%p132 bra BB32_145;

ld.shared.u64 %rd861, [%rd47+-256];
add.s64 %rd1483, %rd861, %rd1483;

BB32_145:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
setp.lt.s32	%p133, %r1, 64;
@%p133 bra BB32_147;

ld.shared.u64 %rd862, [%rd47+-512];
add.s64 %rd1483, %rd862, %rd1483;

BB32_147:
bar.sync 0;
st.shared.u64 [%rd47], %rd1483;
bar.sync 0;
ld.shared.u64 %rd1570, [%rd43+1016];
setp.eq.s32	%p134, %r1, 0;
mov.u64 %rd1560, %rd60;
@%p134 bra BB32_149;

ld.shared.u64 %rd1560, [%rd47+-8];

BB32_149:
bar.sync 0;
st.shared.u64 [%rd47], %rd1560;
bar.sync 0;
bra.uni BB32_150;

BB32_94:
@%p42 bra BB32_96;

ld.shared.u64 %rd843, [%rd43];
add.s64 %rd844, %rd843, %rd60;
st.shared.u64 [%rd43], %rd844;

BB32_96:
setp.ge.s32	%p100, %r1, %r163;
mov.u64 %rd1568, %rd60;
@%p100 bra BB32_98;

ld.shared.u64 %rd116, [%rd47];
mov.u64 %rd1568, %rd116;

BB32_98:
mov.u64 %rd1533, %rd1568;
mov.u64 %rd1567, %rd1533;
bar.sync 0;
setp.le.s32	%p101, %r1, %r163;
setp.gt.s32	%p102, %r1, 0;
and.pred %p103, %p101, %p102;
@!%p103 bra BB32_100;
bra.uni BB32_99;

BB32_99:
ld.shared.u64 %rd845, [%rd47+-8];
add.s64 %rd1567, %rd845, %rd1567;

BB32_100:
mov.u64 %rd1566, %rd1567;
bar.sync 0;
@%p100 bra BB32_102;

st.shared.u64 [%rd47], %rd1566;

BB32_102:
setp.gt.s32	%p3, %r1, 1;
bar.sync 0;
setp.lt.s32	%p105, %r3, %r163;
and.pred %p106, %p105, %p3;
@!%p106 bra BB32_104;
bra.uni BB32_103;

BB32_103:
ld.shared.u64 %rd846, [%rd47+-16];
add.s64 %rd1566, %rd846, %rd1566;

BB32_104:
mov.u64 %rd1565, %rd1566;
bar.sync 0;
@%p100 bra BB32_106;

st.shared.u64 [%rd47], %rd1565;

BB32_106:
setp.gt.s32	%p4, %r1, 3;
bar.sync 0;
add.s32 %r73, %r3, -2;
setp.lt.s32	%p108, %r73, %r163;
and.pred %p109, %p108, %p4;
@!%p109 bra BB32_108;
bra.uni BB32_107;

BB32_107:
ld.shared.u64 %rd847, [%rd47+-32];
add.s64 %rd1565, %rd847, %rd1565;

BB32_108:
mov.u64 %rd1564, %rd1565;
bar.sync 0;
@%p100 bra BB32_110;

st.shared.u64 [%rd47], %rd1564;

BB32_110:
setp.gt.s32	%p5, %r1, 7;
bar.sync 0;
add.s32 %r74, %r3, -6;
setp.lt.s32	%p111, %r74, %r163;
and.pred %p112, %p111, %p5;
@!%p112 bra BB32_112;
bra.uni BB32_111;

BB32_111:
ld.shared.u64 %rd848, [%rd47+-64];
add.s64 %rd1564, %rd848, %rd1564;

BB32_112:
mov.u64 %rd1563, %rd1564;
bar.sync 0;
@%p100 bra BB32_114;

st.shared.u64 [%rd47], %rd1563;

BB32_114:
setp.gt.s32	%p6, %r1, 15;
bar.sync 0;
add.s32 %r75, %r3, -14;
setp.lt.s32	%p114, %r75, %r163;
and.pred %p115, %p114, %p6;
@!%p115 bra BB32_116;
bra.uni BB32_115;

BB32_115:
ld.shared.u64 %rd849, [%rd47+-128];
add.s64 %rd1563, %rd849, %rd1563;

BB32_116:
mov.u64 %rd1562, %rd1563;
bar.sync 0;
@%p100 bra BB32_118;

st.shared.u64 [%rd47], %rd1562;

BB32_118:
setp.gt.s32	%p7, %r1, 31;
bar.sync 0;
add.s32 %r76, %r3, -30;
setp.lt.s32	%p117, %r76, %r163;
and.pred %p118, %p117, %p7;
@!%p118 bra BB32_120;
bra.uni BB32_119;

BB32_119:
ld.shared.u64 %rd850, [%rd47+-256];
add.s64 %rd1562, %rd850, %rd1562;

BB32_120:
mov.u64 %rd1561, %rd1562;
bar.sync 0;
@%p100 bra BB32_122;

st.shared.u64 [%rd47], %rd1561;

BB32_122:
setp.gt.s32	%p8, %r1, 63;
bar.sync 0;
add.s32 %r77, %r3, -62;
setp.lt.s32	%p120, %r77, %r163;
and.pred %p121, %p120, %p8;
@!%p121 bra BB32_124;
bra.uni BB32_123;

BB32_123:
ld.shared.u64 %rd851, [%rd47+-512];
add.s64 %rd1561, %rd851, %rd1561;

BB32_124:
bar.sync 0;
@%p100 bra BB32_126;

st.shared.u64 [%rd47], %rd1561;

BB32_126:
setp.lt.s32	%p9, %r1, %r163;
bar.sync 0;
add.s32 %r78, %r163, -1;
mul.wide.s32 %rd852, %r78, 8;
add.s64 %rd853, %rd43, %rd852;
ld.shared.u64 %rd1570, [%rd853];
not.pred %p123, %p9;
setp.eq.s32	%p124, %r1, 0;
or.pred %p125, %p124, %p123;
selp.b64	%rd1482, %rd60, %rd1561, %p9;
@%p125 bra BB32_128;

ld.shared.u64 %rd1482, [%rd47+-8];

BB32_128:
bar.sync 0;
@%p100 bra BB32_130;

st.shared.u64 [%rd47], %rd1482;

BB32_130:
bar.sync 0;

BB32_150:
mov.u64 %rd1569, %rd1570;
@%p87 bra BB32_152;

ld.shared.u64 %rd1484, [%rd47];

BB32_152:
bar.sync 0;
mul.wide.s32 %rd863, %r7, 8;
add.s64 %rd157, %rd1, %rd863;
setp.ge.u64	%p136, %rd1, %rd157;
@%p136 bra BB32_154;

ld.local.u64 %rd864, [%rd1];
add.s64 %rd1484, %rd864, %rd1484;
st.shared.u64 [%rd49], %rd1484;

BB32_154:
setp.ge.u64	%p137, %rd50, %rd157;
@%p137 bra BB32_156;

ld.local.u64 %rd865, [%rd1+8];
add.s64 %rd1484, %rd865, %rd1484;
st.shared.u64 [%rd49+8], %rd1484;

BB32_156:
add.s64 %rd866, %rd50, 8;
setp.ge.u64	%p138, %rd866, %rd157;
@%p138 bra BB32_158;

ld.local.u64 %rd867, [%rd1+16];
add.s64 %rd1484, %rd867, %rd1484;
st.shared.u64 [%rd49+16], %rd1484;

BB32_158:
add.s64 %rd868, %rd50, 16;
setp.ge.u64	%p139, %rd868, %rd157;
@%p139 bra BB32_160;

ld.local.u64 %rd869, [%rd1+24];
add.s64 %rd1484, %rd869, %rd1484;
st.shared.u64 [%rd49+24], %rd1484;

BB32_160:
add.s64 %rd870, %rd50, 24;
setp.ge.u64	%p140, %rd870, %rd157;
@%p140 bra BB32_162;

ld.local.u64 %rd871, [%rd1+32];
add.s64 %rd1484, %rd871, %rd1484;
st.shared.u64 [%rd49+32], %rd1484;

BB32_162:
add.s64 %rd872, %rd50, 32;
setp.ge.u64	%p141, %rd872, %rd157;
@%p141 bra BB32_164;

ld.local.u64 %rd873, [%rd1+40];
add.s64 %rd1484, %rd873, %rd1484;
st.shared.u64 [%rd49+40], %rd1484;

BB32_164:
add.s64 %rd874, %rd50, 40;
setp.ge.u64	%p142, %rd874, %rd157;
@%p142 bra BB32_166;

ld.local.u64 %rd875, [%rd1+48];
add.s64 %rd1484, %rd875, %rd1484;
st.shared.u64 [%rd49+48], %rd1484;

BB32_166:
add.s64 %rd876, %rd50, 48;
setp.ge.u64	%p143, %rd876, %rd157;
@%p143 bra BB32_168;

ld.local.u64 %rd877, [%rd1+56];
add.s64 %rd1484, %rd877, %rd1484;
st.shared.u64 [%rd49+56], %rd1484;

BB32_168:
add.s64 %rd878, %rd50, 56;
setp.ge.u64	%p144, %rd878, %rd157;
@%p144 bra BB32_170;

ld.local.u64 %rd879, [%rd1+64];
add.s64 %rd880, %rd879, %rd1484;
st.shared.u64 [%rd49+64], %rd880;

BB32_170:
bar.sync 0;
@%p64 bra BB32_193;
bra.uni BB32_171;

BB32_193:
shl.b64 %rd901, %rd46, 3;
add.s64 %rd902, %rd63, %rd901;
ld.shared.u64 %rd903, [%rd47];
ld.shared.u64 %rd904, [%rd47+1024];
ld.shared.u64 %rd905, [%rd47+2048];
ld.shared.u64 %rd906, [%rd47+3072];
ld.shared.u64 %rd907, [%rd47+4096];
ld.shared.u64 %rd908, [%rd47+5120];
ld.shared.u64 %rd909, [%rd47+6144];
ld.shared.u64 %rd910, [%rd47+7168];
ld.shared.u64 %rd911, [%rd47+8192];
st.global.u64 [%rd902], %rd903;
st.global.u64 [%rd902+1024], %rd904;
st.global.u64 [%rd902+2048], %rd905;
st.global.u64 [%rd902+3072], %rd906;
st.global.u64 [%rd902+4096], %rd907;
st.global.u64 [%rd902+5120], %rd908;
st.global.u64 [%rd902+6144], %rd909;
st.global.u64 [%rd902+7168], %rd910;
st.global.u64 [%rd902+8192], %rd911;
bra.uni BB32_194;

BB32_171:
add.s64 %rd174, %rd43, %rd810;
mov.u64 %rd1486, %rd41;
mov.u64 %rd1485, %rd43;
setp.ge.u64	%p145, %rd43, %rd174;
mov.u64 %rd1492, %rd63;
@%p145 bra BB32_194;

BB32_172:
mov.u64 %rd179, %rd1492;
sub.s64 %rd180, %rd81, %rd1486;
setp.gt.s64	%p146, %rd180, 9208;
shl.b64 %rd882, %rd46, 3;
add.s64 %rd181, %rd1485, %rd882;
add.s64 %rd182, %rd179, %rd882;
@%p146 bra BB32_191;
bra.uni BB32_173;

BB32_191:
ld.shared.u64 %rd892, [%rd181];
ld.shared.u64 %rd893, [%rd181+1024];
ld.shared.u64 %rd894, [%rd181+2048];
ld.shared.u64 %rd895, [%rd181+3072];
ld.shared.u64 %rd896, [%rd181+4096];
ld.shared.u64 %rd897, [%rd181+5120];
ld.shared.u64 %rd898, [%rd181+6144];
ld.shared.u64 %rd899, [%rd181+7168];
ld.shared.u64 %rd900, [%rd181+8192];
st.global.u64 [%rd182], %rd892;
st.global.u64 [%rd182+1024], %rd893;
st.global.u64 [%rd182+2048], %rd894;
st.global.u64 [%rd182+3072], %rd895;
st.global.u64 [%rd182+4096], %rd896;
st.global.u64 [%rd182+5120], %rd897;
st.global.u64 [%rd182+6144], %rd898;
st.global.u64 [%rd182+7168], %rd899;
st.global.u64 [%rd182+8192], %rd900;
bra.uni BB32_192;

BB32_173:
shr.s64 %rd183, %rd180, 3;
setp.ge.s64	%p147, %rd46, %rd183;
@%p147 bra BB32_175;

ld.shared.u64 %rd883, [%rd181];
st.global.u64 [%rd182], %rd883;

BB32_175:
setp.ge.s64	%p148, %rd51, %rd183;
@%p148 bra BB32_177;

ld.shared.u64 %rd884, [%rd181+1024];
st.global.u64 [%rd182+1024], %rd884;

BB32_177:
setp.ge.s64	%p149, %rd52, %rd183;
@%p149 bra BB32_179;

ld.shared.u64 %rd885, [%rd181+2048];
st.global.u64 [%rd182+2048], %rd885;

BB32_179:
setp.ge.s64	%p150, %rd53, %rd183;
@%p150 bra BB32_181;

ld.shared.u64 %rd886, [%rd181+3072];
st.global.u64 [%rd182+3072], %rd886;

BB32_181:
setp.ge.s64	%p151, %rd54, %rd183;
@%p151 bra BB32_183;

ld.shared.u64 %rd887, [%rd181+4096];
st.global.u64 [%rd182+4096], %rd887;

BB32_183:
setp.ge.s64	%p152, %rd55, %rd183;
@%p152 bra BB32_185;

ld.shared.u64 %rd888, [%rd181+5120];
st.global.u64 [%rd182+5120], %rd888;

BB32_185:
setp.ge.s64	%p153, %rd56, %rd183;
@%p153 bra BB32_187;

ld.shared.u64 %rd889, [%rd181+6144];
st.global.u64 [%rd182+6144], %rd889;

BB32_187:
setp.ge.s64	%p154, %rd57, %rd183;
@%p154 bra BB32_189;

ld.shared.u64 %rd890, [%rd181+7168];
st.global.u64 [%rd182+7168], %rd890;

BB32_189:
setp.ge.s64	%p155, %rd58, %rd183;
@%p155 bra BB32_192;

ld.shared.u64 %rd891, [%rd181+8192];
st.global.u64 [%rd182+8192], %rd891;

BB32_192:
add.s64 %rd1485, %rd1485, 9216;
add.s64 %rd1486, %rd1486, 9216;
add.s64 %rd186, %rd179, 9216;
setp.lt.u64	%p156, %rd1485, %rd174;
mov.u64 %rd1492, %rd186;
@%p156 bra BB32_172;

BB32_194:
bar.sync 0;
add.s64 %rd1509, %rd62, 9216;
add.s64 %rd1493, %rd63, 9216;
add.s64 %rd1463, %rd61, 9216;
mov.u64 %rd1502, %rd1463;
sub.s64 %rd912, %rd1463, %rd10;
setp.lt.s64	%p157, %rd912, 0;
@%p157 bra BB32_27;
bra.uni BB32_365;

BB32_195:
setp.gt.s64	%p158, %rd42, -1;
@%p158 bra BB32_365;

mov.u32 %r161, %ctaid.x;
mov.u64 %rd1488, %rd1502;
cvt.s64.s32	%rd193, %r1;
mul.wide.s32 %rd206, %r1, 8;
add.s64 %rd194, %rd41, %rd206;
mul.wide.s32 %rd195, %r1, -9;
mul.lo.s32 %r79, %r1, 9;
mul.wide.s32 %rd914, %r79, 8;
add.s64 %rd196, %rd41, %rd914;
add.s64 %rd197, %rd1, 8;
add.s32 %r80, %r1, 128;
cvt.s64.s32	%rd198, %r80;
add.s32 %r81, %r1, 256;
cvt.s64.s32	%rd199, %r81;
add.s32 %r82, %r1, 384;
cvt.s64.s32	%rd200, %r82;
add.s32 %r83, %r1, 512;
cvt.s64.s32	%rd201, %r83;
add.s32 %r84, %r1, 640;
cvt.s64.s32	%rd202, %r84;
add.s32 %r85, %r1, 768;
cvt.s64.s32	%rd203, %r85;
add.s32 %r86, %r1, 896;
cvt.s64.s32	%rd204, %r86;
add.s32 %r87, %r1, 1024;
cvt.s64.s32	%rd205, %r87;
add.s32 %r11, %r1, -2;
add.s32 %r89, %r42, %r161;
cvt.s64.s32	%rd915, %r89;
mul.lo.s64 %rd916, %rd706, %rd915;
add.s64 %rd917, %rd8, %rd916;
mul.lo.s64 %rd918, %rd707, %rd917;
add.s64 %rd207, %rd918, %rd193;
mov.u64 %rd1487, 0;
mov.u64 %rd1491, %rd1493;
mov.u64 %rd1500, %rd1502;
mov.u64 %rd1507, %rd1509;
mov.u64 %rd1558, %rd1569;

BB32_197:
mov.u64 %rd210, %rd1558;
mov.u64 %rd1505, %rd1507;
mov.u64 %rd212, %rd1505;
mov.u64 %rd1498, %rd1500;
mov.u64 %rd211, %rd1498;
mov.u64 %rd209, %rd1488;
sub.s64 %rd919, %rd10, %rd209;
shr.u64 %rd920, %rd919, 3;
cvt.u32.u64	%r90, %rd920;
mov.u32 %r91, 1152;
min.s32 %r12, %r90, %r91;
setp.eq.s32	%p159, %r12, 1152;
@%p159 bra BB32_221;
bra.uni BB32_198;

BB32_221:
shl.b64 %rd943, %rd193, 3;
add.s64 %rd944, %rd212, %rd943;
ld.global.u64 %rd945, [%rd944];
st.u64 [%rd194], %rd945;
ld.global.u64 %rd946, [%rd944+1024];
st.u64 [%rd194+1024], %rd946;
ld.global.u64 %rd947, [%rd944+2048];
st.u64 [%rd194+2048], %rd947;
ld.global.u64 %rd948, [%rd944+3072];
st.u64 [%rd194+3072], %rd948;
ld.global.u64 %rd949, [%rd944+4096];
st.u64 [%rd194+4096], %rd949;
ld.global.u64 %rd950, [%rd944+5120];
st.u64 [%rd194+5120], %rd950;
ld.global.u64 %rd951, [%rd944+6144];
st.u64 [%rd194+6144], %rd951;
ld.global.u64 %rd952, [%rd944+7168];
st.u64 [%rd194+7168], %rd952;
ld.global.u64 %rd953, [%rd944+8192];
st.u64 [%rd194+8192], %rd953;
mov.u64 %rd1510, 1152;
bra.uni BB32_222;

BB32_198:
cvt.s64.s32	%rd1510, %r12;
setp.lt.s32	%p160, %r12, 1;
@%p160 bra BB32_222;

shl.b64 %rd921, %rd1510, 3;
add.s64 %rd215, %rd211, %rd921;
mov.u64 %rd1495, %rd41;
mov.u64 %rd1494, %rd211;
mov.u64 %rd1499, %rd211;
mov.u64 %rd1506, %rd212;

BB32_200:
mov.u64 %rd221, %rd1506;
mov.u64 %rd220, %rd1499;
mov.u64 %rd218, %rd1494;
sub.s64 %rd222, %rd215, %rd218;
setp.gt.s64	%p161, %rd222, 9208;
shl.b64 %rd922, %rd193, 3;
add.s64 %rd223, %rd221, %rd922;
add.s64 %rd224, %rd1495, %rd922;
@%p161 bra BB32_219;
bra.uni BB32_201;

BB32_219:
ld.global.u64 %rd932, [%rd223];
st.u64 [%rd224], %rd932;
ld.global.u64 %rd933, [%rd223+1024];
st.u64 [%rd224+1024], %rd933;
ld.global.u64 %rd934, [%rd223+2048];
st.u64 [%rd224+2048], %rd934;
ld.global.u64 %rd935, [%rd223+3072];
st.u64 [%rd224+3072], %rd935;
ld.global.u64 %rd936, [%rd223+4096];
st.u64 [%rd224+4096], %rd936;
ld.global.u64 %rd937, [%rd223+5120];
st.u64 [%rd224+5120], %rd937;
ld.global.u64 %rd938, [%rd223+6144];
st.u64 [%rd224+6144], %rd938;
ld.global.u64 %rd939, [%rd223+7168];
st.u64 [%rd224+7168], %rd939;
ld.global.u64 %rd940, [%rd223+8192];
st.u64 [%rd224+8192], %rd940;
bra.uni BB32_220;

BB32_201:
shr.s64 %rd225, %rd222, 3;
setp.ge.s64	%p162, %rd193, %rd225;
@%p162 bra BB32_203;

ld.global.u64 %rd923, [%rd223];
st.u64 [%rd224], %rd923;

BB32_203:
setp.ge.s64	%p163, %rd198, %rd225;
@%p163 bra BB32_205;

ld.global.u64 %rd924, [%rd223+1024];
st.u64 [%rd224+1024], %rd924;

BB32_205:
setp.ge.s64	%p164, %rd199, %rd225;
@%p164 bra BB32_207;

ld.global.u64 %rd925, [%rd223+2048];
st.u64 [%rd224+2048], %rd925;

BB32_207:
setp.ge.s64	%p165, %rd200, %rd225;
@%p165 bra BB32_209;

ld.global.u64 %rd926, [%rd223+3072];
st.u64 [%rd224+3072], %rd926;

BB32_209:
setp.ge.s64	%p166, %rd201, %rd225;
@%p166 bra BB32_211;

ld.global.u64 %rd927, [%rd223+4096];
st.u64 [%rd224+4096], %rd927;

BB32_211:
setp.ge.s64	%p167, %rd202, %rd225;
@%p167 bra BB32_213;

ld.global.u64 %rd928, [%rd223+5120];
st.u64 [%rd224+5120], %rd928;

BB32_213:
setp.ge.s64	%p168, %rd203, %rd225;
@%p168 bra BB32_215;

ld.global.u64 %rd929, [%rd223+6144];
st.u64 [%rd224+6144], %rd929;

BB32_215:
setp.ge.s64	%p169, %rd204, %rd225;
@%p169 bra BB32_217;

ld.global.u64 %rd930, [%rd223+7168];
st.u64 [%rd224+7168], %rd930;

BB32_217:
setp.ge.s64	%p170, %rd205, %rd225;
@%p170 bra BB32_220;

ld.global.u64 %rd931, [%rd223+8192];
st.u64 [%rd224+8192], %rd931;

BB32_220:
add.s64 %rd226, %rd221, 9216;
add.s64 %rd1495, %rd1495, 9216;
add.s64 %rd1494, %rd220, 9216;
mov.u64 %rd228, %rd1494;
sub.s64 %rd941, %rd1494, %rd215;
setp.lt.s64	%p171, %rd941, 0;
mov.u64 %rd1499, %rd228;
mov.u64 %rd1506, %rd226;
@%p171 bra BB32_200;

BB32_222:
bar.sync 0;
shl.b64 %rd954, %rd1510, 3;
add.s64 %rd231, %rd41, %rd954;
and.b64 %rd955, %rd1510, 2305843009213693951;
cvt.u32.u64	%r13, %rd1510;
add.s64 %rd956, %rd955, %rd195;
cvt.u32.u64	%r92, %rd956;
mov.u32 %r93, 9;
min.s32 %r14, %r92, %r93;
mov.u32 %r94, 0;
max.s32 %r15, %r14, %r94;
setp.gt.u32	%p172, %r15, 8;
@%p172 bra BB32_241;
bra.uni BB32_223;

BB32_241:
ld.u64 %rd966, [%rd196];
st.local.u64 [%rd1], %rd966;
ld.u64 %rd967, [%rd196+8];
st.local.u64 [%rd1+8], %rd967;
ld.u64 %rd968, [%rd196+16];
st.local.u64 [%rd1+16], %rd968;
ld.u64 %rd969, [%rd196+24];
st.local.u64 [%rd1+24], %rd969;
ld.u64 %rd970, [%rd196+32];
st.local.u64 [%rd1+32], %rd970;
ld.u64 %rd971, [%rd196+40];
st.local.u64 [%rd1+40], %rd971;
ld.u64 %rd972, [%rd196+48];
st.local.u64 [%rd1+48], %rd972;
ld.u64 %rd973, [%rd196+56];
st.local.u64 [%rd1+56], %rd973;
ld.u64 %rd974, [%rd196+64];
st.local.u64 [%rd1+64], %rd974;
bra.uni BB32_242;

BB32_223:
mov.u64 %rd232, %rd1;
setp.lt.s32	%p173, %r14, 1;
mov.u64 %rd1525, %rd232;
@%p173 bra BB32_225;

ld.u64 %rd957, [%rd196];
st.local.u64 [%rd1], %rd957;
mov.u64 %rd1525, %rd197;

BB32_225:
mov.u64 %rd1511, %rd1525;
mov.u64 %rd1524, %rd1511;
setp.lt.s32	%p174, %r15, 2;
@%p174 bra BB32_227;

ld.u64 %rd958, [%rd196+8];
st.local.u64 [%rd1524], %rd958;
add.s64 %rd1524, %rd1524, 8;

BB32_227:
mov.u64 %rd1523, %rd1524;
setp.lt.s32	%p175, %r15, 3;
@%p175 bra BB32_229;

ld.u64 %rd959, [%rd196+16];
st.local.u64 [%rd1523], %rd959;
add.s64 %rd1523, %rd1523, 8;

BB32_229:
mov.u64 %rd1522, %rd1523;
setp.lt.s32	%p176, %r15, 4;
@%p176 bra BB32_231;

ld.u64 %rd960, [%rd196+24];
st.local.u64 [%rd1522], %rd960;
add.s64 %rd1522, %rd1522, 8;

BB32_231:
mov.u64 %rd1521, %rd1522;
setp.lt.s32	%p177, %r15, 5;
@%p177 bra BB32_233;

ld.u64 %rd961, [%rd196+32];
st.local.u64 [%rd1521], %rd961;
add.s64 %rd1521, %rd1521, 8;

BB32_233:
mov.u64 %rd1520, %rd1521;
setp.lt.s32	%p178, %r15, 6;
@%p178 bra BB32_235;

ld.u64 %rd962, [%rd196+40];
st.local.u64 [%rd1520], %rd962;
add.s64 %rd1520, %rd1520, 8;

BB32_235:
mov.u64 %rd1519, %rd1520;
setp.lt.s32	%p179, %r15, 7;
@%p179 bra BB32_237;

ld.u64 %rd963, [%rd196+48];
st.local.u64 [%rd1519], %rd963;
add.s64 %rd1519, %rd1519, 8;

BB32_237:
mov.u64 %rd1518, %rd1519;
setp.lt.s32	%p180, %r15, 8;
@%p180 bra BB32_239;

ld.u64 %rd964, [%rd196+56];
st.local.u64 [%rd1518], %rd964;
add.s64 %rd1518, %rd1518, 8;

BB32_239:
setp.lt.s32	%p181, %r15, 9;
@%p181 bra BB32_242;

ld.u64 %rd965, [%rd196+64];
st.local.u64 [%rd1518], %rd965;

BB32_242:
setp.eq.s32	%p182, %r15, 0;
@%p182 bra BB32_259;

ld.local.u64 %rd1571, [%rd1];
mul.wide.u32 %rd976, %r15, 8;
add.s64 %rd977, %rd976, 34359738360;
shr.u64 %rd978, %rd977, 3;
cvt.u32.u64	%r16, %rd978;
setp.lt.s32	%p183, %r16, 1;
@%p183 bra BB32_245;

ld.local.u64 %rd979, [%rd1+8];
add.s64 %rd1571, %rd979, %rd1571;

BB32_245:
setp.lt.s32	%p184, %r16, 2;
@%p184 bra BB32_247;

ld.local.u64 %rd980, [%rd1+16];
add.s64 %rd1571, %rd980, %rd1571;

BB32_247:
setp.lt.s32	%p185, %r16, 3;
@%p185 bra BB32_249;

ld.local.u64 %rd981, [%rd1+24];
add.s64 %rd1571, %rd981, %rd1571;

BB32_249:
setp.lt.s32	%p186, %r16, 4;
@%p186 bra BB32_251;

ld.local.u64 %rd982, [%rd1+32];
add.s64 %rd1571, %rd982, %rd1571;

BB32_251:
setp.lt.s32	%p187, %r16, 5;
@%p187 bra BB32_253;

ld.local.u64 %rd983, [%rd1+40];
add.s64 %rd1571, %rd983, %rd1571;

BB32_253:
setp.lt.s32	%p188, %r16, 6;
@%p188 bra BB32_255;

ld.local.u64 %rd984, [%rd1+48];
add.s64 %rd1571, %rd984, %rd1571;

BB32_255:
setp.lt.s32	%p189, %r16, 7;
@%p189 bra BB32_257;

ld.local.u64 %rd985, [%rd1+56];
add.s64 %rd1571, %rd985, %rd1571;

BB32_257:
setp.lt.s32	%p190, %r16, 8;
@%p190 bra BB32_259;

ld.local.u64 %rd986, [%rd1+64];
add.s64 %rd1571, %rd986, %rd1571;

BB32_259:
bar.sync 0;
@%p182 bra BB32_261;

st.u64 [%rd194], %rd1571;

BB32_261:
bar.sync 0;
setp.gt.s32	%p192, %r13, 1151;
mov.u32 %r164, 128;
@%p192 bra BB32_263;

add.s32 %r96, %r13, 8;
mul.hi.s32 %r97, %r96, 954437177;
shr.u32 %r98, %r97, 31;
shr.s32 %r99, %r97, 1;
add.s32 %r164, %r99, %r98;

BB32_263:
setp.eq.s32	%p193, %r164, 128;
@%p193 bra BB32_301;
bra.uni BB32_264;

BB32_301:
@%p42 bra BB32_303;

ld.u64 %rd998, [%rd41];
add.s64 %rd999, %rd998, %rd210;
st.u64 [%rd41], %rd999;

BB32_303:
setp.lt.s32	%p19, %r1, 1;
ld.u64 %rd1527, [%rd194];
bar.sync 0;
@%p19 bra BB32_305;

ld.u64 %rd1000, [%rd194+-8];
add.s64 %rd1527, %rd1000, %rd1527;

BB32_305:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p223, %r1, 2;
@%p223 bra BB32_307;

ld.u64 %rd1001, [%rd194+-16];
add.s64 %rd1527, %rd1001, %rd1527;

BB32_307:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p224, %r1, 4;
@%p224 bra BB32_309;

ld.u64 %rd1002, [%rd194+-32];
add.s64 %rd1527, %rd1002, %rd1527;

BB32_309:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p225, %r1, 8;
@%p225 bra BB32_311;

ld.u64 %rd1003, [%rd194+-64];
add.s64 %rd1527, %rd1003, %rd1527;

BB32_311:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p226, %r1, 16;
@%p226 bra BB32_313;

ld.u64 %rd1004, [%rd194+-128];
add.s64 %rd1527, %rd1004, %rd1527;

BB32_313:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p227, %r1, 32;
@%p227 bra BB32_315;

ld.u64 %rd1005, [%rd194+-256];
add.s64 %rd1527, %rd1005, %rd1527;

BB32_315:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
setp.lt.s32	%p228, %r1, 64;
@%p228 bra BB32_317;

ld.u64 %rd1006, [%rd194+-512];
add.s64 %rd1527, %rd1006, %rd1527;

BB32_317:
bar.sync 0;
st.u64 [%rd194], %rd1527;
bar.sync 0;
ld.u64 %rd1559, [%rd41+1016];
setp.eq.s32	%p229, %r1, 0;
mov.u64 %rd1549, %rd210;
@%p229 bra BB32_319;

ld.u64 %rd1549, [%rd194+-8];

BB32_319:
bar.sync 0;
st.u64 [%rd194], %rd1549;
bar.sync 0;
bra.uni BB32_320;

BB32_264:
@%p42 bra BB32_266;

ld.u64 %rd987, [%rd41];
add.s64 %rd988, %rd987, %rd210;
st.u64 [%rd41], %rd988;

BB32_266:
setp.ge.s32	%p195, %r1, %r164;
mov.u64 %rd1557, %rd210;
@%p195 bra BB32_268;

ld.u64 %rd266, [%rd194];
mov.u64 %rd1557, %rd266;

BB32_268:
mov.u64 %rd1542, %rd1557;
mov.u64 %rd1556, %rd1542;
bar.sync 0;
setp.le.s32	%p196, %r1, %r164;
setp.gt.s32	%p197, %r1, 0;
and.pred %p198, %p196, %p197;
@!%p198 bra BB32_270;
bra.uni BB32_269;

BB32_269:
ld.u64 %rd989, [%rd194+-8];
add.s64 %rd1556, %rd989, %rd1556;

BB32_270:
mov.u64 %rd1555, %rd1556;
bar.sync 0;
@%p195 bra BB32_272;

st.u64 [%rd194], %rd1555;

BB32_272:
setp.gt.s32	%p12, %r1, 1;
bar.sync 0;
setp.lt.s32	%p200, %r11, %r164;
and.pred %p201, %p200, %p12;
@!%p201 bra BB32_274;
bra.uni BB32_273;

BB32_273:
ld.u64 %rd990, [%rd194+-16];
add.s64 %rd1555, %rd990, %rd1555;

BB32_274:
mov.u64 %rd1554, %rd1555;
bar.sync 0;
@%p195 bra BB32_276;

st.u64 [%rd194], %rd1554;

BB32_276:
setp.gt.s32	%p13, %r1, 3;
bar.sync 0;
add.s32 %r100, %r11, -2;
setp.lt.s32	%p203, %r100, %r164;
and.pred %p204, %p203, %p13;
@!%p204 bra BB32_278;
bra.uni BB32_277;

BB32_277:
ld.u64 %rd991, [%rd194+-32];
add.s64 %rd1554, %rd991, %rd1554;

BB32_278:
mov.u64 %rd1553, %rd1554;
bar.sync 0;
@%p195 bra BB32_280;

st.u64 [%rd194], %rd1553;

BB32_280:
setp.gt.s32	%p14, %r1, 7;
bar.sync 0;
add.s32 %r101, %r11, -6;
setp.lt.s32	%p206, %r101, %r164;
and.pred %p207, %p206, %p14;
@!%p207 bra BB32_282;
bra.uni BB32_281;

BB32_281:
ld.u64 %rd992, [%rd194+-64];
add.s64 %rd1553, %rd992, %rd1553;

BB32_282:
mov.u64 %rd1552, %rd1553;
bar.sync 0;
@%p195 bra BB32_284;

st.u64 [%rd194], %rd1552;

BB32_284:
setp.gt.s32	%p15, %r1, 15;
bar.sync 0;
add.s32 %r102, %r11, -14;
setp.lt.s32	%p209, %r102, %r164;
and.pred %p210, %p209, %p15;
@!%p210 bra BB32_286;
bra.uni BB32_285;

BB32_285:
ld.u64 %rd993, [%rd194+-128];
add.s64 %rd1552, %rd993, %rd1552;

BB32_286:
mov.u64 %rd1551, %rd1552;
bar.sync 0;
@%p195 bra BB32_288;

st.u64 [%rd194], %rd1551;

BB32_288:
setp.gt.s32	%p16, %r1, 31;
bar.sync 0;
add.s32 %r103, %r11, -30;
setp.lt.s32	%p212, %r103, %r164;
and.pred %p213, %p212, %p16;
@!%p213 bra BB32_290;
bra.uni BB32_289;

BB32_289:
ld.u64 %rd994, [%rd194+-256];
add.s64 %rd1551, %rd994, %rd1551;

BB32_290:
mov.u64 %rd1550, %rd1551;
bar.sync 0;
@%p195 bra BB32_292;

st.u64 [%rd194], %rd1550;

BB32_292:
setp.gt.s32	%p17, %r1, 63;
bar.sync 0;
add.s32 %r104, %r11, -62;
setp.lt.s32	%p215, %r104, %r164;
and.pred %p216, %p215, %p17;
@!%p216 bra BB32_294;
bra.uni BB32_293;

BB32_293:
ld.u64 %rd995, [%rd194+-512];
add.s64 %rd1550, %rd995, %rd1550;

BB32_294:
bar.sync 0;
@%p195 bra BB32_296;

st.u64 [%rd194], %rd1550;

BB32_296:
setp.lt.s32	%p18, %r1, %r164;
bar.sync 0;
add.s32 %r105, %r164, -1;
mul.wide.s32 %rd996, %r105, 8;
add.s64 %rd997, %rd41, %rd996;
ld.u64 %rd1559, [%rd997];
not.pred %p218, %p18;
setp.eq.s32	%p219, %r1, 0;
or.pred %p220, %p219, %p218;
selp.b64	%rd1526, %rd210, %rd1550, %p18;
@%p220 bra BB32_298;

ld.u64 %rd1526, [%rd194+-8];

BB32_298:
bar.sync 0;
@%p195 bra BB32_300;

st.u64 [%rd194], %rd1526;

BB32_300:
bar.sync 0;

BB32_320:
mov.u64 %rd1558, %rd1559;
@%p182 bra BB32_322;

ld.u64 %rd1571, [%rd194];

BB32_322:
bar.sync 0;
mul.wide.s32 %rd1007, %r15, 8;
add.s64 %rd307, %rd1, %rd1007;
setp.ge.u64	%p231, %rd1, %rd307;
@%p231 bra BB32_324;

ld.local.u64 %rd1008, [%rd1];
add.s64 %rd1571, %rd1008, %rd1571;
st.u64 [%rd196], %rd1571;

BB32_324:
setp.ge.u64	%p232, %rd197, %rd307;
@%p232 bra BB32_326;

ld.local.u64 %rd1009, [%rd1+8];
add.s64 %rd1571, %rd1009, %rd1571;
st.u64 [%rd196+8], %rd1571;

BB32_326:
add.s64 %rd1010, %rd197, 8;
setp.ge.u64	%p233, %rd1010, %rd307;
@%p233 bra BB32_328;

ld.local.u64 %rd1011, [%rd1+16];
add.s64 %rd1571, %rd1011, %rd1571;
st.u64 [%rd196+16], %rd1571;

BB32_328:
add.s64 %rd1012, %rd197, 16;
setp.ge.u64	%p234, %rd1012, %rd307;
@%p234 bra BB32_330;

ld.local.u64 %rd1013, [%rd1+24];
add.s64 %rd1571, %rd1013, %rd1571;
st.u64 [%rd196+24], %rd1571;

BB32_330:
add.s64 %rd1014, %rd197, 24;
setp.ge.u64	%p235, %rd1014, %rd307;
@%p235 bra BB32_332;

ld.local.u64 %rd1015, [%rd1+32];
add.s64 %rd1571, %rd1015, %rd1571;
st.u64 [%rd196+32], %rd1571;

BB32_332:
add.s64 %rd1016, %rd197, 32;
setp.ge.u64	%p236, %rd1016, %rd307;
@%p236 bra BB32_334;

ld.local.u64 %rd1017, [%rd1+40];
add.s64 %rd1571, %rd1017, %rd1571;
st.u64 [%rd196+40], %rd1571;

BB32_334:
add.s64 %rd1018, %rd197, 40;
setp.ge.u64	%p237, %rd1018, %rd307;
@%p237 bra BB32_336;

ld.local.u64 %rd1019, [%rd1+48];
add.s64 %rd1571, %rd1019, %rd1571;
st.u64 [%rd196+48], %rd1571;

BB32_336:
add.s64 %rd1020, %rd197, 48;
setp.ge.u64	%p238, %rd1020, %rd307;
@%p238 bra BB32_338;

ld.local.u64 %rd1021, [%rd1+56];
add.s64 %rd1571, %rd1021, %rd1571;
st.u64 [%rd196+56], %rd1571;

BB32_338:
add.s64 %rd1022, %rd197, 56;
setp.ge.u64	%p239, %rd1022, %rd307;
@%p239 bra BB32_340;

ld.local.u64 %rd1023, [%rd1+64];
add.s64 %rd1024, %rd1023, %rd1571;
st.u64 [%rd196+64], %rd1024;

BB32_340:
bar.sync 0;
@%p159 bra BB32_363;
bra.uni BB32_341;

BB32_363:
shl.b64 %rd1045, %rd193, 3;
add.s64 %rd1046, %rd1491, %rd1045;
ld.u64 %rd1047, [%rd194];
st.global.u64 [%rd1046], %rd1047;
ld.u64 %rd1048, [%rd194+1024];
st.global.u64 [%rd1046+1024], %rd1048;
ld.u64 %rd1049, [%rd194+2048];
st.global.u64 [%rd1046+2048], %rd1049;
ld.u64 %rd1050, [%rd194+3072];
st.global.u64 [%rd1046+3072], %rd1050;
ld.u64 %rd1051, [%rd194+4096];
st.global.u64 [%rd1046+4096], %rd1051;
ld.u64 %rd1052, [%rd194+5120];
st.global.u64 [%rd1046+5120], %rd1052;
ld.u64 %rd1053, [%rd194+6144];
st.global.u64 [%rd1046+6144], %rd1053;
ld.u64 %rd1054, [%rd194+7168];
st.global.u64 [%rd1046+7168], %rd1054;
ld.u64 %rd1055, [%rd194+8192];
st.global.u64 [%rd1046+8192], %rd1055;
bra.uni BB32_364;

BB32_341:
add.s64 %rd1025, %rd207, %rd1487;
shl.b64 %rd1026, %rd1025, 3;
add.s64 %rd1572, %rd2, %rd1026;
mov.u64 %rd1573, %rd41;
setp.ge.u64	%p240, %rd41, %rd231;
@%p240 bra BB32_364;

BB32_342:
sub.s64 %rd328, %rd231, %rd1573;
setp.gt.s64	%p241, %rd328, 9208;
add.s64 %rd329, %rd1573, %rd206;
@%p241 bra BB32_361;
bra.uni BB32_343;

BB32_361:
ld.u64 %rd1036, [%rd329];
st.global.u64 [%rd1572], %rd1036;
ld.u64 %rd1037, [%rd329+1024];
st.global.u64 [%rd1572+1024], %rd1037;
ld.u64 %rd1038, [%rd329+2048];
st.global.u64 [%rd1572+2048], %rd1038;
ld.u64 %rd1039, [%rd329+3072];
st.global.u64 [%rd1572+3072], %rd1039;
ld.u64 %rd1040, [%rd329+4096];
st.global.u64 [%rd1572+4096], %rd1040;
ld.u64 %rd1041, [%rd329+5120];
st.global.u64 [%rd1572+5120], %rd1041;
ld.u64 %rd1042, [%rd329+6144];
st.global.u64 [%rd1572+6144], %rd1042;
ld.u64 %rd1043, [%rd329+7168];
st.global.u64 [%rd1572+7168], %rd1043;
ld.u64 %rd1044, [%rd329+8192];
st.global.u64 [%rd1572+8192], %rd1044;
bra.uni BB32_362;

BB32_343:
shr.s64 %rd330, %rd328, 3;
setp.ge.s64	%p242, %rd193, %rd330;
@%p242 bra BB32_345;

ld.u64 %rd1027, [%rd329];
st.global.u64 [%rd1572], %rd1027;

BB32_345:
setp.ge.s64	%p243, %rd198, %rd330;
@%p243 bra BB32_347;

ld.u64 %rd1028, [%rd329+1024];
st.global.u64 [%rd1572+1024], %rd1028;

BB32_347:
setp.ge.s64	%p244, %rd199, %rd330;
@%p244 bra BB32_349;

ld.u64 %rd1029, [%rd329+2048];
st.global.u64 [%rd1572+2048], %rd1029;

BB32_349:
setp.ge.s64	%p245, %rd200, %rd330;
@%p245 bra BB32_351;

ld.u64 %rd1030, [%rd329+3072];
st.global.u64 [%rd1572+3072], %rd1030;

BB32_351:
setp.ge.s64	%p246, %rd201, %rd330;
@%p246 bra BB32_353;

ld.u64 %rd1031, [%rd329+4096];
st.global.u64 [%rd1572+4096], %rd1031;

BB32_353:
setp.ge.s64	%p247, %rd202, %rd330;
@%p247 bra BB32_355;

ld.u64 %rd1032, [%rd329+5120];
st.global.u64 [%rd1572+5120], %rd1032;

BB32_355:
setp.ge.s64	%p248, %rd203, %rd330;
@%p248 bra BB32_357;

ld.u64 %rd1033, [%rd329+6144];
st.global.u64 [%rd1572+6144], %rd1033;

BB32_357:
setp.ge.s64	%p249, %rd204, %rd330;
@%p249 bra BB32_359;

ld.u64 %rd1034, [%rd329+7168];
st.global.u64 [%rd1572+7168], %rd1034;

BB32_359:
setp.ge.s64	%p250, %rd205, %rd330;
@%p250 bra BB32_362;

ld.u64 %rd1035, [%rd329+8192];
st.global.u64 [%rd1572+8192], %rd1035;

BB32_362:
add.s64 %rd1573, %rd1573, 9216;
add.s64 %rd1572, %rd1572, 9216;
setp.lt.u64	%p251, %rd1573, %rd231;
@%p251 bra BB32_342;

BB32_364:
bar.sync 0;
add.s64 %rd1507, %rd212, 9216;
add.s64 %rd1491, %rd1491, 9216;
add.s64 %rd1488, %rd211, 9216;
mov.u64 %rd1500, %rd1488;
sub.s64 %rd1056, %rd1488, %rd10;
setp.lt.s64	%p252, %rd1056, 0;
add.s64 %rd1487, %rd1487, 1152;
@%p252 bra BB32_197;

BB32_365:
@%p42 bra BB32_381;


	{ 
.reg .pred p; 
isspacep.shared p, %rd41; 
selp.u32 %r106, 1, 0, p; 
} 


	setp.eq.s32	%p254, %r106, 0;
@%p254 bra BB32_380;

mov.u64 %rd1058, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1059, %rd1058;
sub.s64 %rd339, %rd41, %rd1059;
setp.eq.s64	%p255, %rd41, 0;
@%p255 bra BB32_381;

add.s64 %rd1060, %rd339, -16;
add.s64 %rd1062, %rd1058, %rd1060;
add.s64 %rd341, %rd1059, %rd1060;
ld.shared.u8 %rs34, [%rd1062];
or.b16 %rs35, %rs34, 1;
st.shared.u8 [%rd1062], %rs35;
ld.shared.u64 %rd342, [%rd1062+8];
setp.eq.s64	%p256, %rd342, 0;
mov.u64 %rd1577, %rd341;
@%p256 bra BB32_374;

mov.u64 %rd343, %rd341;
ld.u8 %rs36, [%rd342];
and.b16 %rs37, %rs36, 1;
setp.eq.b16	%p257, %rs37, 1;
mov.u64 %rd1577, %rd343;
@!%p257 bra BB32_374;
bra.uni BB32_370;

BB32_370:
ld.u64 %rd345, [%rd342];
shr.u64 %rd346, %rd345, 1;
add.s64 %rd347, %rd342, 16;
add.s64 %rd348, %rd347, %rd346;
ld.shared.u64 %rd1064, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p258, %rd348, %rd1064;
mov.u64 %rd1577, %rd342;
@%p258 bra BB32_374;

ld.u8 %rs38, [%rd348];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p259, %rs39, 1;
mov.u64 %rd1574, %rd342;
mov.u64 %rd1577, %rd1574;
@!%p259 bra BB32_374;
bra.uni BB32_372;

BB32_372:
ld.u64 %rd1065, [%rd348];
shr.u64 %rd1066, %rd1065, 1;
add.s64 %rd1067, %rd1066, %rd346;
add.s64 %rd1068, %rd1067, 16;
shl.b64 %rd1069, %rd1068, 1;
and.b64 %rd1070, %rd345, 1;
or.b64 %rd1071, %rd1069, %rd1070;
st.u64 [%rd342], %rd1071;
and.b64 %rd349, %rd1068, 9223372036854775807;
add.s64 %rd1072, %rd347, %rd349;
ld.shared.u64 %rd1073, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p260, %rd1072, %rd1073;
mov.u64 %rd1575, %rd342;
mov.u64 %rd1577, %rd1575;
@%p260 bra BB32_374;

add.s64 %rd1074, %rd349, %rd347;
st.u64 [%rd1074+8], %rd342;
mov.u64 %rd1577, %rd342;

BB32_374:
ld.u64 %rd352, [%rd1577];
shr.u64 %rd353, %rd352, 1;
add.s64 %rd354, %rd1577, 16;
add.s64 %rd355, %rd354, %rd353;
ld.shared.u64 %rd1075, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p261, %rd355, %rd1075;
@%p261 bra BB32_378;

ld.u8 %rs40, [%rd355];
and.b16 %rs41, %rs40, 1;
setp.eq.b16	%p262, %rs41, 1;
@!%p262 bra BB32_381;
bra.uni BB32_376;

BB32_376:
ld.u64 %rd1076, [%rd355];
shr.u64 %rd1077, %rd1076, 1;
add.s64 %rd1078, %rd1077, %rd353;
add.s64 %rd1079, %rd1078, 16;
shl.b64 %rd1080, %rd1079, 1;
and.b64 %rd1081, %rd352, 1;
or.b64 %rd1082, %rd1080, %rd1081;
st.u64 [%rd1577], %rd1082;
and.b64 %rd356, %rd1079, 9223372036854775807;
add.s64 %rd1083, %rd354, %rd356;
ld.shared.u64 %rd1084, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p263, %rd1083, %rd1084;
@%p263 bra BB32_381;

add.s64 %rd1085, %rd356, %rd354;
st.u64 [%rd1085+8], %rd1577;
bra.uni BB32_381;

BB32_380:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd41;
call.uni 
free, 
(
param0
);


	}

BB32_381:
bar.sync 0;
bra.uni BB32_764;

BB32_378:
setp.lt.u64	%p264, %rd355, %rd1577;
@%p264 bra BB32_381;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd1577;
bra.uni BB32_381;

BB32_393:
mov.u64 %rd1097, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd1098, %rd1097;
sub.s64 %rd1099, %rd358, %rd1098;
add.s64 %rd1100, %rd1099, 9232;
ld.shared.u64 %rd1101, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16];
setp.gt.u64	%p275, %rd1100, %rd1101;
mov.u64 %rd1587, -1;
mov.u64 %rd1588, %rd358;
@%p275 bra BB32_395;

add.s64 %rd369, %rd358, 9232;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd369;
mov.u64 %rd1587, %rd369;
mov.u64 %rd1588, %rd369;

BB32_395:
mov.u64 %rd370, %rd1588;
setp.eq.s64	%p276, %rd1587, -1;
@%p276 bra BB32_397;

mov.u64 %rd1102, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1103, %rd1102;
sub.s64 %rd1104, %rd358, %rd1103;
add.s64 %rd1105, %rd1102, %rd1104;
ld.shared.u64 %rd1106, [%rd1105];
and.b64 %rd1107, %rd1106, 1;
or.b64 %rd1108, %rd1107, 18432;
st.shared.u64 [%rd1105], %rd1108;
st.shared.u64 [%rd1105+8], %rd1583;
mov.u16 %rs44, 0;
st.shared.u8 [%rd1105], %rs44;

BB32_397:
mov.u64 %rd1589, %rd358;
setp.eq.s64	%p277, %rd358, %rd370;
mov.u64 %rd1590, 0;
@%p277 bra BB32_403;

BB32_402:
add.s64 %rd1590, %rd1589, 16;

BB32_403:
mov.u64 %rd1591, %rd1590;
setp.ne.s64	%p280, %rd1590, 0;
@%p280 bra BB32_405;

mov.u64 %rd1124, 9216;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd1124;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd1591, [retval0+0];


	}

BB32_405:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result], %rd1591;

BB32_406:
ld.param.u64 %rd1448, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm9EEELm128EEELm0EEENS4_7closureINS2_11scan_detail19inclusive_downsweepENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EEEENS2_21aligned_decompositionIlEESP_SP_NS_4plusIlEENS_9null_typeESU_SU_SU_EEEEEEEEvT0__param_0+16];
cvta.to.global.u64 %rd1447, %rd1448;
add.s64 %rd1127, %rd727, 8;
add.s64 %rd1638, %rd1447, %rd1127;
add.s64 %rd1631, %rd1448, %rd1127;
add.s64 %rd1622, %rd2, %rd1127;
bar.sync 0;
ld.shared.u64 %rd387, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm9EEELm128EEEEEPvRT_m$__cuda_local_var_199899_33_non_const_s_result];

	{ 
.reg .pred p; 
isspacep.shared p, %rd387; 
selp.u32 %r107, 1, 0, p; 
} 


	setp.eq.s32	%p281, %r107, 0;
sub.s64 %rd388, %rd1631, %rd10;
@%p281 bra BB32_577;

setp.gt.s64	%p282, %rd388, -1;
@%p282 bra BB32_747;

mov.u64 %rd1129, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1130, %rd1129;
sub.s64 %rd1131, %rd387, %rd1130;
add.s64 %rd389, %rd1129, %rd1131;
mov.u64 %rd1592, %rd1631;
cvt.s64.s32	%rd392, %r1;
mul.wide.s32 %rd1132, %r1, 8;
add.s64 %rd393, %rd389, %rd1132;
mul.wide.s32 %rd394, %r1, -9;
mul.lo.s32 %r108, %r1, 9;
mul.wide.s32 %rd1133, %r108, 8;
add.s64 %rd395, %rd389, %rd1133;
add.s64 %rd396, %rd1, 8;
add.s32 %r109, %r1, 128;
cvt.s64.s32	%rd397, %r109;
add.s32 %r110, %r1, 256;
cvt.s64.s32	%rd398, %r110;
add.s32 %r111, %r1, 384;
cvt.s64.s32	%rd399, %r111;
add.s32 %r112, %r1, 512;
cvt.s64.s32	%rd400, %r112;
add.s32 %r113, %r1, 640;
cvt.s64.s32	%rd401, %r113;
add.s32 %r114, %r1, 768;
cvt.s64.s32	%rd402, %r114;
add.s32 %r115, %r1, 896;
cvt.s64.s32	%rd403, %r115;
add.s32 %r116, %r1, 1024;
cvt.s64.s32	%rd404, %r116;
add.s32 %r19, %r1, -2;

BB32_409:
mov.u64 %rd406, %rd1698;
mov.u64 %rd1633, %rd1638;
mov.u64 %rd408, %rd1633;
mov.u64 %rd1626, %rd1631;
mov.u64 %rd407, %rd1626;
mov.u64 %rd1619, %rd1622;
mov.u64 %rd409, %rd1619;
mov.u64 %rd405, %rd1592;
sub.s64 %rd1134, %rd10, %rd405;
shr.u64 %rd1135, %rd1134, 3;
cvt.u32.u64	%r117, %rd1135;
mov.u32 %r118, 1152;
min.s32 %r20, %r117, %r118;
setp.eq.s32	%p283, %r20, 1152;
@%p283 bra BB32_433;
bra.uni BB32_410;

BB32_433:
shl.b64 %rd1158, %rd392, 3;
add.s64 %rd1159, %rd408, %rd1158;
ld.global.u64 %rd1160, [%rd1159];
ld.global.u64 %rd1161, [%rd1159+1024];
ld.global.u64 %rd1162, [%rd1159+2048];
ld.global.u64 %rd1163, [%rd1159+3072];
ld.global.u64 %rd1164, [%rd1159+4096];
ld.global.u64 %rd1165, [%rd1159+5120];
ld.global.u64 %rd1166, [%rd1159+6144];
ld.global.u64 %rd1167, [%rd1159+7168];
ld.global.u64 %rd1168, [%rd1159+8192];
st.shared.u64 [%rd393], %rd1160;
st.shared.u64 [%rd393+1024], %rd1161;
st.shared.u64 [%rd393+2048], %rd1162;
st.shared.u64 [%rd393+3072], %rd1163;
st.shared.u64 [%rd393+4096], %rd1164;
st.shared.u64 [%rd393+5120], %rd1165;
st.shared.u64 [%rd393+6144], %rd1166;
st.shared.u64 [%rd393+7168], %rd1167;
st.shared.u64 [%rd393+8192], %rd1168;
mov.u64 %rd1595, 1152;
bra.uni BB32_434;

BB32_410:
cvt.s64.s32	%rd1595, %r20;
setp.lt.s32	%p284, %r20, 1;
@%p284 bra BB32_434;

shl.b64 %rd1136, %rd1595, 3;
add.s64 %rd411, %rd407, %rd1136;
mov.u64 %rd1594, %rd389;
mov.u64 %rd1593, %rd407;
mov.u64 %rd1630, %rd407;
mov.u64 %rd1637, %rd408;

BB32_412:
mov.u64 %rd417, %rd1637;
mov.u64 %rd416, %rd1630;
mov.u64 %rd414, %rd1593;
sub.s64 %rd418, %rd411, %rd414;
setp.gt.s64	%p285, %rd418, 9208;
shl.b64 %rd1137, %rd392, 3;
add.s64 %rd419, %rd417, %rd1137;
add.s64 %rd420, %rd1594, %rd1137;
@%p285 bra BB32_431;
bra.uni BB32_413;

BB32_431:
ld.global.u64 %rd1147, [%rd419];
ld.global.u64 %rd1148, [%rd419+1024];
ld.global.u64 %rd1149, [%rd419+2048];
ld.global.u64 %rd1150, [%rd419+3072];
ld.global.u64 %rd1151, [%rd419+4096];
ld.global.u64 %rd1152, [%rd419+5120];
ld.global.u64 %rd1153, [%rd419+6144];
ld.global.u64 %rd1154, [%rd419+7168];
ld.global.u64 %rd1155, [%rd419+8192];
st.shared.u64 [%rd420], %rd1147;
st.shared.u64 [%rd420+1024], %rd1148;
st.shared.u64 [%rd420+2048], %rd1149;
st.shared.u64 [%rd420+3072], %rd1150;
st.shared.u64 [%rd420+4096], %rd1151;
st.shared.u64 [%rd420+5120], %rd1152;
st.shared.u64 [%rd420+6144], %rd1153;
st.shared.u64 [%rd420+7168], %rd1154;
st.shared.u64 [%rd420+8192], %rd1155;
bra.uni BB32_432;

BB32_413:
shr.s64 %rd421, %rd418, 3;
setp.ge.s64	%p286, %rd392, %rd421;
@%p286 bra BB32_415;

ld.global.u64 %rd1138, [%rd419];
st.shared.u64 [%rd420], %rd1138;

BB32_415:
setp.ge.s64	%p287, %rd397, %rd421;
@%p287 bra BB32_417;

ld.global.u64 %rd1139, [%rd419+1024];
st.shared.u64 [%rd420+1024], %rd1139;

BB32_417:
setp.ge.s64	%p288, %rd398, %rd421;
@%p288 bra BB32_419;

ld.global.u64 %rd1140, [%rd419+2048];
st.shared.u64 [%rd420+2048], %rd1140;

BB32_419:
setp.ge.s64	%p289, %rd399, %rd421;
@%p289 bra BB32_421;

ld.global.u64 %rd1141, [%rd419+3072];
st.shared.u64 [%rd420+3072], %rd1141;

BB32_421:
setp.ge.s64	%p290, %rd400, %rd421;
@%p290 bra BB32_423;

ld.global.u64 %rd1142, [%rd419+4096];
st.shared.u64 [%rd420+4096], %rd1142;

BB32_423:
setp.ge.s64	%p291, %rd401, %rd421;
@%p291 bra BB32_425;

ld.global.u64 %rd1143, [%rd419+5120];
st.shared.u64 [%rd420+5120], %rd1143;

BB32_425:
setp.ge.s64	%p292, %rd402, %rd421;
@%p292 bra BB32_427;

ld.global.u64 %rd1144, [%rd419+6144];
st.shared.u64 [%rd420+6144], %rd1144;

BB32_427:
setp.ge.s64	%p293, %rd403, %rd421;
@%p293 bra BB32_429;

ld.global.u64 %rd1145, [%rd419+7168];
st.shared.u64 [%rd420+7168], %rd1145;

BB32_429:
setp.ge.s64	%p294, %rd404, %rd421;
@%p294 bra BB32_432;

ld.global.u64 %rd1146, [%rd419+8192];
st.shared.u64 [%rd420+8192], %rd1146;

BB32_432:
add.s64 %rd422, %rd417, 9216;
add.s64 %rd1594, %rd1594, 9216;
add.s64 %rd1593, %rd416, 9216;
mov.u64 %rd424, %rd1593;
sub.s64 %rd1156, %rd1593, %rd411;
setp.lt.s64	%p295, %rd1156, 0;
mov.u64 %rd1630, %rd424;
mov.u64 %rd1637, %rd422;
@%p295 bra BB32_412;

BB32_434:
bar.sync 0;
shl.b64 %rd1169, %rd1595, 3;
add.s64 %rd427, %rd387, %rd1169;
and.b64 %rd1170, %rd1595, 2305843009213693951;
cvt.u32.u64	%r21, %rd1595;
add.s64 %rd1171, %rd1170, %rd394;
cvt.u32.u64	%r119, %rd1171;
mov.u32 %r120, 9;
min.s32 %r22, %r119, %r120;
mov.u32 %r121, 0;
max.s32 %r23, %r22, %r121;
setp.gt.u32	%p296, %r23, 8;
@%p296 bra BB32_453;
bra.uni BB32_435;

BB32_453:
ld.shared.u64 %rd1181, [%rd395];
ld.shared.u64 %rd1182, [%rd395+8];
ld.shared.u64 %rd1183, [%rd395+16];
ld.shared.u64 %rd1184, [%rd395+24];
ld.shared.u64 %rd1185, [%rd395+32];
ld.shared.u64 %rd1186, [%rd395+40];
ld.shared.u64 %rd1187, [%rd395+48];
ld.shared.u64 %rd1188, [%rd395+56];
ld.shared.u64 %rd1189, [%rd395+64];
st.local.u64 [%rd1], %rd1181;
st.local.u64 [%rd1+8], %rd1182;
st.local.u64 [%rd1+16], %rd1183;
st.local.u64 [%rd1+24], %rd1184;
st.local.u64 [%rd1+32], %rd1185;
st.local.u64 [%rd1+40], %rd1186;
st.local.u64 [%rd1+48], %rd1187;
st.local.u64 [%rd1+56], %rd1188;
st.local.u64 [%rd1+64], %rd1189;
bra.uni BB32_454;

BB32_435:
mov.u64 %rd428, %rd1;
setp.lt.s32	%p297, %r22, 1;
mov.u64 %rd1610, %rd428;
@%p297 bra BB32_437;

ld.shared.u64 %rd1172, [%rd395];
st.local.u64 [%rd1], %rd1172;
mov.u64 %rd1610, %rd396;

BB32_437:
mov.u64 %rd1596, %rd1610;
mov.u64 %rd1609, %rd1596;
setp.lt.s32	%p298, %r23, 2;
@%p298 bra BB32_439;

ld.shared.u64 %rd1173, [%rd395+8];
st.local.u64 [%rd1609], %rd1173;
add.s64 %rd1609, %rd1609, 8;

BB32_439:
mov.u64 %rd1608, %rd1609;
setp.lt.s32	%p299, %r23, 3;
@%p299 bra BB32_441;

ld.shared.u64 %rd1174, [%rd395+16];
st.local.u64 [%rd1608], %rd1174;
add.s64 %rd1608, %rd1608, 8;

BB32_441:
mov.u64 %rd1607, %rd1608;
setp.lt.s32	%p300, %r23, 4;
@%p300 bra BB32_443;

ld.shared.u64 %rd1175, [%rd395+24];
st.local.u64 [%rd1607], %rd1175;
add.s64 %rd1607, %rd1607, 8;

BB32_443:
mov.u64 %rd1606, %rd1607;
setp.lt.s32	%p301, %r23, 5;
@%p301 bra BB32_445;

ld.shared.u64 %rd1176, [%rd395+32];
st.local.u64 [%rd1606], %rd1176;
add.s64 %rd1606, %rd1606, 8;

BB32_445:
mov.u64 %rd1605, %rd1606;
setp.lt.s32	%p302, %r23, 6;
@%p302 bra BB32_447;

ld.shared.u64 %rd1177, [%rd395+40];
st.local.u64 [%rd1605], %rd1177;
add.s64 %rd1605, %rd1605, 8;

BB32_447:
mov.u64 %rd1604, %rd1605;
setp.lt.s32	%p303, %r23, 7;
@%p303 bra BB32_449;

ld.shared.u64 %rd1178, [%rd395+48];
st.local.u64 [%rd1604], %rd1178;
add.s64 %rd1604, %rd1604, 8;

BB32_449:
mov.u64 %rd1603, %rd1604;
setp.lt.s32	%p304, %r23, 8;
@%p304 bra BB32_451;

ld.shared.u64 %rd1179, [%rd395+56];
st.local.u64 [%rd1603], %rd1179;
add.s64 %rd1603, %rd1603, 8;

BB32_451:
setp.lt.s32	%p305, %r23, 9;
@%p305 bra BB32_454;

ld.shared.u64 %rd1180, [%rd395+64];
st.local.u64 [%rd1603], %rd1180;

BB32_454:
setp.eq.s32	%p306, %r23, 0;
@%p306 bra BB32_471;

ld.local.u64 %rd1613, [%rd1];
mul.wide.u32 %rd1191, %r23, 8;
add.s64 %rd1192, %rd1191, 34359738360;
shr.u64 %rd1193, %rd1192, 3;
cvt.u32.u64	%r24, %rd1193;
setp.lt.s32	%p307, %r24, 1;
@%p307 bra BB32_457;

ld.local.u64 %rd1194, [%rd1+8];
add.s64 %rd1613, %rd1194, %rd1613;

BB32_457:
setp.lt.s32	%p308, %r24, 2;
@%p308 bra BB32_459;

ld.local.u64 %rd1195, [%rd1+16];
add.s64 %rd1613, %rd1195, %rd1613;

BB32_459:
setp.lt.s32	%p309, %r24, 3;
@%p309 bra BB32_461;

ld.local.u64 %rd1196, [%rd1+24];
add.s64 %rd1613, %rd1196, %rd1613;

BB32_461:
setp.lt.s32	%p310, %r24, 4;
@%p310 bra BB32_463;

ld.local.u64 %rd1197, [%rd1+32];
add.s64 %rd1613, %rd1197, %rd1613;

BB32_463:
setp.lt.s32	%p311, %r24, 5;
@%p311 bra BB32_465;

ld.local.u64 %rd1198, [%rd1+40];
add.s64 %rd1613, %rd1198, %rd1613;

BB32_465:
setp.lt.s32	%p312, %r24, 6;
@%p312 bra BB32_467;

ld.local.u64 %rd1199, [%rd1+48];
add.s64 %rd1613, %rd1199, %rd1613;

BB32_467:
setp.lt.s32	%p313, %r24, 7;
@%p313 bra BB32_469;

ld.local.u64 %rd1200, [%rd1+56];
add.s64 %rd1613, %rd1200, %rd1613;

BB32_469:
setp.lt.s32	%p314, %r24, 8;
@%p314 bra BB32_471;

ld.local.u64 %rd1201, [%rd1+64];
add.s64 %rd1613, %rd1201, %rd1613;

BB32_471:
bar.sync 0;
@%p306 bra BB32_473;

st.shared.u64 [%rd393], %rd1613;

BB32_473:
bar.sync 0;
setp.gt.s32	%p316, %r21, 1151;
mov.u32 %r165, 128;
@%p316 bra BB32_475;

add.s32 %r123, %r21, 8;
mul.hi.s32 %r124, %r123, 954437177;
shr.u32 %r125, %r124, 31;
shr.s32 %r126, %r124, 1;
add.s32 %r165, %r126, %r125;

BB32_475:
setp.eq.s32	%p317, %r165, 128;
@%p317 bra BB32_513;
bra.uni BB32_476;

BB32_513:
@%p42 bra BB32_515;

ld.shared.u64 %rd1213, [%rd389];
add.s64 %rd1214, %rd1213, %rd406;
st.shared.u64 [%rd389], %rd1214;

BB32_515:
setp.lt.s32	%p31, %r1, 1;
ld.shared.u64 %rd1612, [%rd393];
bar.sync 0;
@%p31 bra BB32_517;

ld.shared.u64 %rd1215, [%rd393+-8];
add.s64 %rd1612, %rd1215, %rd1612;

BB32_517:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p347, %r1, 2;
@%p347 bra BB32_519;

ld.shared.u64 %rd1216, [%rd393+-16];
add.s64 %rd1612, %rd1216, %rd1612;

BB32_519:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p348, %r1, 4;
@%p348 bra BB32_521;

ld.shared.u64 %rd1217, [%rd393+-32];
add.s64 %rd1612, %rd1217, %rd1612;

BB32_521:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p349, %r1, 8;
@%p349 bra BB32_523;

ld.shared.u64 %rd1218, [%rd393+-64];
add.s64 %rd1612, %rd1218, %rd1612;

BB32_523:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p350, %r1, 16;
@%p350 bra BB32_525;

ld.shared.u64 %rd1219, [%rd393+-128];
add.s64 %rd1612, %rd1219, %rd1612;

BB32_525:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p351, %r1, 32;
@%p351 bra BB32_527;

ld.shared.u64 %rd1220, [%rd393+-256];
add.s64 %rd1612, %rd1220, %rd1612;

BB32_527:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
setp.lt.s32	%p352, %r1, 64;
@%p352 bra BB32_529;

ld.shared.u64 %rd1221, [%rd393+-512];
add.s64 %rd1612, %rd1221, %rd1612;

BB32_529:
bar.sync 0;
st.shared.u64 [%rd393], %rd1612;
bar.sync 0;
ld.shared.u64 %rd1699, [%rd389+1016];
mov.u64 %rd1689, %rd406;
@%p21 bra BB32_531;

ld.shared.u64 %rd1689, [%rd393+-8];

BB32_531:
bar.sync 0;
st.shared.u64 [%rd393], %rd1689;
bar.sync 0;
bra.uni BB32_532;

BB32_476:
@%p42 bra BB32_478;

ld.shared.u64 %rd1202, [%rd389];
add.s64 %rd1203, %rd1202, %rd406;
st.shared.u64 [%rd389], %rd1203;

BB32_478:
setp.ge.s32	%p319, %r1, %r165;
mov.u64 %rd1697, %rd406;
@%p319 bra BB32_480;

ld.shared.u64 %rd462, [%rd393];
mov.u64 %rd1697, %rd462;

BB32_480:
mov.u64 %rd1662, %rd1697;
mov.u64 %rd1696, %rd1662;
bar.sync 0;
setp.le.s32	%p320, %r1, %r165;
setp.gt.s32	%p321, %r1, 0;
and.pred %p322, %p320, %p321;
@!%p322 bra BB32_482;
bra.uni BB32_481;

BB32_481:
ld.shared.u64 %rd1204, [%rd393+-8];
add.s64 %rd1696, %rd1204, %rd1696;

BB32_482:
mov.u64 %rd1695, %rd1696;
bar.sync 0;
@%p319 bra BB32_484;

st.shared.u64 [%rd393], %rd1695;

BB32_484:
setp.gt.s32	%p24, %r1, 1;
bar.sync 0;
setp.lt.s32	%p324, %r19, %r165;
and.pred %p325, %p324, %p24;
@!%p325 bra BB32_486;
bra.uni BB32_485;

BB32_485:
ld.shared.u64 %rd1205, [%rd393+-16];
add.s64 %rd1695, %rd1205, %rd1695;

BB32_486:
mov.u64 %rd1694, %rd1695;
bar.sync 0;
@%p319 bra BB32_488;

st.shared.u64 [%rd393], %rd1694;

BB32_488:
setp.gt.s32	%p25, %r1, 3;
bar.sync 0;
add.s32 %r127, %r19, -2;
setp.lt.s32	%p327, %r127, %r165;
and.pred %p328, %p327, %p25;
@!%p328 bra BB32_490;
bra.uni BB32_489;

BB32_489:
ld.shared.u64 %rd1206, [%rd393+-32];
add.s64 %rd1694, %rd1206, %rd1694;

BB32_490:
mov.u64 %rd1693, %rd1694;
bar.sync 0;
@%p319 bra BB32_492;

st.shared.u64 [%rd393], %rd1693;

BB32_492:
setp.gt.s32	%p26, %r1, 7;
bar.sync 0;
add.s32 %r128, %r19, -6;
setp.lt.s32	%p330, %r128, %r165;
and.pred %p331, %p330, %p26;
@!%p331 bra BB32_494;
bra.uni BB32_493;

BB32_493:
ld.shared.u64 %rd1207, [%rd393+-64];
add.s64 %rd1693, %rd1207, %rd1693;

BB32_494:
mov.u64 %rd1692, %rd1693;
bar.sync 0;
@%p319 bra BB32_496;

st.shared.u64 [%rd393], %rd1692;

BB32_496:
setp.gt.s32	%p27, %r1, 15;
bar.sync 0;
add.s32 %r129, %r19, -14;
setp.lt.s32	%p333, %r129, %r165;
and.pred %p334, %p333, %p27;
@!%p334 bra BB32_498;
bra.uni BB32_497;

BB32_497:
ld.shared.u64 %rd1208, [%rd393+-128];
add.s64 %rd1692, %rd1208, %rd1692;

BB32_498:
mov.u64 %rd1691, %rd1692;
bar.sync 0;
@%p319 bra BB32_500;

st.shared.u64 [%rd393], %rd1691;

BB32_500:
setp.gt.s32	%p28, %r1, 31;
bar.sync 0;
add.s32 %r130, %r19, -30;
setp.lt.s32	%p336, %r130, %r165;
and.pred %p337, %p336, %p28;
@!%p337 bra BB32_502;
bra.uni BB32_501;

BB32_501:
ld.shared.u64 %rd1209, [%rd393+-256];
add.s64 %rd1691, %rd1209, %rd1691;

BB32_502:
mov.u64 %rd1690, %rd1691;
bar.sync 0;
@%p319 bra BB32_504;

st.shared.u64 [%rd393], %rd1690;

BB32_504:
setp.gt.s32	%p29, %r1, 63;
bar.sync 0;
add.s32 %r131, %r19, -62;
setp.lt.s32	%p339, %r131, %r165;
and.pred %p340, %p339, %p29;
@!%p340 bra BB32_506;
bra.uni BB32_505;

BB32_505:
ld.shared.u64 %rd1210, [%rd393+-512];
add.s64 %rd1690, %rd1210, %rd1690;

BB32_506:
bar.sync 0;
@%p319 bra BB32_508;

st.shared.u64 [%rd393], %rd1690;

BB32_508:
setp.lt.s32	%p30, %r1, %r165;
bar.sync 0;
add.s32 %r132, %r165, -1;
mul.wide.s32 %rd1211, %r132, 8;
add.s64 %rd1212, %rd389, %rd1211;
ld.shared.u64 %rd1699, [%rd1212];
not.pred %p342, %p30;
or.pred %p344, %p21, %p342;
selp.b64	%rd1611, %rd406, %rd1690, %p30;
@%p344 bra BB32_510;

ld.shared.u64 %rd1611, [%rd393+-8];

BB32_510:
bar.sync 0;
@%p319 bra BB32_512;

st.shared.u64 [%rd393], %rd1611;

BB32_512:
bar.sync 0;

BB32_532:
mov.u64 %rd1698, %rd1699;
@%p306 bra BB32_534;

ld.shared.u64 %rd1613, [%rd393];

BB32_534:
bar.sync 0;
mul.wide.s32 %rd1222, %r23, 8;
add.s64 %rd503, %rd1, %rd1222;
setp.ge.u64	%p355, %rd1, %rd503;
@%p355 bra BB32_536;

ld.local.u64 %rd1223, [%rd1];
add.s64 %rd1613, %rd1223, %rd1613;
st.shared.u64 [%rd395], %rd1613;

BB32_536:
setp.ge.u64	%p356, %rd396, %rd503;
@%p356 bra BB32_538;

ld.local.u64 %rd1224, [%rd1+8];
add.s64 %rd1613, %rd1224, %rd1613;
st.shared.u64 [%rd395+8], %rd1613;

BB32_538:
add.s64 %rd1225, %rd396, 8;
setp.ge.u64	%p357, %rd1225, %rd503;
@%p357 bra BB32_540;

ld.local.u64 %rd1226, [%rd1+16];
add.s64 %rd1613, %rd1226, %rd1613;
st.shared.u64 [%rd395+16], %rd1613;

BB32_540:
add.s64 %rd1227, %rd396, 16;
setp.ge.u64	%p358, %rd1227, %rd503;
@%p358 bra BB32_542;

ld.local.u64 %rd1228, [%rd1+24];
add.s64 %rd1613, %rd1228, %rd1613;
st.shared.u64 [%rd395+24], %rd1613;

BB32_542:
add.s64 %rd1229, %rd396, 24;
setp.ge.u64	%p359, %rd1229, %rd503;
@%p359 bra BB32_544;

ld.local.u64 %rd1230, [%rd1+32];
add.s64 %rd1613, %rd1230, %rd1613;
st.shared.u64 [%rd395+32], %rd1613;

BB32_544:
add.s64 %rd1231, %rd396, 32;
setp.ge.u64	%p360, %rd1231, %rd503;
@%p360 bra BB32_546;

ld.local.u64 %rd1232, [%rd1+40];
add.s64 %rd1613, %rd1232, %rd1613;
st.shared.u64 [%rd395+40], %rd1613;

BB32_546:
add.s64 %rd1233, %rd396, 40;
setp.ge.u64	%p361, %rd1233, %rd503;
@%p361 bra BB32_548;

ld.local.u64 %rd1234, [%rd1+48];
add.s64 %rd1613, %rd1234, %rd1613;
st.shared.u64 [%rd395+48], %rd1613;

BB32_548:
add.s64 %rd1235, %rd396, 48;
setp.ge.u64	%p362, %rd1235, %rd503;
@%p362 bra BB32_550;

ld.local.u64 %rd1236, [%rd1+56];
add.s64 %rd1613, %rd1236, %rd1613;
st.shared.u64 [%rd395+56], %rd1613;

BB32_550:
add.s64 %rd1237, %rd396, 56;
setp.ge.u64	%p363, %rd1237, %rd503;
@%p363 bra BB32_552;

ld.local.u64 %rd1238, [%rd1+64];
add.s64 %rd1239, %rd1238, %rd1613;
st.shared.u64 [%rd395+64], %rd1239;

BB32_552:
bar.sync 0;
@%p283 bra BB32_575;
bra.uni BB32_553;

BB32_575:
shl.b64 %rd1260, %rd392, 3;
add.s64 %rd1261, %rd409, %rd1260;
ld.shared.u64 %rd1262, [%rd393];
ld.shared.u64 %rd1263, [%rd393+1024];
ld.shared.u64 %rd1264, [%rd393+2048];
ld.shared.u64 %rd1265, [%rd393+3072];
ld.shared.u64 %rd1266, [%rd393+4096];
ld.shared.u64 %rd1267, [%rd393+5120];
ld.shared.u64 %rd1268, [%rd393+6144];
ld.shared.u64 %rd1269, [%rd393+7168];
ld.shared.u64 %rd1270, [%rd393+8192];
st.global.u64 [%rd1261], %rd1262;
st.global.u64 [%rd1261+1024], %rd1263;
st.global.u64 [%rd1261+2048], %rd1264;
st.global.u64 [%rd1261+3072], %rd1265;
st.global.u64 [%rd1261+4096], %rd1266;
st.global.u64 [%rd1261+5120], %rd1267;
st.global.u64 [%rd1261+6144], %rd1268;
st.global.u64 [%rd1261+7168], %rd1269;
st.global.u64 [%rd1261+8192], %rd1270;
bra.uni BB32_576;

BB32_553:
add.s64 %rd520, %rd389, %rd1169;
mov.u64 %rd1615, %rd387;
mov.u64 %rd1614, %rd389;
setp.ge.u64	%p364, %rd389, %rd520;
mov.u64 %rd1621, %rd409;
@%p364 bra BB32_576;

BB32_554:
mov.u64 %rd525, %rd1621;
sub.s64 %rd526, %rd427, %rd1615;
setp.gt.s64	%p365, %rd526, 9208;
shl.b64 %rd1241, %rd392, 3;
add.s64 %rd527, %rd1614, %rd1241;
add.s64 %rd528, %rd525, %rd1241;
@%p365 bra BB32_573;
bra.uni BB32_555;

BB32_573:
ld.shared.u64 %rd1251, [%rd527];
ld.shared.u64 %rd1252, [%rd527+1024];
ld.shared.u64 %rd1253, [%rd527+2048];
ld.shared.u64 %rd1254, [%rd527+3072];
ld.shared.u64 %rd1255, [%rd527+4096];
ld.shared.u64 %rd1256, [%rd527+5120];
ld.shared.u64 %rd1257, [%rd527+6144];
ld.shared.u64 %rd1258, [%rd527+7168];
ld.shared.u64 %rd1259, [%rd527+8192];
st.global.u64 [%rd528], %rd1251;
st.global.u64 [%rd528+1024], %rd1252;
st.global.u64 [%rd528+2048], %rd1253;
st.global.u64 [%rd528+3072], %rd1254;
st.global.u64 [%rd528+4096], %rd1255;
st.global.u64 [%rd528+5120], %rd1256;
st.global.u64 [%rd528+6144], %rd1257;
st.global.u64 [%rd528+7168], %rd1258;
st.global.u64 [%rd528+8192], %rd1259;
bra.uni BB32_574;

BB32_555:
shr.s64 %rd529, %rd526, 3;
setp.ge.s64	%p366, %rd392, %rd529;
@%p366 bra BB32_557;

ld.shared.u64 %rd1242, [%rd527];
st.global.u64 [%rd528], %rd1242;

BB32_557:
setp.ge.s64	%p367, %rd397, %rd529;
@%p367 bra BB32_559;

ld.shared.u64 %rd1243, [%rd527+1024];
st.global.u64 [%rd528+1024], %rd1243;

BB32_559:
setp.ge.s64	%p368, %rd398, %rd529;
@%p368 bra BB32_561;

ld.shared.u64 %rd1244, [%rd527+2048];
st.global.u64 [%rd528+2048], %rd1244;

BB32_561:
setp.ge.s64	%p369, %rd399, %rd529;
@%p369 bra BB32_563;

ld.shared.u64 %rd1245, [%rd527+3072];
st.global.u64 [%rd528+3072], %rd1245;

BB32_563:
setp.ge.s64	%p370, %rd400, %rd529;
@%p370 bra BB32_565;

ld.shared.u64 %rd1246, [%rd527+4096];
st.global.u64 [%rd528+4096], %rd1246;

BB32_565:
setp.ge.s64	%p371, %rd401, %rd529;
@%p371 bra BB32_567;

ld.shared.u64 %rd1247, [%rd527+5120];
st.global.u64 [%rd528+5120], %rd1247;

BB32_567:
setp.ge.s64	%p372, %rd402, %rd529;
@%p372 bra BB32_569;

ld.shared.u64 %rd1248, [%rd527+6144];
st.global.u64 [%rd528+6144], %rd1248;

BB32_569:
setp.ge.s64	%p373, %rd403, %rd529;
@%p373 bra BB32_571;

ld.shared.u64 %rd1249, [%rd527+7168];
st.global.u64 [%rd528+7168], %rd1249;

BB32_571:
setp.ge.s64	%p374, %rd404, %rd529;
@%p374 bra BB32_574;

ld.shared.u64 %rd1250, [%rd527+8192];
st.global.u64 [%rd528+8192], %rd1250;

BB32_574:
add.s64 %rd1614, %rd1614, 9216;
add.s64 %rd1615, %rd1615, 9216;
add.s64 %rd532, %rd525, 9216;
setp.lt.u64	%p375, %rd1614, %rd520;
mov.u64 %rd1621, %rd532;
@%p375 bra BB32_554;

BB32_576:
bar.sync 0;
add.s64 %rd1638, %rd408, 9216;
add.s64 %rd1622, %rd409, 9216;
add.s64 %rd1592, %rd407, 9216;
mov.u64 %rd1631, %rd1592;
sub.s64 %rd1271, %rd1592, %rd10;
setp.lt.s64	%p376, %rd1271, 0;
@%p376 bra BB32_409;
bra.uni BB32_747;

BB32_577:
setp.gt.s64	%p377, %rd388, -1;
@%p377 bra BB32_747;

mov.u32 %r162, %ctaid.x;
mov.u64 %rd1617, %rd1631;
cvt.s64.s32	%rd539, %r1;
mul.wide.s32 %rd552, %r1, 8;
add.s64 %rd540, %rd387, %rd552;
mul.wide.s32 %rd541, %r1, -9;
mul.lo.s32 %r133, %r1, 9;
mul.wide.s32 %rd1273, %r133, 8;
add.s64 %rd542, %rd387, %rd1273;
add.s64 %rd543, %rd1, 8;
add.s32 %r134, %r1, 128;
cvt.s64.s32	%rd544, %r134;
add.s32 %r135, %r1, 256;
cvt.s64.s32	%rd545, %r135;
add.s32 %r136, %r1, 384;
cvt.s64.s32	%rd546, %r136;
add.s32 %r137, %r1, 512;
cvt.s64.s32	%rd547, %r137;
add.s32 %r138, %r1, 640;
cvt.s64.s32	%rd548, %r138;
add.s32 %r139, %r1, 768;
cvt.s64.s32	%rd549, %r139;
add.s32 %r140, %r1, 896;
cvt.s64.s32	%rd550, %r140;
add.s32 %r141, %r1, 1024;
cvt.s64.s32	%rd551, %r141;
add.s32 %r27, %r1, -2;
add.s32 %r143, %r42, %r162;
cvt.s64.s32	%rd1274, %r143;
mul.lo.s64 %rd1275, %rd706, %rd1274;
add.s64 %rd1276, %rd8, %rd1275;
mul.lo.s64 %rd1277, %rd707, %rd1276;
add.s64 %rd553, %rd1277, %rd539;
mov.u64 %rd1616, 0;
mov.u64 %rd1620, %rd1622;
mov.u64 %rd1629, %rd1631;
mov.u64 %rd1636, %rd1638;
mov.u64 %rd1687, %rd1698;

BB32_579:
mov.u64 %rd556, %rd1687;
mov.u64 %rd1634, %rd1636;
mov.u64 %rd558, %rd1634;
mov.u64 %rd1627, %rd1629;
mov.u64 %rd557, %rd1627;
mov.u64 %rd555, %rd1617;
sub.s64 %rd1278, %rd10, %rd555;
shr.u64 %rd1279, %rd1278, 3;
cvt.u32.u64	%r144, %rd1279;
mov.u32 %r145, 1152;
min.s32 %r28, %r144, %r145;
setp.eq.s32	%p378, %r28, 1152;
@%p378 bra BB32_603;
bra.uni BB32_580;

BB32_603:
shl.b64 %rd1302, %rd539, 3;
add.s64 %rd1303, %rd558, %rd1302;
ld.global.u64 %rd1304, [%rd1303];
st.u64 [%rd540], %rd1304;
ld.global.u64 %rd1305, [%rd1303+1024];
st.u64 [%rd540+1024], %rd1305;
ld.global.u64 %rd1306, [%rd1303+2048];
st.u64 [%rd540+2048], %rd1306;
ld.global.u64 %rd1307, [%rd1303+3072];
st.u64 [%rd540+3072], %rd1307;
ld.global.u64 %rd1308, [%rd1303+4096];
st.u64 [%rd540+4096], %rd1308;
ld.global.u64 %rd1309, [%rd1303+5120];
st.u64 [%rd540+5120], %rd1309;
ld.global.u64 %rd1310, [%rd1303+6144];
st.u64 [%rd540+6144], %rd1310;
ld.global.u64 %rd1311, [%rd1303+7168];
st.u64 [%rd540+7168], %rd1311;
ld.global.u64 %rd1312, [%rd1303+8192];
st.u64 [%rd540+8192], %rd1312;
mov.u64 %rd1639, 1152;
bra.uni BB32_604;

BB32_580:
cvt.s64.s32	%rd1639, %r28;
setp.lt.s32	%p379, %r28, 1;
@%p379 bra BB32_604;

shl.b64 %rd1280, %rd1639, 3;
add.s64 %rd561, %rd557, %rd1280;
mov.u64 %rd1624, %rd387;
mov.u64 %rd1623, %rd557;
mov.u64 %rd1628, %rd557;
mov.u64 %rd1635, %rd558;

BB32_582:
mov.u64 %rd567, %rd1635;
mov.u64 %rd566, %rd1628;
mov.u64 %rd564, %rd1623;
sub.s64 %rd568, %rd561, %rd564;
setp.gt.s64	%p380, %rd568, 9208;
shl.b64 %rd1281, %rd539, 3;
add.s64 %rd569, %rd567, %rd1281;
add.s64 %rd570, %rd1624, %rd1281;
@%p380 bra BB32_601;
bra.uni BB32_583;

BB32_601:
ld.global.u64 %rd1291, [%rd569];
st.u64 [%rd570], %rd1291;
ld.global.u64 %rd1292, [%rd569+1024];
st.u64 [%rd570+1024], %rd1292;
ld.global.u64 %rd1293, [%rd569+2048];
st.u64 [%rd570+2048], %rd1293;
ld.global.u64 %rd1294, [%rd569+3072];
st.u64 [%rd570+3072], %rd1294;
ld.global.u64 %rd1295, [%rd569+4096];
st.u64 [%rd570+4096], %rd1295;
ld.global.u64 %rd1296, [%rd569+5120];
st.u64 [%rd570+5120], %rd1296;
ld.global.u64 %rd1297, [%rd569+6144];
st.u64 [%rd570+6144], %rd1297;
ld.global.u64 %rd1298, [%rd569+7168];
st.u64 [%rd570+7168], %rd1298;
ld.global.u64 %rd1299, [%rd569+8192];
st.u64 [%rd570+8192], %rd1299;
bra.uni BB32_602;

BB32_583:
shr.s64 %rd571, %rd568, 3;
setp.ge.s64	%p381, %rd539, %rd571;
@%p381 bra BB32_585;

ld.global.u64 %rd1282, [%rd569];
st.u64 [%rd570], %rd1282;

BB32_585:
setp.ge.s64	%p382, %rd544, %rd571;
@%p382 bra BB32_587;

ld.global.u64 %rd1283, [%rd569+1024];
st.u64 [%rd570+1024], %rd1283;

BB32_587:
setp.ge.s64	%p383, %rd545, %rd571;
@%p383 bra BB32_589;

ld.global.u64 %rd1284, [%rd569+2048];
st.u64 [%rd570+2048], %rd1284;

BB32_589:
setp.ge.s64	%p384, %rd546, %rd571;
@%p384 bra BB32_591;

ld.global.u64 %rd1285, [%rd569+3072];
st.u64 [%rd570+3072], %rd1285;

BB32_591:
setp.ge.s64	%p385, %rd547, %rd571;
@%p385 bra BB32_593;

ld.global.u64 %rd1286, [%rd569+4096];
st.u64 [%rd570+4096], %rd1286;

BB32_593:
setp.ge.s64	%p386, %rd548, %rd571;
@%p386 bra BB32_595;

ld.global.u64 %rd1287, [%rd569+5120];
st.u64 [%rd570+5120], %rd1287;

BB32_595:
setp.ge.s64	%p387, %rd549, %rd571;
@%p387 bra BB32_597;

ld.global.u64 %rd1288, [%rd569+6144];
st.u64 [%rd570+6144], %rd1288;

BB32_597:
setp.ge.s64	%p388, %rd550, %rd571;
@%p388 bra BB32_599;

ld.global.u64 %rd1289, [%rd569+7168];
st.u64 [%rd570+7168], %rd1289;

BB32_599:
setp.ge.s64	%p389, %rd551, %rd571;
@%p389 bra BB32_602;

ld.global.u64 %rd1290, [%rd569+8192];
st.u64 [%rd570+8192], %rd1290;

BB32_602:
add.s64 %rd572, %rd567, 9216;
add.s64 %rd1624, %rd1624, 9216;
add.s64 %rd1623, %rd566, 9216;
mov.u64 %rd574, %rd1623;
sub.s64 %rd1300, %rd1623, %rd561;
setp.lt.s64	%p390, %rd1300, 0;
mov.u64 %rd1628, %rd574;
mov.u64 %rd1635, %rd572;
@%p390 bra BB32_582;

BB32_604:
bar.sync 0;
shl.b64 %rd1313, %rd1639, 3;
add.s64 %rd577, %rd387, %rd1313;
and.b64 %rd1314, %rd1639, 2305843009213693951;
cvt.u32.u64	%r29, %rd1639;
add.s64 %rd1315, %rd1314, %rd541;
cvt.u32.u64	%r146, %rd1315;
mov.u32 %r147, 9;
min.s32 %r30, %r146, %r147;
mov.u32 %r148, 0;
max.s32 %r31, %r30, %r148;
setp.gt.u32	%p391, %r31, 8;
@%p391 bra BB32_623;
bra.uni BB32_605;

BB32_623:
ld.u64 %rd1325, [%rd542];
st.local.u64 [%rd1], %rd1325;
ld.u64 %rd1326, [%rd542+8];
st.local.u64 [%rd1+8], %rd1326;
ld.u64 %rd1327, [%rd542+16];
st.local.u64 [%rd1+16], %rd1327;
ld.u64 %rd1328, [%rd542+24];
st.local.u64 [%rd1+24], %rd1328;
ld.u64 %rd1329, [%rd542+32];
st.local.u64 [%rd1+32], %rd1329;
ld.u64 %rd1330, [%rd542+40];
st.local.u64 [%rd1+40], %rd1330;
ld.u64 %rd1331, [%rd542+48];
st.local.u64 [%rd1+48], %rd1331;
ld.u64 %rd1332, [%rd542+56];
st.local.u64 [%rd1+56], %rd1332;
ld.u64 %rd1333, [%rd542+64];
st.local.u64 [%rd1+64], %rd1333;
bra.uni BB32_624;

BB32_605:
mov.u64 %rd578, %rd1;
setp.lt.s32	%p392, %r30, 1;
mov.u64 %rd1654, %rd578;
@%p392 bra BB32_607;

ld.u64 %rd1316, [%rd542];
st.local.u64 [%rd1], %rd1316;
mov.u64 %rd1654, %rd543;

BB32_607:
mov.u64 %rd1640, %rd1654;
mov.u64 %rd1653, %rd1640;
setp.lt.s32	%p393, %r31, 2;
@%p393 bra BB32_609;

ld.u64 %rd1317, [%rd542+8];
st.local.u64 [%rd1653], %rd1317;
add.s64 %rd1653, %rd1653, 8;

BB32_609:
mov.u64 %rd1652, %rd1653;
setp.lt.s32	%p394, %r31, 3;
@%p394 bra BB32_611;

ld.u64 %rd1318, [%rd542+16];
st.local.u64 [%rd1652], %rd1318;
add.s64 %rd1652, %rd1652, 8;

BB32_611:
mov.u64 %rd1651, %rd1652;
setp.lt.s32	%p395, %r31, 4;
@%p395 bra BB32_613;

ld.u64 %rd1319, [%rd542+24];
st.local.u64 [%rd1651], %rd1319;
add.s64 %rd1651, %rd1651, 8;

BB32_613:
mov.u64 %rd1650, %rd1651;
setp.lt.s32	%p396, %r31, 5;
@%p396 bra BB32_615;

ld.u64 %rd1320, [%rd542+32];
st.local.u64 [%rd1650], %rd1320;
add.s64 %rd1650, %rd1650, 8;

BB32_615:
mov.u64 %rd1649, %rd1650;
setp.lt.s32	%p397, %r31, 6;
@%p397 bra BB32_617;

ld.u64 %rd1321, [%rd542+40];
st.local.u64 [%rd1649], %rd1321;
add.s64 %rd1649, %rd1649, 8;

BB32_617:
mov.u64 %rd1648, %rd1649;
setp.lt.s32	%p398, %r31, 7;
@%p398 bra BB32_619;

ld.u64 %rd1322, [%rd542+48];
st.local.u64 [%rd1648], %rd1322;
add.s64 %rd1648, %rd1648, 8;

BB32_619:
mov.u64 %rd1647, %rd1648;
setp.lt.s32	%p399, %r31, 8;
@%p399 bra BB32_621;

ld.u64 %rd1323, [%rd542+56];
st.local.u64 [%rd1647], %rd1323;
add.s64 %rd1647, %rd1647, 8;

BB32_621:
setp.lt.s32	%p400, %r31, 9;
@%p400 bra BB32_624;

ld.u64 %rd1324, [%rd542+64];
st.local.u64 [%rd1647], %rd1324;

BB32_624:
setp.eq.s32	%p401, %r31, 0;
@%p401 bra BB32_641;

ld.local.u64 %rd1700, [%rd1];
mul.wide.u32 %rd1335, %r31, 8;
add.s64 %rd1336, %rd1335, 34359738360;
shr.u64 %rd1337, %rd1336, 3;
cvt.u32.u64	%r32, %rd1337;
setp.lt.s32	%p402, %r32, 1;
@%p402 bra BB32_627;

ld.local.u64 %rd1338, [%rd1+8];
add.s64 %rd1700, %rd1338, %rd1700;

BB32_627:
setp.lt.s32	%p403, %r32, 2;
@%p403 bra BB32_629;

ld.local.u64 %rd1339, [%rd1+16];
add.s64 %rd1700, %rd1339, %rd1700;

BB32_629:
setp.lt.s32	%p404, %r32, 3;
@%p404 bra BB32_631;

ld.local.u64 %rd1340, [%rd1+24];
add.s64 %rd1700, %rd1340, %rd1700;

BB32_631:
setp.lt.s32	%p405, %r32, 4;
@%p405 bra BB32_633;

ld.local.u64 %rd1341, [%rd1+32];
add.s64 %rd1700, %rd1341, %rd1700;

BB32_633:
setp.lt.s32	%p406, %r32, 5;
@%p406 bra BB32_635;

ld.local.u64 %rd1342, [%rd1+40];
add.s64 %rd1700, %rd1342, %rd1700;

BB32_635:
setp.lt.s32	%p407, %r32, 6;
@%p407 bra BB32_637;

ld.local.u64 %rd1343, [%rd1+48];
add.s64 %rd1700, %rd1343, %rd1700;

BB32_637:
setp.lt.s32	%p408, %r32, 7;
@%p408 bra BB32_639;

ld.local.u64 %rd1344, [%rd1+56];
add.s64 %rd1700, %rd1344, %rd1700;

BB32_639:
setp.lt.s32	%p409, %r32, 8;
@%p409 bra BB32_641;

ld.local.u64 %rd1345, [%rd1+64];
add.s64 %rd1700, %rd1345, %rd1700;

BB32_641:
bar.sync 0;
@%p401 bra BB32_643;

st.u64 [%rd540], %rd1700;

BB32_643:
bar.sync 0;
setp.gt.s32	%p411, %r29, 1151;
mov.u32 %r166, 128;
@%p411 bra BB32_645;

add.s32 %r150, %r29, 8;
mul.hi.s32 %r151, %r150, 954437177;
shr.u32 %r152, %r151, 31;
shr.s32 %r153, %r151, 1;
add.s32 %r166, %r153, %r152;

BB32_645:
setp.eq.s32	%p412, %r166, 128;
@%p412 bra BB32_683;
bra.uni BB32_646;

BB32_683:
@%p42 bra BB32_685;

ld.u64 %rd1357, [%rd387];
add.s64 %rd1358, %rd1357, %rd556;
st.u64 [%rd387], %rd1358;

BB32_685:
setp.lt.s32	%p40, %r1, 1;
ld.u64 %rd1656, [%rd540];
bar.sync 0;
@%p40 bra BB32_687;

ld.u64 %rd1359, [%rd540+-8];
add.s64 %rd1656, %rd1359, %rd1656;

BB32_687:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p442, %r1, 2;
@%p442 bra BB32_689;

ld.u64 %rd1360, [%rd540+-16];
add.s64 %rd1656, %rd1360, %rd1656;

BB32_689:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p443, %r1, 4;
@%p443 bra BB32_691;

ld.u64 %rd1361, [%rd540+-32];
add.s64 %rd1656, %rd1361, %rd1656;

BB32_691:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p444, %r1, 8;
@%p444 bra BB32_693;

ld.u64 %rd1362, [%rd540+-64];
add.s64 %rd1656, %rd1362, %rd1656;

BB32_693:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p445, %r1, 16;
@%p445 bra BB32_695;

ld.u64 %rd1363, [%rd540+-128];
add.s64 %rd1656, %rd1363, %rd1656;

BB32_695:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p446, %r1, 32;
@%p446 bra BB32_697;

ld.u64 %rd1364, [%rd540+-256];
add.s64 %rd1656, %rd1364, %rd1656;

BB32_697:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
setp.lt.s32	%p447, %r1, 64;
@%p447 bra BB32_699;

ld.u64 %rd1365, [%rd540+-512];
add.s64 %rd1656, %rd1365, %rd1656;

BB32_699:
bar.sync 0;
st.u64 [%rd540], %rd1656;
bar.sync 0;
ld.u64 %rd1688, [%rd387+1016];
mov.u64 %rd1678, %rd556;
@%p21 bra BB32_701;

ld.u64 %rd1678, [%rd540+-8];

BB32_701:
bar.sync 0;
st.u64 [%rd540], %rd1678;
bar.sync 0;
bra.uni BB32_702;

BB32_646:
@%p42 bra BB32_648;

ld.u64 %rd1346, [%rd387];
add.s64 %rd1347, %rd1346, %rd556;
st.u64 [%rd387], %rd1347;

BB32_648:
setp.ge.s32	%p414, %r1, %r166;
mov.u64 %rd1686, %rd556;
@%p414 bra BB32_650;

ld.u64 %rd612, [%rd540];
mov.u64 %rd1686, %rd612;

BB32_650:
mov.u64 %rd1671, %rd1686;
mov.u64 %rd1685, %rd1671;
bar.sync 0;
setp.le.s32	%p415, %r1, %r166;
setp.gt.s32	%p416, %r1, 0;
and.pred %p417, %p415, %p416;
@!%p417 bra BB32_652;
bra.uni BB32_651;

BB32_651:
ld.u64 %rd1348, [%rd540+-8];
add.s64 %rd1685, %rd1348, %rd1685;

BB32_652:
mov.u64 %rd1684, %rd1685;
bar.sync 0;
@%p414 bra BB32_654;

st.u64 [%rd540], %rd1684;

BB32_654:
setp.gt.s32	%p33, %r1, 1;
bar.sync 0;
setp.lt.s32	%p419, %r27, %r166;
and.pred %p420, %p419, %p33;
@!%p420 bra BB32_656;
bra.uni BB32_655;

BB32_655:
ld.u64 %rd1349, [%rd540+-16];
add.s64 %rd1684, %rd1349, %rd1684;

BB32_656:
mov.u64 %rd1683, %rd1684;
bar.sync 0;
@%p414 bra BB32_658;

st.u64 [%rd540], %rd1683;

BB32_658:
setp.gt.s32	%p34, %r1, 3;
bar.sync 0;
add.s32 %r154, %r27, -2;
setp.lt.s32	%p422, %r154, %r166;
and.pred %p423, %p422, %p34;
@!%p423 bra BB32_660;
bra.uni BB32_659;

BB32_659:
ld.u64 %rd1350, [%rd540+-32];
add.s64 %rd1683, %rd1350, %rd1683;

BB32_660:
mov.u64 %rd1682, %rd1683;
bar.sync 0;
@%p414 bra BB32_662;

st.u64 [%rd540], %rd1682;

BB32_662:
setp.gt.s32	%p35, %r1, 7;
bar.sync 0;
add.s32 %r155, %r27, -6;
setp.lt.s32	%p425, %r155, %r166;
and.pred %p426, %p425, %p35;
@!%p426 bra BB32_664;
bra.uni BB32_663;

BB32_663:
ld.u64 %rd1351, [%rd540+-64];
add.s64 %rd1682, %rd1351, %rd1682;

BB32_664:
mov.u64 %rd1681, %rd1682;
bar.sync 0;
@%p414 bra BB32_666;

st.u64 [%rd540], %rd1681;

BB32_666:
setp.gt.s32	%p36, %r1, 15;
bar.sync 0;
add.s32 %r156, %r27, -14;
setp.lt.s32	%p428, %r156, %r166;
and.pred %p429, %p428, %p36;
@!%p429 bra BB32_668;
bra.uni BB32_667;

BB32_667:
ld.u64 %rd1352, [%rd540+-128];
add.s64 %rd1681, %rd1352, %rd1681;

BB32_668:
mov.u64 %rd1680, %rd1681;
bar.sync 0;
@%p414 bra BB32_670;

st.u64 [%rd540], %rd1680;

BB32_670:
setp.gt.s32	%p37, %r1, 31;
bar.sync 0;
add.s32 %r157, %r27, -30;
setp.lt.s32	%p431, %r157, %r166;
and.pred %p432, %p431, %p37;
@!%p432 bra BB32_672;
bra.uni BB32_671;

BB32_671:
ld.u64 %rd1353, [%rd540+-256];
add.s64 %rd1680, %rd1353, %rd1680;

BB32_672:
mov.u64 %rd1679, %rd1680;
bar.sync 0;
@%p414 bra BB32_674;

st.u64 [%rd540], %rd1679;

BB32_674:
setp.gt.s32	%p38, %r1, 63;
bar.sync 0;
add.s32 %r158, %r27, -62;
setp.lt.s32	%p434, %r158, %r166;
and.pred %p435, %p434, %p38;
@!%p435 bra BB32_676;
bra.uni BB32_675;

BB32_675:
ld.u64 %rd1354, [%rd540+-512];
add.s64 %rd1679, %rd1354, %rd1679;

BB32_676:
bar.sync 0;
@%p414 bra BB32_678;

st.u64 [%rd540], %rd1679;

BB32_678:
setp.lt.s32	%p39, %r1, %r166;
bar.sync 0;
add.s32 %r159, %r166, -1;
mul.wide.s32 %rd1355, %r159, 8;
add.s64 %rd1356, %rd387, %rd1355;
ld.u64 %rd1688, [%rd1356];
not.pred %p437, %p39;
or.pred %p439, %p21, %p437;
selp.b64	%rd1655, %rd556, %rd1679, %p39;
@%p439 bra BB32_680;

ld.u64 %rd1655, [%rd540+-8];

BB32_680:
bar.sync 0;
@%p414 bra BB32_682;

st.u64 [%rd540], %rd1655;

BB32_682:
bar.sync 0;

BB32_702:
mov.u64 %rd1687, %rd1688;
@%p401 bra BB32_704;

ld.u64 %rd1700, [%rd540];

BB32_704:
bar.sync 0;
mul.wide.s32 %rd1366, %r31, 8;
add.s64 %rd653, %rd1, %rd1366;
setp.ge.u64	%p450, %rd1, %rd653;
@%p450 bra BB32_706;

ld.local.u64 %rd1367, [%rd1];
add.s64 %rd1700, %rd1367, %rd1700;
st.u64 [%rd542], %rd1700;

BB32_706:
setp.ge.u64	%p451, %rd543, %rd653;
@%p451 bra BB32_708;

ld.local.u64 %rd1368, [%rd1+8];
add.s64 %rd1700, %rd1368, %rd1700;
st.u64 [%rd542+8], %rd1700;

BB32_708:
add.s64 %rd1369, %rd543, 8;
setp.ge.u64	%p452, %rd1369, %rd653;
@%p452 bra BB32_710;

ld.local.u64 %rd1370, [%rd1+16];
add.s64 %rd1700, %rd1370, %rd1700;
st.u64 [%rd542+16], %rd1700;

BB32_710:
add.s64 %rd1371, %rd543, 16;
setp.ge.u64	%p453, %rd1371, %rd653;
@%p453 bra BB32_712;

ld.local.u64 %rd1372, [%rd1+24];
add.s64 %rd1700, %rd1372, %rd1700;
st.u64 [%rd542+24], %rd1700;

BB32_712:
add.s64 %rd1373, %rd543, 24;
setp.ge.u64	%p454, %rd1373, %rd653;
@%p454 bra BB32_714;

ld.local.u64 %rd1374, [%rd1+32];
add.s64 %rd1700, %rd1374, %rd1700;
st.u64 [%rd542+32], %rd1700;

BB32_714:
add.s64 %rd1375, %rd543, 32;
setp.ge.u64	%p455, %rd1375, %rd653;
@%p455 bra BB32_716;

ld.local.u64 %rd1376, [%rd1+40];
add.s64 %rd1700, %rd1376, %rd1700;
st.u64 [%rd542+40], %rd1700;

BB32_716:
add.s64 %rd1377, %rd543, 40;
setp.ge.u64	%p456, %rd1377, %rd653;
@%p456 bra BB32_718;

ld.local.u64 %rd1378, [%rd1+48];
add.s64 %rd1700, %rd1378, %rd1700;
st.u64 [%rd542+48], %rd1700;

BB32_718:
add.s64 %rd1379, %rd543, 48;
setp.ge.u64	%p457, %rd1379, %rd653;
@%p457 bra BB32_720;

ld.local.u64 %rd1380, [%rd1+56];
add.s64 %rd1700, %rd1380, %rd1700;
st.u64 [%rd542+56], %rd1700;

BB32_720:
add.s64 %rd1381, %rd543, 56;
setp.ge.u64	%p458, %rd1381, %rd653;
@%p458 bra BB32_722;

ld.local.u64 %rd1382, [%rd1+64];
add.s64 %rd1383, %rd1382, %rd1700;
st.u64 [%rd542+64], %rd1383;

BB32_722:
bar.sync 0;
@%p378 bra BB32_745;
bra.uni BB32_723;

BB32_745:
shl.b64 %rd1405, %rd539, 3;
add.s64 %rd1406, %rd1620, %rd1405;
ld.u64 %rd1407, [%rd540];
st.global.u64 [%rd1406], %rd1407;
ld.u64 %rd1408, [%rd540+1024];
st.global.u64 [%rd1406+1024], %rd1408;
ld.u64 %rd1409, [%rd540+2048];
st.global.u64 [%rd1406+2048], %rd1409;
ld.u64 %rd1410, [%rd540+3072];
st.global.u64 [%rd1406+3072], %rd1410;
ld.u64 %rd1411, [%rd540+4096];
st.global.u64 [%rd1406+4096], %rd1411;
ld.u64 %rd1412, [%rd540+5120];
st.global.u64 [%rd1406+5120], %rd1412;
ld.u64 %rd1413, [%rd540+6144];
st.global.u64 [%rd1406+6144], %rd1413;
ld.u64 %rd1414, [%rd540+7168];
st.global.u64 [%rd1406+7168], %rd1414;
ld.u64 %rd1415, [%rd540+8192];
st.global.u64 [%rd1406+8192], %rd1415;
bra.uni BB32_746;

BB32_723:
mul.lo.s64 %rd1384, %rd1616, 1152;
add.s64 %rd1385, %rd553, %rd1384;
shl.b64 %rd1386, %rd1385, 3;
add.s64 %rd1701, %rd2, %rd1386;
mov.u64 %rd1702, %rd387;
setp.ge.u64	%p459, %rd387, %rd577;
@%p459 bra BB32_746;

BB32_724:
sub.s64 %rd674, %rd577, %rd1702;
setp.gt.s64	%p460, %rd674, 9208;
add.s64 %rd675, %rd1702, %rd552;
@%p460 bra BB32_743;
bra.uni BB32_725;

BB32_743:
ld.u64 %rd1396, [%rd675];
st.global.u64 [%rd1701+8], %rd1396;
ld.u64 %rd1397, [%rd675+1024];
st.global.u64 [%rd1701+1032], %rd1397;
ld.u64 %rd1398, [%rd675+2048];
st.global.u64 [%rd1701+2056], %rd1398;
ld.u64 %rd1399, [%rd675+3072];
st.global.u64 [%rd1701+3080], %rd1399;
ld.u64 %rd1400, [%rd675+4096];
st.global.u64 [%rd1701+4104], %rd1400;
ld.u64 %rd1401, [%rd675+5120];
st.global.u64 [%rd1701+5128], %rd1401;
ld.u64 %rd1402, [%rd675+6144];
st.global.u64 [%rd1701+6152], %rd1402;
ld.u64 %rd1403, [%rd675+7168];
st.global.u64 [%rd1701+7176], %rd1403;
ld.u64 %rd1404, [%rd675+8192];
st.global.u64 [%rd1701+8200], %rd1404;
bra.uni BB32_744;

BB32_725:
shr.s64 %rd676, %rd674, 3;
setp.ge.s64	%p461, %rd539, %rd676;
@%p461 bra BB32_727;

ld.u64 %rd1387, [%rd675];
st.global.u64 [%rd1701+8], %rd1387;

BB32_727:
setp.ge.s64	%p462, %rd544, %rd676;
@%p462 bra BB32_729;

ld.u64 %rd1388, [%rd675+1024];
st.global.u64 [%rd1701+1032], %rd1388;

BB32_729:
setp.ge.s64	%p463, %rd545, %rd676;
@%p463 bra BB32_731;

ld.u64 %rd1389, [%rd675+2048];
st.global.u64 [%rd1701+2056], %rd1389;

BB32_731:
setp.ge.s64	%p464, %rd546, %rd676;
@%p464 bra BB32_733;

ld.u64 %rd1390, [%rd675+3072];
st.global.u64 [%rd1701+3080], %rd1390;

BB32_733:
setp.ge.s64	%p465, %rd547, %rd676;
@%p465 bra BB32_735;

ld.u64 %rd1391, [%rd675+4096];
st.global.u64 [%rd1701+4104], %rd1391;

BB32_735:
setp.ge.s64	%p466, %rd548, %rd676;
@%p466 bra BB32_737;

ld.u64 %rd1392, [%rd675+5120];
st.global.u64 [%rd1701+5128], %rd1392;

BB32_737:
setp.ge.s64	%p467, %rd549, %rd676;
@%p467 bra BB32_739;

ld.u64 %rd1393, [%rd675+6144];
st.global.u64 [%rd1701+6152], %rd1393;

BB32_739:
setp.ge.s64	%p468, %rd550, %rd676;
@%p468 bra BB32_741;

ld.u64 %rd1394, [%rd675+7168];
st.global.u64 [%rd1701+7176], %rd1394;

BB32_741:
setp.ge.s64	%p469, %rd551, %rd676;
@%p469 bra BB32_744;

ld.u64 %rd1395, [%rd675+8192];
st.global.u64 [%rd1701+8200], %rd1395;

BB32_744:
add.s64 %rd1702, %rd1702, 9216;
add.s64 %rd1701, %rd1701, 9216;
setp.lt.u64	%p470, %rd1702, %rd577;
@%p470 bra BB32_724;

BB32_746:
bar.sync 0;
add.s64 %rd1636, %rd558, 9216;
add.s64 %rd1620, %rd1620, 9216;
add.s64 %rd1617, %rd557, 9216;
mov.u64 %rd1629, %rd1617;
sub.s64 %rd1416, %rd1617, %rd10;
setp.lt.s64	%p471, %rd1416, 0;
add.s64 %rd1616, %rd1616, 1;
@%p471 bra BB32_579;

BB32_747:
@%p42 bra BB32_763;


	{ 
.reg .pred p; 
isspacep.shared p, %rd387; 
selp.u32 %r160, 1, 0, p; 
} 


	setp.eq.s32	%p473, %r160, 0;
@%p473 bra BB32_762;

mov.u64 %rd1418, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd1419, %rd1418;
sub.s64 %rd685, %rd387, %rd1419;
setp.eq.s64	%p474, %rd387, 0;
@%p474 bra BB32_763;

add.s64 %rd1420, %rd685, -16;
add.s64 %rd1422, %rd1418, %rd1420;
add.s64 %rd687, %rd1419, %rd1420;
ld.shared.u8 %rs49, [%rd1422];
or.b16 %rs50, %rs49, 1;
st.shared.u8 [%rd1422], %rs50;
ld.shared.u64 %rd688, [%rd1422+8];
setp.eq.s64	%p475, %rd688, 0;
mov.u64 %rd1706, %rd687;
@%p475 bra BB32_756;

mov.u64 %rd689, %rd687;
ld.u8 %rs51, [%rd688];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p476, %rs52, 1;
mov.u64 %rd1706, %rd689;
@!%p476 bra BB32_756;
bra.uni BB32_752;

BB32_752:
ld.u64 %rd691, [%rd688];
shr.u64 %rd692, %rd691, 1;
add.s64 %rd693, %rd688, 16;
add.s64 %rd694, %rd693, %rd692;
ld.shared.u64 %rd1424, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p477, %rd694, %rd1424;
mov.u64 %rd1706, %rd688;
@%p477 bra BB32_756;

ld.u8 %rs53, [%rd694];
and.b16 %rs54, %rs53, 1;
setp.eq.b16	%p478, %rs54, 1;
mov.u64 %rd1703, %rd688;
mov.u64 %rd1706, %rd1703;
@!%p478 bra BB32_756;
bra.uni BB32_754;

BB32_754:
ld.u64 %rd1425, [%rd694];
shr.u64 %rd1426, %rd1425, 1;
add.s64 %rd1427, %rd1426, %rd692;
add.s64 %rd1428, %rd1427, 16;
shl.b64 %rd1429, %rd1428, 1;
and.b64 %rd1430, %rd691, 1;
or.b64 %rd1431, %rd1429, %rd1430;
st.u64 [%rd688], %rd1431;
and.b64 %rd695, %rd1428, 9223372036854775807;
add.s64 %rd1432, %rd693, %rd695;
ld.shared.u64 %rd1433, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p479, %rd1432, %rd1433;
mov.u64 %rd1704, %rd688;
mov.u64 %rd1706, %rd1704;
@%p479 bra BB32_756;

add.s64 %rd1434, %rd695, %rd693;
st.u64 [%rd1434+8], %rd688;
mov.u64 %rd1706, %rd688;

BB32_756:
ld.u64 %rd698, [%rd1706];
shr.u64 %rd699, %rd698, 1;
add.s64 %rd700, %rd1706, 16;
add.s64 %rd701, %rd700, %rd699;
ld.shared.u64 %rd1435, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p480, %rd701, %rd1435;
@%p480 bra BB32_760;

ld.u8 %rs55, [%rd701];
and.b16 %rs56, %rs55, 1;
setp.eq.b16	%p481, %rs56, 1;
@!%p481 bra BB32_763;
bra.uni BB32_758;

BB32_758:
ld.u64 %rd1436, [%rd701];
shr.u64 %rd1437, %rd1436, 1;
add.s64 %rd1438, %rd1437, %rd699;
add.s64 %rd1439, %rd1438, 16;
shl.b64 %rd1440, %rd1439, 1;
and.b64 %rd1441, %rd698, 1;
or.b64 %rd1442, %rd1440, %rd1441;
st.u64 [%rd1706], %rd1442;
and.b64 %rd702, %rd1439, 9223372036854775807;
add.s64 %rd1443, %rd700, %rd702;
ld.shared.u64 %rd1444, [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8];
setp.eq.s64	%p482, %rd1443, %rd1444;
@%p482 bra BB32_763;

add.s64 %rd1445, %rd702, %rd700;
st.u64 [%rd1445+8], %rd1706;
bra.uni BB32_763;

BB32_762:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd387;
call.uni 
free, 
(
param0
);


	}

BB32_763:
bar.sync 0;

BB32_764:
ret;

BB32_760:
setp.lt.u64	%p483, %rd701, %rd1706;
@%p483 bra BB32_763;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd1706;
bra.uni BB32_763;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEEjSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB33_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB33_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB33_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB33_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB33_4;

BB33_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlSK_NS_9null_typeESL_SL_SL_SL_SL_SL_SL_EEEENS_6detail16wrapped_functionINSO_23unary_transform_functorINS_8identityIlEEEEvEElSL_SL_SL_SL_SL_SL_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB34_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB34_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB34_4;

BB34_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB34_3;

BB34_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB35_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd12;

BB35_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB35_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd21, %rd15, %rd17;
add.s64 %rd20, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB35_4:
ld.global.u64 %rd18, [%rd21];
st.global.u64 [%rd20], %rd18;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB35_4;

BB35_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPlNS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESN_EENS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIlEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB36_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd19;

BB36_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd27, %rd1, %rd22;
add.s64 %rd26, %rd2, %rd22;
setp.ge.s64	%p4, %rd25, %rd16;
@%p4 bra BB36_4;

BB36_3:
ld.global.u64 %rd23, [%rd27];
st.global.u64 [%rd26], %rd23;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p5, %rd25, %rd16;
@%p5 bra BB36_3;

BB36_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<28>;
.reg .b64 %rd<31>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+44];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEEjST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd15, %rd14;
setp.eq.s64	%p2, %rd15, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB37_2;

cvt.s64.s32	%rd16, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r24;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd18, %rd17;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd18;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd16;

BB37_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r27, %r5, %r4, %r1;
setp.ge.u32	%p4, %r27, %r10;
@%p4 bra BB37_5;

cvta.to.global.u64 %rd19, %rd11;
cvta.to.global.u64 %rd20, %rd12;
cvta.to.global.u64 %rd21, %rd13;
mul.wide.u32 %rd22, %r27, 8;
add.s64 %rd30, %rd19, %rd22;
add.s64 %rd29, %rd20, %rd22;
mul.wide.u32 %rd23, %r27, 4;
add.s64 %rd28, %rd21, %rd23;
cvt.u64.u32	%rd4, %r6;

BB37_4:
ld.global.u64 %rd24, [%rd29];
ld.global.u64 %rd25, [%rd30];
setp.ne.s64	%p5, %rd25, %rd24;
selp.u32	%r26, 1, 0, %p5;
st.global.u32 [%rd28], %r26;
shl.b64 %rd26, %rd4, 3;
add.s64 %rd30, %rd30, %rd26;
add.s64 %rd29, %rd29, %rd26;
shl.b64 %rd27, %rd4, 2;
add.s64 %rd28, %rd28, %rd27;
add.s32 %r27, %r27, %r6;
setp.lt.u32	%p6, %r27, %r10;
@%p6 bra BB37_4;

BB37_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<23>;
.reg .b64 %rd<37>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd20, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd19, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESO_EEEESQ_NSL_INSM_IiSN_SO_SO_EEEENS_9null_typeEST_ST_ST_ST_ST_ST_EEEENSK_16wrapped_functionINSK_24binary_transform_functorINSK_13binary_negateINS_8equal_toIlEEEEEEvEElST_ST_ST_ST_ST_ST_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE;
cvta.shared.u64 %rd23, %rd22;
setp.eq.s64	%p2, %rd23, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB38_2;

cvt.s64.s32	%rd24, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE], %r18;
mov.u64 %rd25, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd26, %rd25;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+8], %rd26;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail69_GLOBAL__N__45_tmpxft_00005b39_00000000_7_unique_ops_cpp1_ii_76af197c19s_on_chip_allocatorE+16], %rd24;

BB38_2:
cvta.to.global.u64 %rd1, %rd18;
cvta.to.global.u64 %rd2, %rd19;
cvta.to.global.u64 %rd3, %rd20;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd5, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd33, %r21;
mul.wide.s32 %rd27, %r21, 8;
add.s64 %rd36, %rd1, %rd27;
add.s64 %rd35, %rd2, %rd27;
mul.wide.s32 %rd28, %r21, 4;
add.s64 %rd34, %rd3, %rd28;
setp.ge.s64	%p4, %rd33, %rd21;
@%p4 bra BB38_4;

BB38_3:
ld.global.u64 %rd29, [%rd35];
ld.global.u64 %rd30, [%rd36];
setp.ne.s64	%p5, %rd30, %rd29;
selp.u32	%r22, 1, 0, %p5;
st.global.u32 [%rd34], %r22;
shl.b64 %rd31, %rd5, 3;
add.s64 %rd36, %rd36, %rd31;
add.s64 %rd35, %rd35, %rd31;
shl.b64 %rd32, %rd5, 2;
add.s64 %rd34, %rd34, %rd32;
add.s64 %rd33, %rd33, %rd5;
setp.lt.s64	%p6, %rd33, %rd21;
@%p6 bra BB38_3;

BB38_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESF_EEEElSF_EENSC_INSD_IlSE_SF_SF_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESF_EEEElSF_EENSC_INSD_IlSE_SF_SF_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0[80]
)
{
.reg .pred %p<25>;
.reg .b16 %rs<26>;
.reg .b32 %r<38>;
.reg .b64 %rd<94>;


ld.param.u32 %r1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESF_EEEElSF_EENSC_INSD_IlSE_SF_SF_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+72];
ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESF_EEEElSF_EENSC_INSD_IlSE_SF_SF_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+64];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESF_EEEElSF_EENSC_INSD_IlSE_SF_SF_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+56];
ld.param.u64 %rd43, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESF_EEEElSF_EENSC_INSD_IlSE_SF_SF_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+32];
ld.param.u64 %rd42, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESF_EEEElSF_EENSC_INSD_IlSE_SF_SF_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+16];
ld.param.u64 %rd4, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESF_EEEElSF_EENSC_INSD_IlSE_SF_SF_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0+48];
ld.param.u64 %rd41, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_36commutative_reduce_intervals_closureINS_18transform_iteratorINS_6detail21predicate_to_integralINS_8identityIiEElEENS7_15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESF_EEEElSF_EENSC_INSD_IlSE_SF_SF_EEEENS_4plusIlEENS0_6detail8internal21uniform_decompositionIlEENS3_20blocked_thread_arrayEEEEEvT__param_0];
cvta.to.global.u64 %rd1, %rd41;
mov.u32 %r19, %ctaid.x;
cvt.u64.u32	%rd3, %r19;
setp.lt.s64	%p1, %rd3, %rd4;
@%p1 bra BB39_2;
bra.uni BB39_1;

BB39_2:
mul.lo.s64 %rd85, %rd3, %rd2;
add.s64 %rd86, %rd85, %rd2;
bra.uni BB39_3;

BB39_1:
sub.s64 %rd48, %rd3, %rd4;
mul.lo.s64 %rd49, %rd48, %rd46;
mul.lo.s64 %rd50, %rd2, %rd4;
add.s64 %rd85, %rd49, %rd50;
add.s64 %rd51, %rd85, %rd46;
min.s64 %rd86, %rd51, %rd43;

BB39_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd52, %r2;
add.s64 %rd11, %rd52, %rd85;
shl.b64 %rd53, %rd11, 2;
add.s64 %rd12, %rd1, %rd53;
sub.s64 %rd14, %rd86, %rd85;
mov.u32 %r20, %ntid.x;
cvt.u64.u32	%rd15, %r20;
setp.lt.s64	%p2, %rd14, %rd15;
mul.wide.u32 %rd54, %r2, 8;
mov.u64 %rd55, _ZN6thrust6system4cuda6detail4smemE;
add.s64 %rd16, %rd55, %rd54;
@%p2 bra BB39_13;
bra.uni BB39_4;

BB39_13:
cvt.u64.u32	%rd27, %r1;
min.s64 %rd64, %rd14, %rd27;
setp.ge.s64	%p13, %rd52, %rd64;
@%p13 bra BB39_17;

ld.global.u32 %r26, [%rd12];
setp.ne.s32	%p14, %r26, 0;
selp.u64	%rd92, 1, 0, %p14;
add.s64 %rd90, %rd11, %rd27;
shl.b64 %rd66, %rd90, 2;
add.s64 %rd91, %rd1, %rd66;
setp.ge.s64	%p15, %rd90, %rd86;
@%p15 bra BB39_16;

BB39_15:
ld.global.u32 %r27, [%rd91];
setp.ne.s32	%p16, %r27, 0;
selp.u64	%rd67, 1, 0, %p16;
add.s64 %rd92, %rd67, %rd92;
shl.b64 %rd68, %rd27, 2;
add.s64 %rd91, %rd91, %rd68;
add.s64 %rd90, %rd90, %rd27;
setp.lt.s64	%p17, %rd90, %rd86;
@%p17 bra BB39_15;

BB39_16:
st.shared.u64 [%rd16], %rd92;
bra.uni BB39_17;

BB39_4:
ld.global.u32 %r21, [%rd12];
setp.ne.s32	%p3, %r21, 0;
selp.u64	%rd89, 1, 0, %p3;
add.s64 %rd87, %rd11, %rd15;
shl.b64 %rd56, %rd87, 2;
add.s64 %rd88, %rd1, %rd56;
setp.ge.s64	%p4, %rd87, %rd86;
@%p4 bra BB39_6;

BB39_5:
ld.global.u32 %r22, [%rd88];
setp.ne.s32	%p5, %r22, 0;
selp.u64	%rd57, 1, 0, %p5;
add.s64 %rd89, %rd57, %rd89;
shl.b64 %rd58, %rd15, 2;
add.s64 %rd88, %rd88, %rd58;
add.s64 %rd87, %rd87, %rd15;
setp.lt.s64	%p6, %rd87, %rd86;
@%p6 bra BB39_5;

BB39_6:
setp.ge.u32	%p7, %r2, %r1;
@%p7 bra BB39_8;

st.shared.u64 [%rd16], %rd89;

BB39_8:
cvt.u32.u64	%r23, %rd15;
setp.ge.u32	%p8, %r1, %r23;
@%p8 bra BB39_17;

mov.u32 %r34, %r1;
mov.u32 %r35, %r1;

BB39_10:
mov.u32 %r4, %r35;
bar.sync 0;
add.s32 %r6, %r4, %r1;
setp.lt.u32	%p9, %r2, %r6;
setp.ge.u32	%p10, %r2, %r34;
and.pred %p11, %p9, %p10;
@!%p11 bra BB39_12;
bra.uni BB39_11;

BB39_11:
sub.s32 %r24, %r2, %r34;
mul.wide.u32 %rd59, %r24, 8;
add.s64 %rd61, %rd55, %rd59;
ld.shared.u64 %rd62, [%rd61];
add.s64 %rd63, %rd62, %rd89;
st.shared.u64 [%rd61], %rd63;

BB39_12:
add.s32 %r34, %r34, %r1;
setp.lt.u32	%p12, %r34, %r20;
mov.u32 %r35, %r6;
@%p12 bra BB39_10;

BB39_17:
bar.sync 0;
cvt.u64.u32	%rd69, %r1;
min.s64 %rd70, %rd69, %rd14;
cvt.u32.u64	%r37, %rd70;
setp.ge.u32	%p18, %r20, %r37;
@%p18 bra BB39_22;

add.s32 %r36, %r20, %r2;
setp.ge.u32	%p19, %r36, %r37;
@%p19 bra BB39_21;

ld.shared.u64 %rd93, [%rd16];

BB39_20:
mul.wide.u32 %rd71, %r36, 8;
add.s64 %rd73, %rd55, %rd71;
ld.shared.u64 %rd74, [%rd73];
add.s64 %rd93, %rd74, %rd93;
st.shared.u64 [%rd16], %rd93;
add.s32 %r36, %r36, %r20;
setp.lt.u32	%p20, %r36, %r37;
@%p20 bra BB39_20;

BB39_21:
bar.sync 0;

BB39_22:
setp.lt.u32	%p21, %r37, 2;
@%p21 bra BB39_27;

not.b32 %r13, %r2;

BB39_24:
shr.u32 %r16, %r37, 1;
setp.ge.u32	%p22, %r2, %r16;
@%p22 bra BB39_26;

add.s32 %r30, %r37, %r13;
mul.wide.u32 %rd75, %r30, 8;
add.s64 %rd77, %rd55, %rd75;
ld.shared.u64 %rd78, [%rd77];
ld.shared.u64 %rd79, [%rd16];
add.s64 %rd80, %rd78, %rd79;
st.shared.u64 [%rd16], %rd80;

BB39_26:
bar.sync 0;
sub.s32 %r37, %r37, %r16;
setp.gt.u32	%p23, %r37, 1;
@%p23 bra BB39_24;

BB39_27:
setp.ne.s32	%p24, %r2, 0;
@%p24 bra BB39_29;

cvta.to.global.u64 %rd81, %rd42;
mul.wide.u32 %rd82, %r19, 8;
add.s64 %rd83, %rd81, %rd82;
ld.shared.u64 %rd84, [_ZN6thrust6system4cuda6detail4smemE];
st.global.u64 [%rd83], %rd84;

BB39_29:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .b32 %r<91>;
.reg .b64 %rd<146>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESB_EEEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEESD_lSB_EENS8_INS9_IlSA_SB_SB_EEEENS0_6detail8internal21uniform_decompositionIlEENS5_INS6_IPiNS8_INS_10device_ptrIiEEEESE_SE_SE_SE_SE_SE_SE_SE_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_230775_43_non_const_sdata[1024];

ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd52, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd49, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+40];
ld.param.u64 %rd48, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+16];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
ld.param.u64 %rd54, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESD_EEEESF_NS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESF_lSD_EENSA_INSB_IlSC_SD_SD_EEEENS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPiNSA_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
cvta.to.global.u64 %rd145, %rd54;
cvta.to.global.u64 %rd144, %rd55;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd5, %r1;
setp.lt.s64	%p1, %rd5, %rd1;
@%p1 bra BB40_2;
bra.uni BB40_1;

BB40_2:
mul.lo.s64 %rd136, %rd5, %rd2;
add.s64 %rd137, %rd136, %rd2;
bra.uni BB40_3;

BB40_1:
sub.s64 %rd57, %rd5, %rd1;
mul.lo.s64 %rd58, %rd57, %rd52;
mul.lo.s64 %rd59, %rd2, %rd1;
add.s64 %rd136, %rd58, %rd59;
add.s64 %rd60, %rd136, %rd52;
min.s64 %rd137, %rd60, %rd49;

BB40_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd12, %r2;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB40_5;

cvta.to.global.u64 %rd61, %rd48;
add.s32 %r42, %r1, -1;
mul.wide.u32 %rd62, %r42, 8;
add.s64 %rd63, %rd61, %rd62;
ld.global.u64 %rd64, [%rd63];
shl.b64 %rd65, %rd64, 2;
add.s64 %rd145, %rd145, %rd65;
add.s64 %rd144, %rd144, %rd65;

BB40_5:
cvta.to.global.u64 %rd66, %rd45;
cvta.to.global.u64 %rd67, %rd46;
cvta.to.global.u64 %rd68, %rd47;
mov.u64 %rd139, %rd136;
add.s64 %rd69, %rd12, %rd136;
shl.b64 %rd70, %rd69, 2;
add.s64 %rd141, %rd66, %rd70;
add.s64 %rd142, %rd67, %rd70;
add.s64 %rd143, %rd68, %rd70;
add.s64 %rd140, %rd136, 256;
setp.gt.s64	%p3, %rd140, %rd137;
@%p3 bra BB40_25;

BB40_6:
mov.u64 %rd138, %rd140;
mov.u64 %rd139, %rd138;
ld.global.u32 %r3, [%rd143];
setp.ne.s32	%p4, %r3, 0;
selp.u32	%r43, 1, 0, %p4;
mul.wide.u32 %rd71, %r2, 4;
mov.u64 %rd72, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESB_EEEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEESD_lSB_EENS8_INS9_IlSA_SB_SB_EEEENS0_6detail8internal21uniform_decompositionIlEENS5_INS6_IPiNS8_INS_10device_ptrIiEEEESE_SE_SE_SE_SE_SE_SE_SE_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_230775_43_non_const_sdata;
add.s64 %rd29, %rd72, %rd71;
st.shared.u32 [%rd29], %r43;
bar.sync 0;
ld.shared.u32 %r88, [%rd29];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB40_8;

add.s32 %r44, %r2, -1;
mul.wide.u32 %rd73, %r44, 4;
add.s64 %rd75, %rd72, %rd73;
ld.shared.u32 %r45, [%rd75];
add.s32 %r88, %r45, %r88;

BB40_8:
bar.sync 0;
st.shared.u32 [%rd29], %r88;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB40_10;

add.s32 %r46, %r2, -2;
mul.wide.u32 %rd78, %r46, 4;
add.s64 %rd80, %rd72, %rd78;
ld.shared.u32 %r47, [%rd80];
add.s32 %r88, %r47, %r88;

BB40_10:
bar.sync 0;
st.shared.u32 [%rd29], %r88;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB40_12;

add.s32 %r48, %r2, -4;
mul.wide.u32 %rd81, %r48, 4;
add.s64 %rd83, %rd72, %rd81;
ld.shared.u32 %r49, [%rd83];
add.s32 %r88, %r49, %r88;

BB40_12:
bar.sync 0;
st.shared.u32 [%rd29], %r88;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB40_14;

add.s32 %r50, %r2, -8;
mul.wide.u32 %rd84, %r50, 4;
add.s64 %rd86, %rd72, %rd84;
ld.shared.u32 %r51, [%rd86];
add.s32 %r88, %r51, %r88;

BB40_14:
bar.sync 0;
st.shared.u32 [%rd29], %r88;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB40_16;

add.s32 %r52, %r2, -16;
mul.wide.u32 %rd87, %r52, 4;
add.s64 %rd89, %rd72, %rd87;
ld.shared.u32 %r53, [%rd89];
add.s32 %r88, %r53, %r88;

BB40_16:
bar.sync 0;
st.shared.u32 [%rd29], %r88;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB40_18;

add.s32 %r54, %r2, -32;
mul.wide.u32 %rd90, %r54, 4;
add.s64 %rd92, %rd72, %rd90;
ld.shared.u32 %r55, [%rd92];
add.s32 %r88, %r55, %r88;

BB40_18:
bar.sync 0;
st.shared.u32 [%rd29], %r88;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB40_20;

add.s32 %r56, %r2, -64;
mul.wide.u32 %rd93, %r56, 4;
add.s64 %rd95, %rd72, %rd93;
ld.shared.u32 %r57, [%rd95];
add.s32 %r88, %r57, %r88;

BB40_20:
bar.sync 0;
st.shared.u32 [%rd29], %r88;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB40_22;

add.s32 %r58, %r2, -128;
mul.wide.u32 %rd96, %r58, 4;
add.s64 %rd98, %rd72, %rd96;
ld.shared.u32 %r59, [%rd98];
add.s32 %r88, %r59, %r88;

BB40_22:
bar.sync 0;
st.shared.u32 [%rd29], %r88;
bar.sync 0;
setp.eq.s32	%p13, %r3, 0;
@%p13 bra BB40_24;

ld.shared.u32 %r60, [%rd29];
add.s32 %r61, %r60, -1;
mul.wide.u32 %rd102, %r61, 4;
add.s64 %rd103, %rd145, %rd102;
add.s64 %rd104, %rd144, %rd102;
ld.global.u32 %r62, [%rd141];
st.global.u32 [%rd103], %r62;
ld.global.u32 %r63, [%rd142];
st.global.u32 [%rd104], %r63;

BB40_24:
add.s64 %rd141, %rd141, 1024;
add.s64 %rd142, %rd142, 1024;
add.s64 %rd143, %rd143, 1024;
ld.shared.u32 %r64, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESB_EEEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEESD_lSB_EENS8_INS9_IlSA_SB_SB_EEEENS0_6detail8internal21uniform_decompositionIlEENS5_INS6_IPiNS8_INS_10device_ptrIiEEEESE_SE_SE_SE_SE_SE_SE_SE_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_230775_43_non_const_sdata+1020];
mul.wide.u32 %rd105, %r64, 4;
add.s64 %rd145, %rd145, %rd105;
add.s64 %rd144, %rd144, %rd105;
bar.sync 0;
add.s64 %rd140, %rd139, 256;
setp.le.s64	%p14, %rd140, %rd137;
@%p14 bra BB40_6;

BB40_25:
setp.ge.s64	%p15, %rd139, %rd137;
@%p15 bra BB40_46;

add.s64 %rd106, %rd139, %rd12;
mov.u32 %r89, 0;
setp.ge.s64	%p16, %rd106, %rd137;
@%p16 bra BB40_28;

ld.global.u32 %r67, [%rd143];
setp.ne.s32	%p17, %r67, 0;
selp.u32	%r89, 1, 0, %p17;

BB40_28:
shl.b64 %rd107, %rd12, 2;
mov.u64 %rd108, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIiNS2_17execute_on_streamENS_11use_defaultESB_EEEESD_NS_9null_typeESE_SE_SE_SE_SE_SE_SE_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEESD_lSB_EENS8_INS9_IlSA_SB_SB_EEEENS0_6detail8internal21uniform_decompositionIlEENS5_INS6_IPiNS8_INS_10device_ptrIiEEEESE_SE_SE_SE_SE_SE_SE_SE_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_230775_43_non_const_sdata;
add.s64 %rd44, %rd108, %rd107;
st.shared.u32 [%rd44], %r89;
bar.sync 0;
ld.shared.u32 %r90, [%rd44];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB40_30;

add.s32 %r68, %r2, -1;
mul.wide.u32 %rd109, %r68, 4;
add.s64 %rd111, %rd108, %rd109;
ld.shared.u32 %r69, [%rd111];
add.s32 %r90, %r69, %r90;

BB40_30:
bar.sync 0;
st.shared.u32 [%rd44], %r90;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB40_32;

add.s32 %r70, %r2, -2;
mul.wide.u32 %rd112, %r70, 4;
add.s64 %rd114, %rd108, %rd112;
ld.shared.u32 %r71, [%rd114];
add.s32 %r90, %r71, %r90;

BB40_32:
bar.sync 0;
st.shared.u32 [%rd44], %r90;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB40_34;

add.s32 %r72, %r2, -4;
mul.wide.u32 %rd115, %r72, 4;
add.s64 %rd117, %rd108, %rd115;
ld.shared.u32 %r73, [%rd117];
add.s32 %r90, %r73, %r90;

BB40_34:
bar.sync 0;
st.shared.u32 [%rd44], %r90;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB40_36;

add.s32 %r74, %r2, -8;
mul.wide.u32 %rd118, %r74, 4;
add.s64 %rd120, %rd108, %rd118;
ld.shared.u32 %r75, [%rd120];
add.s32 %r90, %r75, %r90;

BB40_36:
bar.sync 0;
st.shared.u32 [%rd44], %r90;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB40_38;

add.s32 %r76, %r2, -16;
mul.wide.u32 %rd121, %r76, 4;
add.s64 %rd123, %rd108, %rd121;
ld.shared.u32 %r77, [%rd123];
add.s32 %r90, %r77, %r90;

BB40_38:
bar.sync 0;
st.shared.u32 [%rd44], %r90;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB40_40;

add.s32 %r78, %r2, -32;
mul.wide.u32 %rd124, %r78, 4;
add.s64 %rd126, %rd108, %rd124;
ld.shared.u32 %r79, [%rd126];
add.s32 %r90, %r79, %r90;

BB40_40:
bar.sync 0;
st.shared.u32 [%rd44], %r90;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB40_42;

add.s32 %r80, %r2, -64;
mul.wide.u32 %rd127, %r80, 4;
add.s64 %rd129, %rd108, %rd127;
ld.shared.u32 %r81, [%rd129];
add.s32 %r90, %r81, %r90;

BB40_42:
bar.sync 0;
st.shared.u32 [%rd44], %r90;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB40_44;

add.s32 %r82, %r2, -128;
mul.wide.u32 %rd130, %r82, 4;
add.s64 %rd132, %rd108, %rd130;
ld.shared.u32 %r83, [%rd132];
add.s32 %r90, %r83, %r90;

BB40_44:
bar.sync 0;
st.shared.u32 [%rd44], %r90;
bar.sync 0;
setp.eq.s32	%p26, %r89, 0;
@%p26 bra BB40_46;

ld.shared.u32 %r84, [%rd44];
add.s32 %r85, %r84, -1;
mul.wide.u32 %rd133, %r85, 4;
add.s64 %rd134, %rd145, %rd133;
add.s64 %rd135, %rd144, %rd133;
ld.global.u32 %r86, [%rd141];
st.global.u32 [%rd134], %r86;
ld.global.u32 %r87, [%rd142];
st.global.u32 [%rd135], %r87;

BB40_46:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0[104]
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<27>;
.reg .b16 %rs<33>;
.reg .b32 %r<89>;
.reg .b64 %rd<153>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESB_EEEENS8_INS9_IiSA_SB_SB_EEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEESF_lSB_EESD_NS0_6detail8internal21uniform_decompositionIlEENS5_INS6_IPlNS8_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_230775_43_non_const_sdata[1024];

ld.param.u64 %rd2, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+72];
ld.param.u64 %rd52, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+64];
ld.param.u64 %rd1, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+56];
ld.param.u64 %rd49, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+40];
ld.param.u64 %rd48, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+32];
ld.param.u64 %rd47, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+16];
ld.param.u64 %rd46, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+8];
ld.param.u64 %rd45, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+88];
ld.param.u64 %rd54, [_ZN6thrust6system4cuda6detail6detail23launch_closure_by_valueINS2_14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESD_EEEENSA_INSB_IiSC_SD_SD_EEEENS_9null_typeESI_SI_SI_SI_SI_SI_SI_EEEENS_18transform_iteratorINS9_21predicate_to_integralINS_8identityIiEElEESH_lSD_EESF_NS0_6detail8internal21uniform_decompositionIlEENS7_INS8_IPlNSA_INS_10device_ptrIiEEEESI_SI_SI_SI_SI_SI_SI_SI_EEEENS3_31statically_blocked_thread_arrayILj256EEEEEEEvT__param_0+80];
cvta.to.global.u64 %rd152, %rd54;
cvta.to.global.u64 %rd151, %rd55;
bar.sync 0;
mov.u32 %r1, %ctaid.x;
cvt.u64.u32	%rd5, %r1;
setp.lt.s64	%p1, %rd5, %rd1;
@%p1 bra BB41_2;
bra.uni BB41_1;

BB41_2:
mul.lo.s64 %rd143, %rd5, %rd2;
add.s64 %rd144, %rd143, %rd2;
bra.uni BB41_3;

BB41_1:
sub.s64 %rd57, %rd5, %rd1;
mul.lo.s64 %rd58, %rd57, %rd52;
mul.lo.s64 %rd59, %rd2, %rd1;
add.s64 %rd143, %rd58, %rd59;
add.s64 %rd60, %rd143, %rd52;
min.s64 %rd144, %rd60, %rd49;

BB41_3:
mov.u32 %r2, %tid.x;
cvt.u64.u32	%rd12, %r2;
setp.eq.s32	%p2, %r1, 0;
@%p2 bra BB41_5;

cvta.to.global.u64 %rd61, %rd48;
add.s32 %r42, %r1, -1;
mul.wide.u32 %rd62, %r42, 8;
add.s64 %rd63, %rd61, %rd62;
ld.global.u64 %rd64, [%rd63];
shl.b64 %rd65, %rd64, 3;
add.s64 %rd152, %rd152, %rd65;
shl.b64 %rd66, %rd64, 2;
add.s64 %rd151, %rd151, %rd66;

BB41_5:
cvta.to.global.u64 %rd67, %rd45;
cvta.to.global.u64 %rd68, %rd46;
cvta.to.global.u64 %rd69, %rd47;
mov.u64 %rd146, %rd143;
add.s64 %rd70, %rd12, %rd143;
shl.b64 %rd71, %rd70, 3;
add.s64 %rd148, %rd67, %rd71;
shl.b64 %rd72, %rd70, 2;
add.s64 %rd149, %rd68, %rd72;
add.s64 %rd150, %rd69, %rd72;
add.s64 %rd147, %rd143, 256;
setp.gt.s64	%p3, %rd147, %rd144;
@%p3 bra BB41_25;

BB41_6:
mov.u64 %rd145, %rd147;
mov.u64 %rd146, %rd145;
ld.global.u32 %r3, [%rd150];
setp.ne.s32	%p4, %r3, 0;
selp.u32	%r43, 1, 0, %p4;
mul.wide.u32 %rd73, %r2, 4;
mov.u64 %rd74, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESB_EEEENS8_INS9_IiSA_SB_SB_EEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEESF_lSB_EESD_NS0_6detail8internal21uniform_decompositionIlEENS5_INS6_IPlNS8_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_230775_43_non_const_sdata;
add.s64 %rd29, %rd74, %rd73;
st.shared.u32 [%rd29], %r43;
bar.sync 0;
ld.shared.u32 %r86, [%rd29];
setp.eq.s32	%p5, %r2, 0;
@%p5 bra BB41_8;

add.s32 %r44, %r2, -1;
mul.wide.u32 %rd75, %r44, 4;
add.s64 %rd77, %rd74, %rd75;
ld.shared.u32 %r45, [%rd77];
add.s32 %r86, %r45, %r86;

BB41_8:
bar.sync 0;
st.shared.u32 [%rd29], %r86;
bar.sync 0;
setp.lt.u32	%p6, %r2, 2;
@%p6 bra BB41_10;

add.s32 %r46, %r2, -2;
mul.wide.u32 %rd80, %r46, 4;
add.s64 %rd82, %rd74, %rd80;
ld.shared.u32 %r47, [%rd82];
add.s32 %r86, %r47, %r86;

BB41_10:
bar.sync 0;
st.shared.u32 [%rd29], %r86;
bar.sync 0;
setp.lt.u32	%p7, %r2, 4;
@%p7 bra BB41_12;

add.s32 %r48, %r2, -4;
mul.wide.u32 %rd83, %r48, 4;
add.s64 %rd85, %rd74, %rd83;
ld.shared.u32 %r49, [%rd85];
add.s32 %r86, %r49, %r86;

BB41_12:
bar.sync 0;
st.shared.u32 [%rd29], %r86;
bar.sync 0;
setp.lt.u32	%p8, %r2, 8;
@%p8 bra BB41_14;

add.s32 %r50, %r2, -8;
mul.wide.u32 %rd86, %r50, 4;
add.s64 %rd88, %rd74, %rd86;
ld.shared.u32 %r51, [%rd88];
add.s32 %r86, %r51, %r86;

BB41_14:
bar.sync 0;
st.shared.u32 [%rd29], %r86;
bar.sync 0;
setp.lt.u32	%p9, %r2, 16;
@%p9 bra BB41_16;

add.s32 %r52, %r2, -16;
mul.wide.u32 %rd89, %r52, 4;
add.s64 %rd91, %rd74, %rd89;
ld.shared.u32 %r53, [%rd91];
add.s32 %r86, %r53, %r86;

BB41_16:
bar.sync 0;
st.shared.u32 [%rd29], %r86;
bar.sync 0;
setp.lt.u32	%p10, %r2, 32;
@%p10 bra BB41_18;

add.s32 %r54, %r2, -32;
mul.wide.u32 %rd92, %r54, 4;
add.s64 %rd94, %rd74, %rd92;
ld.shared.u32 %r55, [%rd94];
add.s32 %r86, %r55, %r86;

BB41_18:
bar.sync 0;
st.shared.u32 [%rd29], %r86;
bar.sync 0;
setp.lt.u32	%p11, %r2, 64;
@%p11 bra BB41_20;

add.s32 %r56, %r2, -64;
mul.wide.u32 %rd95, %r56, 4;
add.s64 %rd97, %rd74, %rd95;
ld.shared.u32 %r57, [%rd97];
add.s32 %r86, %r57, %r86;

BB41_20:
bar.sync 0;
st.shared.u32 [%rd29], %r86;
bar.sync 0;
setp.lt.u32	%p12, %r2, 128;
@%p12 bra BB41_22;

add.s32 %r58, %r2, -128;
mul.wide.u32 %rd98, %r58, 4;
add.s64 %rd100, %rd74, %rd98;
ld.shared.u32 %r59, [%rd100];
add.s32 %r86, %r59, %r86;

BB41_22:
bar.sync 0;
st.shared.u32 [%rd29], %r86;
bar.sync 0;
setp.eq.s32	%p13, %r3, 0;
@%p13 bra BB41_24;

ld.shared.u32 %r60, [%rd29];
add.s32 %r61, %r60, -1;
mul.wide.u32 %rd104, %r61, 8;
add.s64 %rd105, %rd152, %rd104;
mul.wide.u32 %rd106, %r61, 4;
add.s64 %rd107, %rd151, %rd106;
ld.global.u64 %rd108, [%rd148];
st.global.u64 [%rd105], %rd108;
ld.global.u32 %r62, [%rd149];
st.global.u32 [%rd107], %r62;

BB41_24:
add.s64 %rd148, %rd148, 2048;
add.s64 %rd149, %rd149, 1024;
add.s64 %rd150, %rd150, 1024;
ld.shared.u32 %r63, [_ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESB_EEEENS8_INS9_IiSA_SB_SB_EEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEESF_lSB_EESD_NS0_6detail8internal21uniform_decompositionIlEENS5_INS6_IPlNS8_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_230775_43_non_const_sdata+1020];
mul.wide.u32 %rd109, %r63, 8;
add.s64 %rd152, %rd152, %rd109;
mul.wide.u32 %rd110, %r63, 4;
add.s64 %rd151, %rd151, %rd110;
bar.sync 0;
add.s64 %rd147, %rd146, 256;
setp.le.s64	%p14, %rd147, %rd144;
@%p14 bra BB41_6;

BB41_25:
setp.ge.s64	%p15, %rd146, %rd144;
@%p15 bra BB41_46;

add.s64 %rd111, %rd146, %rd12;
mov.u32 %r87, 0;
setp.ge.s64	%p16, %rd111, %rd144;
@%p16 bra BB41_28;

ld.global.u32 %r66, [%rd150];
setp.ne.s32	%p17, %r66, 0;
selp.u32	%r87, 1, 0, %p17;

BB41_28:
shl.b64 %rd112, %rd12, 2;
mov.u64 %rd113, _ZN6thrust6system4cuda6detail14copy_if_detail25copy_if_intervals_closureINS_12zip_iteratorINS_5tupleINS_6detail15normal_iteratorINS_7pointerIlNS2_17execute_on_streamENS_11use_defaultESB_EEEENS8_INS9_IiSA_SB_SB_EEEENS_9null_typeESG_SG_SG_SG_SG_SG_SG_EEEENS_18transform_iteratorINS7_21predicate_to_integralINS_8identityIiEElEESF_lSB_EESD_NS0_6detail8internal21uniform_decompositionIlEENS5_INS6_IPlNS8_INS_10device_ptrIiEEEESG_SG_SG_SG_SG_SG_SG_SG_EEEENS2_6detail31statically_blocked_thread_arrayILj256EEEEclEv$__cuda_local_var_230775_43_non_const_sdata;
add.s64 %rd44, %rd113, %rd112;
st.shared.u32 [%rd44], %r87;
bar.sync 0;
ld.shared.u32 %r88, [%rd44];
setp.eq.s32	%p18, %r2, 0;
@%p18 bra BB41_30;

add.s32 %r67, %r2, -1;
mul.wide.u32 %rd114, %r67, 4;
add.s64 %rd116, %rd113, %rd114;
ld.shared.u32 %r68, [%rd116];
add.s32 %r88, %r68, %r88;

BB41_30:
bar.sync 0;
st.shared.u32 [%rd44], %r88;
bar.sync 0;
setp.lt.u32	%p19, %r2, 2;
@%p19 bra BB41_32;

add.s32 %r69, %r2, -2;
mul.wide.u32 %rd117, %r69, 4;
add.s64 %rd119, %rd113, %rd117;
ld.shared.u32 %r70, [%rd119];
add.s32 %r88, %r70, %r88;

BB41_32:
bar.sync 0;
st.shared.u32 [%rd44], %r88;
bar.sync 0;
setp.lt.u32	%p20, %r2, 4;
@%p20 bra BB41_34;

add.s32 %r71, %r2, -4;
mul.wide.u32 %rd120, %r71, 4;
add.s64 %rd122, %rd113, %rd120;
ld.shared.u32 %r72, [%rd122];
add.s32 %r88, %r72, %r88;

BB41_34:
bar.sync 0;
st.shared.u32 [%rd44], %r88;
bar.sync 0;
setp.lt.u32	%p21, %r2, 8;
@%p21 bra BB41_36;

add.s32 %r73, %r2, -8;
mul.wide.u32 %rd123, %r73, 4;
add.s64 %rd125, %rd113, %rd123;
ld.shared.u32 %r74, [%rd125];
add.s32 %r88, %r74, %r88;

BB41_36:
bar.sync 0;
st.shared.u32 [%rd44], %r88;
bar.sync 0;
setp.lt.u32	%p22, %r2, 16;
@%p22 bra BB41_38;

add.s32 %r75, %r2, -16;
mul.wide.u32 %rd126, %r75, 4;
add.s64 %rd128, %rd113, %rd126;
ld.shared.u32 %r76, [%rd128];
add.s32 %r88, %r76, %r88;

BB41_38:
bar.sync 0;
st.shared.u32 [%rd44], %r88;
bar.sync 0;
setp.lt.u32	%p23, %r2, 32;
@%p23 bra BB41_40;

add.s32 %r77, %r2, -32;
mul.wide.u32 %rd129, %r77, 4;
add.s64 %rd131, %rd113, %rd129;
ld.shared.u32 %r78, [%rd131];
add.s32 %r88, %r78, %r88;

BB41_40:
bar.sync 0;
st.shared.u32 [%rd44], %r88;
bar.sync 0;
setp.lt.u32	%p24, %r2, 64;
@%p24 bra BB41_42;

add.s32 %r79, %r2, -64;
mul.wide.u32 %rd132, %r79, 4;
add.s64 %rd134, %rd113, %rd132;
ld.shared.u32 %r80, [%rd134];
add.s32 %r88, %r80, %r88;

BB41_42:
bar.sync 0;
st.shared.u32 [%rd44], %r88;
bar.sync 0;
setp.lt.u32	%p25, %r2, 128;
@%p25 bra BB41_44;

add.s32 %r81, %r2, -128;
mul.wide.u32 %rd135, %r81, 4;
add.s64 %rd137, %rd113, %rd135;
ld.shared.u32 %r82, [%rd137];
add.s32 %r88, %r82, %r88;

BB41_44:
bar.sync 0;
st.shared.u32 [%rd44], %r88;
bar.sync 0;
setp.eq.s32	%p26, %r87, 0;
@%p26 bra BB41_46;

ld.shared.u32 %r83, [%rd44];
add.s32 %r84, %r83, -1;
mul.wide.u32 %rd138, %r84, 8;
add.s64 %rd139, %rd152, %rd138;
mul.wide.u32 %rd140, %r84, 4;
add.s64 %rd141, %rd151, %rd140;
ld.global.u64 %rd142, [%rd148];
st.global.u64 [%rd139], %rd142;
ld.global.u32 %r85, [%rd149];
st.global.u32 [%rd141], %r85;

BB41_46:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_11EmptyKernelIvEEvv(

)
{



ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<127>;
.reg .b32 %r<610>;
.reg .b64 %rd<292>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_250320_74_non_const_temp_storage[4224];

ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r110, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r111, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r120, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r119, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r116, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r115, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r114, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r112, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r113;
@%p3 bra BB43_3;
bra.uni BB43_1;

BB43_3:
mul.lo.s32 %r599, %r1, %r114;
add.s32 %r586, %r599, %r114;
bra.uni BB43_4;

BB43_1:
mov.u32 %r586, %r120;
mov.u32 %r599, %r119;
setp.ge.s32	%p4, %r1, %r112;
@%p4 bra BB43_4;

mad.lo.s32 %r599, %r1, %r115, %r116;
add.s32 %r121, %r599, %r115;
min.s32 %r586, %r121, %r117;

BB43_4:
mov.u32 %r8, %r599;
mov.u32 %r130, %tid.x;
mul.wide.u32 %rd12, %r130, 4;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE16PtxUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_250320_74_non_const_temp_storage;
add.s64 %rd14, %rd13, %rd12;
mov.u32 %r608, 0;
st.shared.u32 [%rd14], %r608;
st.shared.u32 [%rd14+512], %r608;
st.shared.u32 [%rd14+1024], %r608;
st.shared.u32 [%rd14+1536], %r608;
st.shared.u32 [%rd14+2048], %r608;
st.shared.u32 [%rd14+2560], %r608;
st.shared.u32 [%rd14+3072], %r608;
st.shared.u32 [%rd14+3584], %r608;
add.s32 %r131, %r8, 32640;
setp.gt.s32	%p5, %r131, %r586;
mov.u32 %r604, %r608;
mov.u32 %r603, %r608;
mov.u32 %r602, %r608;
mov.u32 %r601, %r608;
mov.u32 %r607, %r608;
mov.u32 %r606, %r608;
mov.u32 %r605, %r608;
mov.u32 %r598, %r8;
@%p5 bra BB43_13;

add.s32 %r588, %r8, 30720;
mov.u32 %r608, 0;
mov.u32 %r604, %r608;
mov.u32 %r603, %r608;
mov.u32 %r602, %r608;
mov.u32 %r601, %r608;
mov.u32 %r607, %r608;
mov.u32 %r606, %r608;
mov.u32 %r605, %r608;
mov.u32 %r587, %r608;

BB43_6:
mov.u32 %r20, %r588;
add.s32 %r142, %r8, %r587;
mul.wide.s32 %rd15, %r130, 4;
add.s64 %rd16, %rd10, %rd15;
mul.wide.s32 %rd17, %r142, 4;
add.s64 %rd290, %rd16, %rd17;
mov.u32 %r589, -17;

BB43_7:

	ld.global.nc.u32 %r144, [%rd290];

	add.s64 %rd19, %rd290, 512;

	ld.global.nc.u32 %r145, [%rd19];

	add.s64 %rd20, %rd290, 1024;

	ld.global.nc.u32 %r146, [%rd20];

	add.s64 %rd21, %rd290, 1536;

	ld.global.nc.u32 %r147, [%rd21];

	add.s64 %rd22, %rd290, 2048;

	ld.global.nc.u32 %r148, [%rd22];

	add.s64 %rd23, %rd290, 2560;

	ld.global.nc.u32 %r149, [%rd23];

	add.s64 %rd24, %rd290, 3072;

	ld.global.nc.u32 %r150, [%rd24];

	add.s64 %rd25, %rd290, 3584;

	ld.global.nc.u32 %r151, [%rd25];

	add.s64 %rd26, %rd290, 4096;

	ld.global.nc.u32 %r152, [%rd26];

	add.s64 %rd27, %rd290, 4608;

	ld.global.nc.u32 %r153, [%rd27];

	add.s64 %rd28, %rd290, 5120;

	ld.global.nc.u32 %r154, [%rd28];

	add.s64 %rd29, %rd290, 5632;

	ld.global.nc.u32 %r155, [%rd29];

	add.s64 %rd30, %rd290, 6144;

	ld.global.nc.u32 %r156, [%rd30];

	add.s64 %rd31, %rd290, 6656;

	ld.global.nc.u32 %r157, [%rd31];

	add.s64 %rd32, %rd290, 7168;

	ld.global.nc.u32 %r158, [%rd32];

	bar.sync 0;
xor.b32 %r160, %r144, -2147483648;

	bfe.u32 %r159, %r160, %r110, %r111;

	and.b32 %r219, %r159, 3;
shr.u32 %r220, %r159, 2;
cvt.u64.u32	%rd33, %r219;
mul.wide.u32 %rd34, %r220, 512;
add.s64 %rd36, %rd13, %rd34;
add.s64 %rd38, %rd36, %rd12;
add.s64 %rd39, %rd38, %rd33;
ld.shared.u8 %rs1, [%rd39];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd39], %rs2;
xor.b32 %r164, %r145, -2147483648;

	bfe.u32 %r163, %r164, %r110, %r111;

	and.b32 %r222, %r163, 3;
shr.u32 %r223, %r163, 2;
cvt.u64.u32	%rd40, %r222;
mul.wide.u32 %rd41, %r223, 512;
add.s64 %rd42, %rd13, %rd41;
add.s64 %rd43, %rd42, %rd12;
add.s64 %rd44, %rd43, %rd40;
ld.shared.u8 %rs3, [%rd44];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd44], %rs4;
xor.b32 %r168, %r146, -2147483648;

	bfe.u32 %r167, %r168, %r110, %r111;

	and.b32 %r224, %r167, 3;
shr.u32 %r225, %r167, 2;
cvt.u64.u32	%rd45, %r224;
mul.wide.u32 %rd46, %r225, 512;
add.s64 %rd47, %rd13, %rd46;
add.s64 %rd48, %rd47, %rd12;
add.s64 %rd49, %rd48, %rd45;
ld.shared.u8 %rs5, [%rd49];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd49], %rs6;
xor.b32 %r172, %r147, -2147483648;

	bfe.u32 %r171, %r172, %r110, %r111;

	and.b32 %r226, %r171, 3;
shr.u32 %r227, %r171, 2;
cvt.u64.u32	%rd50, %r226;
mul.wide.u32 %rd51, %r227, 512;
add.s64 %rd52, %rd13, %rd51;
add.s64 %rd53, %rd52, %rd12;
add.s64 %rd54, %rd53, %rd50;
ld.shared.u8 %rs7, [%rd54];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd54], %rs8;
xor.b32 %r176, %r148, -2147483648;

	bfe.u32 %r175, %r176, %r110, %r111;

	and.b32 %r228, %r175, 3;
shr.u32 %r229, %r175, 2;
cvt.u64.u32	%rd55, %r228;
mul.wide.u32 %rd56, %r229, 512;
add.s64 %rd57, %rd13, %rd56;
add.s64 %rd58, %rd57, %rd12;
add.s64 %rd59, %rd58, %rd55;
ld.shared.u8 %rs9, [%rd59];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd59], %rs10;
xor.b32 %r180, %r149, -2147483648;

	bfe.u32 %r179, %r180, %r110, %r111;

	and.b32 %r230, %r179, 3;
shr.u32 %r231, %r179, 2;
cvt.u64.u32	%rd60, %r230;
mul.wide.u32 %rd61, %r231, 512;
add.s64 %rd62, %rd13, %rd61;
add.s64 %rd63, %rd62, %rd12;
add.s64 %rd64, %rd63, %rd60;
ld.shared.u8 %rs11, [%rd64];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd64], %rs12;
xor.b32 %r184, %r150, -2147483648;

	bfe.u32 %r183, %r184, %r110, %r111;

	and.b32 %r232, %r183, 3;
shr.u32 %r233, %r183, 2;
cvt.u64.u32	%rd65, %r232;
mul.wide.u32 %rd66, %r233, 512;
add.s64 %rd67, %rd13, %rd66;
add.s64 %rd68, %rd67, %rd12;
add.s64 %rd69, %rd68, %rd65;
ld.shared.u8 %rs13, [%rd69];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd69], %rs14;
xor.b32 %r188, %r151, -2147483648;

	bfe.u32 %r187, %r188, %r110, %r111;

	and.b32 %r234, %r187, 3;
shr.u32 %r235, %r187, 2;
cvt.u64.u32	%rd70, %r234;
mul.wide.u32 %rd71, %r235, 512;
add.s64 %rd72, %rd13, %rd71;
add.s64 %rd73, %rd72, %rd12;
add.s64 %rd74, %rd73, %rd70;
ld.shared.u8 %rs15, [%rd74];
add.s16 %rs16, %rs15, 1;
st.shared.u8 [%rd74], %rs16;
xor.b32 %r192, %r152, -2147483648;

	bfe.u32 %r191, %r192, %r110, %r111;

	and.b32 %r236, %r191, 3;
shr.u32 %r237, %r191, 2;
cvt.u64.u32	%rd75, %r236;
mul.wide.u32 %rd76, %r237, 512;
add.s64 %rd77, %rd13, %rd76;
add.s64 %rd78, %rd77, %rd12;
add.s64 %rd79, %rd78, %rd75;
ld.shared.u8 %rs17, [%rd79];
add.s16 %rs18, %rs17, 1;
st.shared.u8 [%rd79], %rs18;
xor.b32 %r196, %r153, -2147483648;

	bfe.u32 %r195, %r196, %r110, %r111;

	and.b32 %r238, %r195, 3;
shr.u32 %r239, %r195, 2;
cvt.u64.u32	%rd80, %r238;
mul.wide.u32 %rd81, %r239, 512;
add.s64 %rd82, %rd13, %rd81;
add.s64 %rd83, %rd82, %rd12;
add.s64 %rd84, %rd83, %rd80;
ld.shared.u8 %rs19, [%rd84];
add.s16 %rs20, %rs19, 1;
st.shared.u8 [%rd84], %rs20;
xor.b32 %r200, %r154, -2147483648;

	bfe.u32 %r199, %r200, %r110, %r111;

	and.b32 %r240, %r199, 3;
shr.u32 %r241, %r199, 2;
cvt.u64.u32	%rd85, %r240;
mul.wide.u32 %rd86, %r241, 512;
add.s64 %rd87, %rd13, %rd86;
add.s64 %rd88, %rd87, %rd12;
add.s64 %rd89, %rd88, %rd85;
ld.shared.u8 %rs21, [%rd89];
add.s16 %rs22, %rs21, 1;
st.shared.u8 [%rd89], %rs22;
xor.b32 %r204, %r155, -2147483648;

	bfe.u32 %r203, %r204, %r110, %r111;

	and.b32 %r242, %r203, 3;
shr.u32 %r243, %r203, 2;
cvt.u64.u32	%rd90, %r242;
mul.wide.u32 %rd91, %r243, 512;
add.s64 %rd92, %rd13, %rd91;
add.s64 %rd93, %rd92, %rd12;
add.s64 %rd94, %rd93, %rd90;
ld.shared.u8 %rs23, [%rd94];
add.s16 %rs24, %rs23, 1;
st.shared.u8 [%rd94], %rs24;
xor.b32 %r208, %r156, -2147483648;

	bfe.u32 %r207, %r208, %r110, %r111;

	and.b32 %r244, %r207, 3;
shr.u32 %r245, %r207, 2;
cvt.u64.u32	%rd95, %r244;
mul.wide.u32 %rd96, %r245, 512;
add.s64 %rd97, %rd13, %rd96;
add.s64 %rd98, %rd97, %rd12;
add.s64 %rd99, %rd98, %rd95;
ld.shared.u8 %rs25, [%rd99];
add.s16 %rs26, %rs25, 1;
st.shared.u8 [%rd99], %rs26;
xor.b32 %r212, %r157, -2147483648;

	bfe.u32 %r211, %r212, %r110, %r111;

	and.b32 %r246, %r211, 3;
shr.u32 %r247, %r211, 2;
cvt.u64.u32	%rd100, %r246;
mul.wide.u32 %rd101, %r247, 512;
add.s64 %rd102, %rd13, %rd101;
add.s64 %rd103, %rd102, %rd12;
add.s64 %rd104, %rd103, %rd100;
ld.shared.u8 %rs27, [%rd104];
add.s16 %rs28, %rs27, 1;
st.shared.u8 [%rd104], %rs28;
xor.b32 %r216, %r158, -2147483648;

	bfe.u32 %r215, %r216, %r110, %r111;

	and.b32 %r248, %r215, 3;
shr.u32 %r249, %r215, 2;
cvt.u64.u32	%rd105, %r248;
mul.wide.u32 %rd106, %r249, 512;
add.s64 %rd107, %rd13, %rd106;
add.s64 %rd108, %rd107, %rd12;
add.s64 %rd109, %rd108, %rd105;
ld.shared.u8 %rs29, [%rd109];
add.s16 %rs30, %rs29, 1;
st.shared.u8 [%rd109], %rs30;
add.s64 %rd290, %rd290, 7680;
add.s32 %r589, %r589, 1;
setp.ne.s32	%p6, %r589, 0;
@%p6 bra BB43_7;

setp.lt.u32	%p1, %r130, 256;
bar.sync 0;
@!%p1 bra BB43_10;
bra.uni BB43_9;

BB43_9:
shr.u32 %r252, %r130, 5;
and.b32 %r253, %r130, 31;
mul.wide.u32 %rd110, %r252, 512;
add.s64 %rd112, %rd13, %rd110;
mul.wide.u32 %rd113, %r253, 4;
add.s64 %rd114, %rd112, %rd113;
ld.shared.v4.u8 {%rs31, %rs32, %rs33, %rs34}, [%rd114];
cvt.u32.u16	%r254, %rs34;
cvt.u32.u16	%r255, %rs33;
cvt.u32.u16	%r256, %rs32;
cvt.u32.u16	%r257, %rs31;
add.s32 %r258, %r604, %r257;
add.s32 %r259, %r603, %r256;
add.s32 %r260, %r602, %r255;
add.s32 %r261, %r601, %r254;
ld.shared.v4.u8 {%rs35, %rs36, %rs37, %rs38}, [%rd114+128];
cvt.u32.u16	%r262, %rs38;
cvt.u32.u16	%r263, %rs37;
cvt.u32.u16	%r264, %rs36;
cvt.u32.u16	%r265, %rs35;
add.s32 %r266, %r258, %r265;
add.s32 %r267, %r259, %r264;
add.s32 %r268, %r260, %r263;
add.s32 %r269, %r261, %r262;
ld.shared.v4.u8 {%rs39, %rs40, %rs41, %rs42}, [%rd114+256];
cvt.u32.u16	%r270, %rs42;
cvt.u32.u16	%r271, %rs41;
cvt.u32.u16	%r272, %rs40;
cvt.u32.u16	%r273, %rs39;
add.s32 %r274, %r266, %r273;
add.s32 %r275, %r267, %r272;
add.s32 %r276, %r268, %r271;
add.s32 %r277, %r269, %r270;
ld.shared.v4.u8 {%rs43, %rs44, %rs45, %rs46}, [%rd114+384];
cvt.u32.u16	%r278, %rs46;
cvt.u32.u16	%r279, %rs45;
cvt.u32.u16	%r280, %rs44;
cvt.u32.u16	%r281, %rs43;
add.s32 %r604, %r274, %r281;
add.s32 %r603, %r275, %r280;
add.s32 %r602, %r276, %r279;
add.s32 %r601, %r277, %r278;

BB43_10:
shr.u32 %r283, %r130, 5;
add.s32 %r284, %r283, 4;
setp.gt.u32	%p7, %r284, 7;
@%p7 bra BB43_12;

and.b32 %r287, %r130, 31;
mul.wide.u32 %rd115, %r283, 512;
add.s64 %rd117, %rd13, %rd115;
mul.wide.u32 %rd118, %r287, 4;
add.s64 %rd119, %rd117, %rd118;
ld.shared.v4.u8 {%rs47, %rs48, %rs49, %rs50}, [%rd119+2048];
cvt.u32.u16	%r288, %rs50;
cvt.u32.u16	%r289, %rs49;
cvt.u32.u16	%r290, %rs48;
cvt.u32.u16	%r291, %rs47;
add.s32 %r292, %r607, %r291;
add.s32 %r293, %r606, %r290;
add.s32 %r294, %r605, %r289;
add.s32 %r295, %r608, %r288;
ld.shared.v4.u8 {%rs51, %rs52, %rs53, %rs54}, [%rd119+2176];
cvt.u32.u16	%r296, %rs54;
cvt.u32.u16	%r297, %rs53;
cvt.u32.u16	%r298, %rs52;
cvt.u32.u16	%r299, %rs51;
add.s32 %r300, %r292, %r299;
add.s32 %r301, %r293, %r298;
add.s32 %r302, %r294, %r297;
add.s32 %r303, %r295, %r296;
ld.shared.v4.u8 {%rs55, %rs56, %rs57, %rs58}, [%rd119+2304];
cvt.u32.u16	%r304, %rs58;
cvt.u32.u16	%r305, %rs57;
cvt.u32.u16	%r306, %rs56;
cvt.u32.u16	%r307, %rs55;
add.s32 %r308, %r300, %r307;
add.s32 %r309, %r301, %r306;
add.s32 %r310, %r302, %r305;
add.s32 %r311, %r303, %r304;
ld.shared.v4.u8 {%rs59, %rs60, %rs61, %rs62}, [%rd119+2432];
cvt.u32.u16	%r312, %rs62;
cvt.u32.u16	%r313, %rs61;
cvt.u32.u16	%r314, %rs60;
cvt.u32.u16	%r315, %rs59;
add.s32 %r607, %r308, %r315;
add.s32 %r606, %r309, %r314;
add.s32 %r605, %r310, %r313;
add.s32 %r608, %r311, %r312;

BB43_12:
bar.sync 0;
mov.u32 %r317, 0;
st.shared.u32 [%rd14], %r317;
st.shared.u32 [%rd14+512], %r317;
st.shared.u32 [%rd14+1024], %r317;
st.shared.u32 [%rd14+1536], %r317;
st.shared.u32 [%rd14+2048], %r317;
st.shared.u32 [%rd14+2560], %r317;
st.shared.u32 [%rd14+3072], %r317;
st.shared.u32 [%rd14+3584], %r317;
add.s32 %r318, %r20, 34560;
add.s32 %r588, %r20, 32640;
add.s32 %r587, %r587, 32640;
add.s32 %r56, %r20, 1920;
setp.le.s32	%p8, %r318, %r586;
mov.u32 %r598, %r56;
@%p8 bra BB43_6;

BB43_13:
mov.u32 %r595, %r598;
add.s32 %r597, %r595, 1920;
setp.gt.s32	%p9, %r597, %r586;
@%p9 bra BB43_16;

mov.u32 %r596, %r595;

BB43_15:
mov.u32 %r593, %r597;
mov.u32 %r68, %r596;
mov.u32 %r596, %r593;
cvt.s64.s32	%rd138, %r130;
cvt.s64.s32	%rd139, %r68;
add.s64 %rd140, %rd138, %rd139;
shl.b64 %rd141, %rd140, 2;
add.s64 %rd123, %rd10, %rd141;

	ld.global.nc.u32 %r319, [%rd123];

	add.s32 %r334, %r130, 128;
cvt.s64.s32	%rd142, %r334;
add.s64 %rd143, %rd142, %rd139;
shl.b64 %rd144, %rd143, 2;
add.s64 %rd124, %rd10, %rd144;

	ld.global.nc.u32 %r320, [%rd124];

	add.s32 %r335, %r130, 256;
cvt.s64.s32	%rd145, %r335;
add.s64 %rd146, %rd145, %rd139;
shl.b64 %rd147, %rd146, 2;
add.s64 %rd125, %rd10, %rd147;

	ld.global.nc.u32 %r321, [%rd125];

	add.s32 %r336, %r130, 384;
cvt.s64.s32	%rd148, %r336;
add.s64 %rd149, %rd148, %rd139;
shl.b64 %rd150, %rd149, 2;
add.s64 %rd126, %rd10, %rd150;

	ld.global.nc.u32 %r322, [%rd126];

	add.s32 %r337, %r130, 512;
cvt.s64.s32	%rd151, %r337;
add.s64 %rd152, %rd151, %rd139;
shl.b64 %rd153, %rd152, 2;
add.s64 %rd127, %rd10, %rd153;

	ld.global.nc.u32 %r323, [%rd127];

	add.s32 %r338, %r130, 640;
cvt.s64.s32	%rd154, %r338;
add.s64 %rd155, %rd154, %rd139;
shl.b64 %rd156, %rd155, 2;
add.s64 %rd128, %rd10, %rd156;

	ld.global.nc.u32 %r324, [%rd128];

	add.s32 %r339, %r130, 768;
cvt.s64.s32	%rd157, %r339;
add.s64 %rd158, %rd157, %rd139;
shl.b64 %rd159, %rd158, 2;
add.s64 %rd129, %rd10, %rd159;

	ld.global.nc.u32 %r325, [%rd129];

	add.s32 %r340, %r130, 896;
cvt.s64.s32	%rd160, %r340;
add.s64 %rd161, %rd160, %rd139;
shl.b64 %rd162, %rd161, 2;
add.s64 %rd130, %rd10, %rd162;

	ld.global.nc.u32 %r326, [%rd130];

	add.s32 %r341, %r130, 1024;
cvt.s64.s32	%rd163, %r341;
add.s64 %rd164, %rd163, %rd139;
shl.b64 %rd165, %rd164, 2;
add.s64 %rd131, %rd10, %rd165;

	ld.global.nc.u32 %r327, [%rd131];

	add.s32 %r342, %r130, 1152;
cvt.s64.s32	%rd166, %r342;
add.s64 %rd167, %rd166, %rd139;
shl.b64 %rd168, %rd167, 2;
add.s64 %rd132, %rd10, %rd168;

	ld.global.nc.u32 %r328, [%rd132];

	add.s32 %r343, %r130, 1280;
cvt.s64.s32	%rd169, %r343;
add.s64 %rd170, %rd169, %rd139;
shl.b64 %rd171, %rd170, 2;
add.s64 %rd133, %rd10, %rd171;

	ld.global.nc.u32 %r329, [%rd133];

	add.s32 %r344, %r130, 1408;
cvt.s64.s32	%rd172, %r344;
add.s64 %rd173, %rd172, %rd139;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd134, %rd10, %rd174;

	ld.global.nc.u32 %r330, [%rd134];

	add.s32 %r345, %r130, 1536;
cvt.s64.s32	%rd175, %r345;
add.s64 %rd176, %rd175, %rd139;
shl.b64 %rd177, %rd176, 2;
add.s64 %rd135, %rd10, %rd177;

	ld.global.nc.u32 %r331, [%rd135];

	add.s32 %r346, %r130, 1664;
cvt.s64.s32	%rd178, %r346;
add.s64 %rd179, %rd178, %rd139;
shl.b64 %rd180, %rd179, 2;
add.s64 %rd136, %rd10, %rd180;

	ld.global.nc.u32 %r332, [%rd136];

	add.s32 %r347, %r130, 1792;
cvt.s64.s32	%rd181, %r347;
add.s64 %rd182, %rd181, %rd139;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd137, %rd10, %rd183;

	ld.global.nc.u32 %r333, [%rd137];

	bar.sync 0;
xor.b32 %r349, %r319, -2147483648;

	bfe.u32 %r348, %r349, %r110, %r111;

	and.b32 %r408, %r348, 3;
shr.u32 %r409, %r348, 2;
cvt.u64.u32	%rd184, %r408;
mul.wide.u32 %rd185, %r409, 512;
add.s64 %rd187, %rd13, %rd185;
add.s64 %rd189, %rd187, %rd12;
add.s64 %rd190, %rd189, %rd184;
ld.shared.u8 %rs63, [%rd190];
add.s16 %rs64, %rs63, 1;
st.shared.u8 [%rd190], %rs64;
xor.b32 %r353, %r320, -2147483648;

	bfe.u32 %r352, %r353, %r110, %r111;

	and.b32 %r410, %r352, 3;
shr.u32 %r411, %r352, 2;
cvt.u64.u32	%rd191, %r410;
mul.wide.u32 %rd192, %r411, 512;
add.s64 %rd193, %rd13, %rd192;
add.s64 %rd194, %rd193, %rd12;
add.s64 %rd195, %rd194, %rd191;
ld.shared.u8 %rs65, [%rd195];
add.s16 %rs66, %rs65, 1;
st.shared.u8 [%rd195], %rs66;
xor.b32 %r357, %r321, -2147483648;

	bfe.u32 %r356, %r357, %r110, %r111;

	and.b32 %r412, %r356, 3;
shr.u32 %r413, %r356, 2;
cvt.u64.u32	%rd196, %r412;
mul.wide.u32 %rd197, %r413, 512;
add.s64 %rd198, %rd13, %rd197;
add.s64 %rd199, %rd198, %rd12;
add.s64 %rd200, %rd199, %rd196;
ld.shared.u8 %rs67, [%rd200];
add.s16 %rs68, %rs67, 1;
st.shared.u8 [%rd200], %rs68;
xor.b32 %r361, %r322, -2147483648;

	bfe.u32 %r360, %r361, %r110, %r111;

	and.b32 %r414, %r360, 3;
shr.u32 %r415, %r360, 2;
cvt.u64.u32	%rd201, %r414;
mul.wide.u32 %rd202, %r415, 512;
add.s64 %rd203, %rd13, %rd202;
add.s64 %rd204, %rd203, %rd12;
add.s64 %rd205, %rd204, %rd201;
ld.shared.u8 %rs69, [%rd205];
add.s16 %rs70, %rs69, 1;
st.shared.u8 [%rd205], %rs70;
xor.b32 %r365, %r323, -2147483648;

	bfe.u32 %r364, %r365, %r110, %r111;

	and.b32 %r416, %r364, 3;
shr.u32 %r417, %r364, 2;
cvt.u64.u32	%rd206, %r416;
mul.wide.u32 %rd207, %r417, 512;
add.s64 %rd208, %rd13, %rd207;
add.s64 %rd209, %rd208, %rd12;
add.s64 %rd210, %rd209, %rd206;
ld.shared.u8 %rs71, [%rd210];
add.s16 %rs72, %rs71, 1;
st.shared.u8 [%rd210], %rs72;
xor.b32 %r369, %r324, -2147483648;

	bfe.u32 %r368, %r369, %r110, %r111;

	and.b32 %r418, %r368, 3;
shr.u32 %r419, %r368, 2;
cvt.u64.u32	%rd211, %r418;
mul.wide.u32 %rd212, %r419, 512;
add.s64 %rd213, %rd13, %rd212;
add.s64 %rd214, %rd213, %rd12;
add.s64 %rd215, %rd214, %rd211;
ld.shared.u8 %rs73, [%rd215];
add.s16 %rs74, %rs73, 1;
st.shared.u8 [%rd215], %rs74;
xor.b32 %r373, %r325, -2147483648;

	bfe.u32 %r372, %r373, %r110, %r111;

	and.b32 %r420, %r372, 3;
shr.u32 %r421, %r372, 2;
cvt.u64.u32	%rd216, %r420;
mul.wide.u32 %rd217, %r421, 512;
add.s64 %rd218, %rd13, %rd217;
add.s64 %rd219, %rd218, %rd12;
add.s64 %rd220, %rd219, %rd216;
ld.shared.u8 %rs75, [%rd220];
add.s16 %rs76, %rs75, 1;
st.shared.u8 [%rd220], %rs76;
xor.b32 %r377, %r326, -2147483648;

	bfe.u32 %r376, %r377, %r110, %r111;

	and.b32 %r422, %r376, 3;
shr.u32 %r423, %r376, 2;
cvt.u64.u32	%rd221, %r422;
mul.wide.u32 %rd222, %r423, 512;
add.s64 %rd223, %rd13, %rd222;
add.s64 %rd224, %rd223, %rd12;
add.s64 %rd225, %rd224, %rd221;
ld.shared.u8 %rs77, [%rd225];
add.s16 %rs78, %rs77, 1;
st.shared.u8 [%rd225], %rs78;
xor.b32 %r381, %r327, -2147483648;

	bfe.u32 %r380, %r381, %r110, %r111;

	and.b32 %r424, %r380, 3;
shr.u32 %r425, %r380, 2;
cvt.u64.u32	%rd226, %r424;
mul.wide.u32 %rd227, %r425, 512;
add.s64 %rd228, %rd13, %rd227;
add.s64 %rd229, %rd228, %rd12;
add.s64 %rd230, %rd229, %rd226;
ld.shared.u8 %rs79, [%rd230];
add.s16 %rs80, %rs79, 1;
st.shared.u8 [%rd230], %rs80;
xor.b32 %r385, %r328, -2147483648;

	bfe.u32 %r384, %r385, %r110, %r111;

	and.b32 %r426, %r384, 3;
shr.u32 %r427, %r384, 2;
cvt.u64.u32	%rd231, %r426;
mul.wide.u32 %rd232, %r427, 512;
add.s64 %rd233, %rd13, %rd232;
add.s64 %rd234, %rd233, %rd12;
add.s64 %rd235, %rd234, %rd231;
ld.shared.u8 %rs81, [%rd235];
add.s16 %rs82, %rs81, 1;
st.shared.u8 [%rd235], %rs82;
xor.b32 %r389, %r329, -2147483648;

	bfe.u32 %r388, %r389, %r110, %r111;

	and.b32 %r428, %r388, 3;
shr.u32 %r429, %r388, 2;
cvt.u64.u32	%rd236, %r428;
mul.wide.u32 %rd237, %r429, 512;
add.s64 %rd238, %rd13, %rd237;
add.s64 %rd239, %rd238, %rd12;
add.s64 %rd240, %rd239, %rd236;
ld.shared.u8 %rs83, [%rd240];
add.s16 %rs84, %rs83, 1;
st.shared.u8 [%rd240], %rs84;
xor.b32 %r393, %r330, -2147483648;

	bfe.u32 %r392, %r393, %r110, %r111;

	and.b32 %r430, %r392, 3;
shr.u32 %r431, %r392, 2;
cvt.u64.u32	%rd241, %r430;
mul.wide.u32 %rd242, %r431, 512;
add.s64 %rd243, %rd13, %rd242;
add.s64 %rd244, %rd243, %rd12;
add.s64 %rd245, %rd244, %rd241;
ld.shared.u8 %rs85, [%rd245];
add.s16 %rs86, %rs85, 1;
st.shared.u8 [%rd245], %rs86;
xor.b32 %r397, %r331, -2147483648;

	bfe.u32 %r396, %r397, %r110, %r111;

	and.b32 %r432, %r396, 3;
shr.u32 %r433, %r396, 2;
cvt.u64.u32	%rd246, %r432;
mul.wide.u32 %rd247, %r433, 512;
add.s64 %rd248, %rd13, %rd247;
add.s64 %rd249, %rd248, %rd12;
add.s64 %rd250, %rd249, %rd246;
ld.shared.u8 %rs87, [%rd250];
add.s16 %rs88, %rs87, 1;
st.shared.u8 [%rd250], %rs88;
xor.b32 %r401, %r332, -2147483648;

	bfe.u32 %r400, %r401, %r110, %r111;

	and.b32 %r434, %r400, 3;
shr.u32 %r435, %r400, 2;
cvt.u64.u32	%rd251, %r434;
mul.wide.u32 %rd252, %r435, 512;
add.s64 %rd253, %rd13, %rd252;
add.s64 %rd254, %rd253, %rd12;
add.s64 %rd255, %rd254, %rd251;
ld.shared.u8 %rs89, [%rd255];
add.s16 %rs90, %rs89, 1;
st.shared.u8 [%rd255], %rs90;
xor.b32 %r405, %r333, -2147483648;

	bfe.u32 %r404, %r405, %r110, %r111;

	and.b32 %r436, %r404, 3;
shr.u32 %r437, %r404, 2;
cvt.u64.u32	%rd256, %r436;
mul.wide.u32 %rd257, %r437, 512;
add.s64 %rd258, %rd13, %rd257;
add.s64 %rd259, %rd258, %rd12;
add.s64 %rd260, %rd259, %rd256;
ld.shared.u8 %rs91, [%rd260];
add.s16 %rs92, %rs91, 1;
st.shared.u8 [%rd260], %rs92;
add.s32 %r597, %r596, 1920;
setp.le.s32	%p10, %r597, %r586;
mov.u32 %r595, %r596;
@%p10 bra BB43_15;

BB43_16:
add.s32 %r600, %r130, %r595;
setp.ge.s32	%p11, %r600, %r586;
@%p11 bra BB43_19;

add.s32 %r440, %r130, %r595;
mul.wide.s32 %rd261, %r440, 4;
add.s64 %rd291, %rd10, %rd261;
cvt.u64.u32	%rd5, %r130;
shl.b64 %rd267, %rd5, 2;

BB43_18:

	ld.global.nc.u32 %r441, [%rd291];

	xor.b32 %r443, %r441, -2147483648;

	bfe.u32 %r442, %r443, %r110, %r111;

	and.b32 %r446, %r442, 3;
shr.u32 %r447, %r442, 2;
cvt.u64.u32	%rd263, %r446;
mul.wide.u32 %rd264, %r447, 512;
add.s64 %rd266, %rd13, %rd264;
add.s64 %rd268, %rd266, %rd267;
add.s64 %rd269, %rd268, %rd263;
ld.shared.u8 %rs93, [%rd269];
add.s16 %rs94, %rs93, 1;
st.shared.u8 [%rd269], %rs94;
add.s64 %rd291, %rd291, 512;
add.s32 %r600, %r600, 128;
setp.lt.s32	%p12, %r600, %r586;
@%p12 bra BB43_18;

BB43_19:
bar.sync 0;
setp.gt.u32	%p13, %r130, 255;
@%p13 bra BB43_21;

shr.u32 %r450, %r130, 5;
and.b32 %r451, %r130, 31;
mul.wide.u32 %rd270, %r450, 512;
add.s64 %rd272, %rd13, %rd270;
mul.wide.u32 %rd273, %r451, 4;
add.s64 %rd274, %rd272, %rd273;
ld.shared.v4.u8 {%rs95, %rs96, %rs97, %rs98}, [%rd274];
cvt.u32.u16	%r452, %rs98;
cvt.u32.u16	%r453, %rs97;
cvt.u32.u16	%r454, %rs96;
cvt.u32.u16	%r455, %rs95;
add.s32 %r456, %r604, %r455;
add.s32 %r457, %r603, %r454;
add.s32 %r458, %r602, %r453;
add.s32 %r459, %r601, %r452;
ld.shared.v4.u8 {%rs99, %rs100, %rs101, %rs102}, [%rd274+128];
cvt.u32.u16	%r460, %rs102;
cvt.u32.u16	%r461, %rs101;
cvt.u32.u16	%r462, %rs100;
cvt.u32.u16	%r463, %rs99;
add.s32 %r464, %r456, %r463;
add.s32 %r465, %r457, %r462;
add.s32 %r466, %r458, %r461;
add.s32 %r467, %r459, %r460;
ld.shared.v4.u8 {%rs103, %rs104, %rs105, %rs106}, [%rd274+256];
cvt.u32.u16	%r468, %rs106;
cvt.u32.u16	%r469, %rs105;
cvt.u32.u16	%r470, %rs104;
cvt.u32.u16	%r471, %rs103;
add.s32 %r472, %r464, %r471;
add.s32 %r473, %r465, %r470;
add.s32 %r474, %r466, %r469;
add.s32 %r475, %r467, %r468;
ld.shared.v4.u8 {%rs107, %rs108, %rs109, %rs110}, [%rd274+384];
cvt.u32.u16	%r476, %rs110;
cvt.u32.u16	%r477, %rs109;
cvt.u32.u16	%r478, %rs108;
cvt.u32.u16	%r479, %rs107;
add.s32 %r604, %r472, %r479;
add.s32 %r603, %r473, %r478;
add.s32 %r602, %r474, %r477;
add.s32 %r601, %r475, %r476;

BB43_21:
shr.u32 %r481, %r130, 5;
add.s32 %r98, %r481, 4;
setp.gt.u32	%p14, %r98, 7;
@%p14 bra BB43_23;

and.b32 %r484, %r130, 31;
mul.wide.u32 %rd275, %r481, 512;
add.s64 %rd277, %rd13, %rd275;
mul.wide.u32 %rd278, %r484, 4;
add.s64 %rd279, %rd277, %rd278;
ld.shared.v4.u8 {%rs111, %rs112, %rs113, %rs114}, [%rd279+2048];
cvt.u32.u16	%r485, %rs114;
cvt.u32.u16	%r486, %rs113;
cvt.u32.u16	%r487, %rs112;
cvt.u32.u16	%r488, %rs111;
add.s32 %r489, %r607, %r488;
add.s32 %r490, %r606, %r487;
add.s32 %r491, %r605, %r486;
add.s32 %r492, %r608, %r485;
ld.shared.v4.u8 {%rs115, %rs116, %rs117, %rs118}, [%rd279+2176];
cvt.u32.u16	%r493, %rs118;
cvt.u32.u16	%r494, %rs117;
cvt.u32.u16	%r495, %rs116;
cvt.u32.u16	%r496, %rs115;
add.s32 %r497, %r489, %r496;
add.s32 %r498, %r490, %r495;
add.s32 %r499, %r491, %r494;
add.s32 %r500, %r492, %r493;
ld.shared.v4.u8 {%rs119, %rs120, %rs121, %rs122}, [%rd279+2304];
cvt.u32.u16	%r501, %rs122;
cvt.u32.u16	%r502, %rs121;
cvt.u32.u16	%r503, %rs120;
cvt.u32.u16	%r504, %rs119;
add.s32 %r505, %r497, %r504;
add.s32 %r506, %r498, %r503;
add.s32 %r507, %r499, %r502;
add.s32 %r508, %r500, %r501;
ld.shared.v4.u8 {%rs123, %rs124, %rs125, %rs126}, [%rd279+2432];
cvt.u32.u16	%r509, %rs126;
cvt.u32.u16	%r510, %rs125;
cvt.u32.u16	%r511, %rs124;
cvt.u32.u16	%r512, %rs123;
add.s32 %r607, %r505, %r512;
add.s32 %r606, %r506, %r511;
add.s32 %r605, %r507, %r510;
add.s32 %r608, %r508, %r509;

BB43_23:
setp.lt.u32	%p2, %r130, 256;
and.b32 %r513, %r130, 31;
cvt.u64.u32	%rd8, %r513;
bar.sync 0;
shr.u32 %r514, %r130, 3;
and.b32 %r515, %r514, 536870908;
mul.wide.u32 %rd280, %r515, 132;
add.s64 %rd282, %rd13, %rd280;
shl.b64 %rd283, %rd8, 2;
add.s64 %rd9, %rd282, %rd283;
@!%p2 bra BB43_25;
bra.uni BB43_24;

BB43_24:
st.shared.u32 [%rd9], %r604;
st.shared.u32 [%rd9+132], %r603;
st.shared.u32 [%rd9+264], %r602;
st.shared.u32 [%rd9+396], %r601;

BB43_25:
@%p14 bra BB43_27;

st.shared.u32 [%rd9+2112], %r607;
st.shared.u32 [%rd9+2244], %r606;
st.shared.u32 [%rd9+2376], %r605;
st.shared.u32 [%rd9+2508], %r608;

BB43_27:
bar.sync 0;
setp.gt.u32	%p16, %r130, 31;
@%p16 bra BB43_29;

mul.wide.u32 %rd284, %r130, 132;
add.s64 %rd286, %rd13, %rd284;
ld.shared.u32 %r519, [%rd286+4];
ld.shared.u32 %r520, [%rd286];
add.s32 %r521, %r519, %r520;
ld.shared.u32 %r522, [%rd286+8];
add.s32 %r523, %r521, %r522;
ld.shared.u32 %r524, [%rd286+12];
add.s32 %r525, %r523, %r524;
ld.shared.u32 %r526, [%rd286+16];
add.s32 %r527, %r525, %r526;
ld.shared.u32 %r528, [%rd286+20];
add.s32 %r529, %r527, %r528;
ld.shared.u32 %r530, [%rd286+24];
add.s32 %r531, %r529, %r530;
ld.shared.u32 %r532, [%rd286+28];
add.s32 %r533, %r531, %r532;
ld.shared.u32 %r534, [%rd286+32];
add.s32 %r535, %r533, %r534;
ld.shared.u32 %r536, [%rd286+36];
add.s32 %r537, %r535, %r536;
ld.shared.u32 %r538, [%rd286+40];
add.s32 %r539, %r537, %r538;
ld.shared.u32 %r540, [%rd286+44];
add.s32 %r541, %r539, %r540;
ld.shared.u32 %r542, [%rd286+48];
add.s32 %r543, %r541, %r542;
ld.shared.u32 %r544, [%rd286+52];
add.s32 %r545, %r543, %r544;
ld.shared.u32 %r546, [%rd286+56];
add.s32 %r547, %r545, %r546;
ld.shared.u32 %r548, [%rd286+60];
add.s32 %r549, %r547, %r548;
ld.shared.u32 %r550, [%rd286+64];
add.s32 %r551, %r549, %r550;
ld.shared.u32 %r552, [%rd286+68];
add.s32 %r553, %r551, %r552;
ld.shared.u32 %r554, [%rd286+72];
add.s32 %r555, %r553, %r554;
ld.shared.u32 %r556, [%rd286+76];
add.s32 %r557, %r555, %r556;
ld.shared.u32 %r558, [%rd286+80];
add.s32 %r559, %r557, %r558;
ld.shared.u32 %r560, [%rd286+84];
add.s32 %r561, %r559, %r560;
ld.shared.u32 %r562, [%rd286+88];
add.s32 %r563, %r561, %r562;
ld.shared.u32 %r564, [%rd286+92];
add.s32 %r565, %r563, %r564;
ld.shared.u32 %r566, [%rd286+96];
add.s32 %r567, %r565, %r566;
ld.shared.u32 %r568, [%rd286+100];
add.s32 %r569, %r567, %r568;
ld.shared.u32 %r570, [%rd286+104];
add.s32 %r571, %r569, %r570;
ld.shared.u32 %r572, [%rd286+108];
add.s32 %r573, %r571, %r572;
ld.shared.u32 %r574, [%rd286+112];
add.s32 %r575, %r573, %r574;
ld.shared.u32 %r576, [%rd286+116];
add.s32 %r577, %r575, %r576;
ld.shared.u32 %r578, [%rd286+120];
add.s32 %r579, %r577, %r578;
ld.shared.u32 %r580, [%rd286+124];
add.s32 %r609, %r579, %r580;

BB43_29:
@%p16 bra BB43_31;

mov.u32 %r582, %nctaid.x;
mad.lo.s32 %r585, %r582, %r130, %r1;
cvta.to.global.u64 %rd287, %rd11;
mul.wide.u32 %rd288, %r585, 4;
add.s64 %rd289, %rd287, %rd288;
st.global.u32 [%rd289], %r609;

BB43_31:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<95>;
.reg .b32 %r<508>;
.reg .b64 %rd<282>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_250320_74_non_const_temp_storage[2112];

ld.param.u64 %rd12, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd13, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r94, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r91, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r90, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r87, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r87;
@%p3 bra BB44_3;
bra.uni BB44_1;

BB44_3:
mul.lo.s32 %r501, %r1, %r88;
add.s32 %r488, %r501, %r88;
bra.uni BB44_4;

BB44_1:
mov.u32 %r488, %r94;
mov.u32 %r501, %r93;
setp.ge.s32	%p4, %r1, %r86;
@%p4 bra BB44_4;

mad.lo.s32 %r501, %r1, %r89, %r90;
add.s32 %r95, %r501, %r89;
min.s32 %r488, %r95, %r91;

BB44_4:
mov.u32 %r8, %r501;
mov.u32 %r100, %tid.x;
mul.wide.u32 %rd14, %r100, 4;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE19PtxAltUpsweepPolicyELb0EiiEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_250320_74_non_const_temp_storage;
add.s64 %rd16, %rd15, %rd14;
mov.u32 %r506, 0;
st.shared.u32 [%rd16], %r506;
st.shared.u32 [%rd16+512], %r506;
st.shared.u32 [%rd16+1024], %r506;
st.shared.u32 [%rd16+1536], %r506;
add.s32 %r101, %r8, 32640;
setp.gt.s32	%p5, %r101, %r488;
mov.u32 %r505, %r506;
mov.u32 %r504, %r506;
mov.u32 %r503, %r506;
mov.u32 %r500, %r8;
@%p5 bra BB44_11;

add.s32 %r490, %r8, 30720;
mov.u32 %r506, 0;
mov.u32 %r505, %r506;
mov.u32 %r504, %r506;
mov.u32 %r503, %r506;
mov.u32 %r489, %r506;

BB44_6:
add.s32 %r108, %r8, %r489;
mul.wide.s32 %rd17, %r100, 4;
add.s64 %rd18, %rd12, %rd17;
mul.wide.s32 %rd19, %r108, 4;
add.s64 %rd280, %rd18, %rd19;
mov.u32 %r491, -17;

BB44_7:

	ld.global.nc.u32 %r110, [%rd280];

	add.s64 %rd21, %rd280, 512;

	ld.global.nc.u32 %r111, [%rd21];

	add.s64 %rd22, %rd280, 1024;

	ld.global.nc.u32 %r112, [%rd22];

	add.s64 %rd23, %rd280, 1536;

	ld.global.nc.u32 %r113, [%rd23];

	add.s64 %rd24, %rd280, 2048;

	ld.global.nc.u32 %r114, [%rd24];

	add.s64 %rd25, %rd280, 2560;

	ld.global.nc.u32 %r115, [%rd25];

	add.s64 %rd26, %rd280, 3072;

	ld.global.nc.u32 %r116, [%rd26];

	add.s64 %rd27, %rd280, 3584;

	ld.global.nc.u32 %r117, [%rd27];

	add.s64 %rd28, %rd280, 4096;

	ld.global.nc.u32 %r118, [%rd28];

	add.s64 %rd29, %rd280, 4608;

	ld.global.nc.u32 %r119, [%rd29];

	add.s64 %rd30, %rd280, 5120;

	ld.global.nc.u32 %r120, [%rd30];

	add.s64 %rd31, %rd280, 5632;

	ld.global.nc.u32 %r121, [%rd31];

	add.s64 %rd32, %rd280, 6144;

	ld.global.nc.u32 %r122, [%rd32];

	add.s64 %rd33, %rd280, 6656;

	ld.global.nc.u32 %r123, [%rd33];

	add.s64 %rd34, %rd280, 7168;

	ld.global.nc.u32 %r124, [%rd34];

	bar.sync 0;
xor.b32 %r126, %r110, -2147483648;

	bfe.u32 %r125, %r126, %r84, %r85;

	and.b32 %r185, %r125, 3;
shr.u32 %r186, %r125, 2;
cvt.u64.u32	%rd35, %r185;
mul.wide.u32 %rd36, %r186, 512;
add.s64 %rd38, %rd15, %rd36;
add.s64 %rd40, %rd38, %rd14;
add.s64 %rd41, %rd40, %rd35;
ld.shared.u8 %rs1, [%rd41];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd41], %rs2;
xor.b32 %r130, %r111, -2147483648;

	bfe.u32 %r129, %r130, %r84, %r85;

	and.b32 %r188, %r129, 3;
shr.u32 %r189, %r129, 2;
cvt.u64.u32	%rd42, %r188;
mul.wide.u32 %rd43, %r189, 512;
add.s64 %rd44, %rd15, %rd43;
add.s64 %rd45, %rd44, %rd14;
add.s64 %rd46, %rd45, %rd42;
ld.shared.u8 %rs3, [%rd46];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd46], %rs4;
xor.b32 %r134, %r112, -2147483648;

	bfe.u32 %r133, %r134, %r84, %r85;

	and.b32 %r190, %r133, 3;
shr.u32 %r191, %r133, 2;
cvt.u64.u32	%rd47, %r190;
mul.wide.u32 %rd48, %r191, 512;
add.s64 %rd49, %rd15, %rd48;
add.s64 %rd50, %rd49, %rd14;
add.s64 %rd51, %rd50, %rd47;
ld.shared.u8 %rs5, [%rd51];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd51], %rs6;
xor.b32 %r138, %r113, -2147483648;

	bfe.u32 %r137, %r138, %r84, %r85;

	and.b32 %r192, %r137, 3;
shr.u32 %r193, %r137, 2;
cvt.u64.u32	%rd52, %r192;
mul.wide.u32 %rd53, %r193, 512;
add.s64 %rd54, %rd15, %rd53;
add.s64 %rd55, %rd54, %rd14;
add.s64 %rd56, %rd55, %rd52;
ld.shared.u8 %rs7, [%rd56];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd56], %rs8;
xor.b32 %r142, %r114, -2147483648;

	bfe.u32 %r141, %r142, %r84, %r85;

	and.b32 %r194, %r141, 3;
shr.u32 %r195, %r141, 2;
cvt.u64.u32	%rd57, %r194;
mul.wide.u32 %rd58, %r195, 512;
add.s64 %rd59, %rd15, %rd58;
add.s64 %rd60, %rd59, %rd14;
add.s64 %rd61, %rd60, %rd57;
ld.shared.u8 %rs9, [%rd61];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd61], %rs10;
xor.b32 %r146, %r115, -2147483648;

	bfe.u32 %r145, %r146, %r84, %r85;

	and.b32 %r196, %r145, 3;
shr.u32 %r197, %r145, 2;
cvt.u64.u32	%rd62, %r196;
mul.wide.u32 %rd63, %r197, 512;
add.s64 %rd64, %rd15, %rd63;
add.s64 %rd65, %rd64, %rd14;
add.s64 %rd66, %rd65, %rd62;
ld.shared.u8 %rs11, [%rd66];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd66], %rs12;
xor.b32 %r150, %r116, -2147483648;

	bfe.u32 %r149, %r150, %r84, %r85;

	and.b32 %r198, %r149, 3;
shr.u32 %r199, %r149, 2;
cvt.u64.u32	%rd67, %r198;
mul.wide.u32 %rd68, %r199, 512;
add.s64 %rd69, %rd15, %rd68;
add.s64 %rd70, %rd69, %rd14;
add.s64 %rd71, %rd70, %rd67;
ld.shared.u8 %rs13, [%rd71];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd71], %rs14;
xor.b32 %r154, %r117, -2147483648;

	bfe.u32 %r153, %r154, %r84, %r85;

	and.b32 %r200, %r153, 3;
shr.u32 %r201, %r153, 2;
cvt.u64.u32	%rd72, %r200;
mul.wide.u32 %rd73, %r201, 512;
add.s64 %rd74, %rd15, %rd73;
add.s64 %rd75, %rd74, %rd14;
add.s64 %rd76, %rd75, %rd72;
ld.shared.u8 %rs15, [%rd76];
add.s16 %rs16, %rs15, 1;
st.shared.u8 [%rd76], %rs16;
xor.b32 %r158, %r118, -2147483648;

	bfe.u32 %r157, %r158, %r84, %r85;

	and.b32 %r202, %r157, 3;
shr.u32 %r203, %r157, 2;
cvt.u64.u32	%rd77, %r202;
mul.wide.u32 %rd78, %r203, 512;
add.s64 %rd79, %rd15, %rd78;
add.s64 %rd80, %rd79, %rd14;
add.s64 %rd81, %rd80, %rd77;
ld.shared.u8 %rs17, [%rd81];
add.s16 %rs18, %rs17, 1;
st.shared.u8 [%rd81], %rs18;
xor.b32 %r162, %r119, -2147483648;

	bfe.u32 %r161, %r162, %r84, %r85;

	and.b32 %r204, %r161, 3;
shr.u32 %r205, %r161, 2;
cvt.u64.u32	%rd82, %r204;
mul.wide.u32 %rd83, %r205, 512;
add.s64 %rd84, %rd15, %rd83;
add.s64 %rd85, %rd84, %rd14;
add.s64 %rd86, %rd85, %rd82;
ld.shared.u8 %rs19, [%rd86];
add.s16 %rs20, %rs19, 1;
st.shared.u8 [%rd86], %rs20;
xor.b32 %r166, %r120, -2147483648;

	bfe.u32 %r165, %r166, %r84, %r85;

	and.b32 %r206, %r165, 3;
shr.u32 %r207, %r165, 2;
cvt.u64.u32	%rd87, %r206;
mul.wide.u32 %rd88, %r207, 512;
add.s64 %rd89, %rd15, %rd88;
add.s64 %rd90, %rd89, %rd14;
add.s64 %rd91, %rd90, %rd87;
ld.shared.u8 %rs21, [%rd91];
add.s16 %rs22, %rs21, 1;
st.shared.u8 [%rd91], %rs22;
xor.b32 %r170, %r121, -2147483648;

	bfe.u32 %r169, %r170, %r84, %r85;

	and.b32 %r208, %r169, 3;
shr.u32 %r209, %r169, 2;
cvt.u64.u32	%rd92, %r208;
mul.wide.u32 %rd93, %r209, 512;
add.s64 %rd94, %rd15, %rd93;
add.s64 %rd95, %rd94, %rd14;
add.s64 %rd96, %rd95, %rd92;
ld.shared.u8 %rs23, [%rd96];
add.s16 %rs24, %rs23, 1;
st.shared.u8 [%rd96], %rs24;
xor.b32 %r174, %r122, -2147483648;

	bfe.u32 %r173, %r174, %r84, %r85;

	and.b32 %r210, %r173, 3;
shr.u32 %r211, %r173, 2;
cvt.u64.u32	%rd97, %r210;
mul.wide.u32 %rd98, %r211, 512;
add.s64 %rd99, %rd15, %rd98;
add.s64 %rd100, %rd99, %rd14;
add.s64 %rd101, %rd100, %rd97;
ld.shared.u8 %rs25, [%rd101];
add.s16 %rs26, %rs25, 1;
st.shared.u8 [%rd101], %rs26;
xor.b32 %r178, %r123, -2147483648;

	bfe.u32 %r177, %r178, %r84, %r85;

	and.b32 %r212, %r177, 3;
shr.u32 %r213, %r177, 2;
cvt.u64.u32	%rd102, %r212;
mul.wide.u32 %rd103, %r213, 512;
add.s64 %rd104, %rd15, %rd103;
add.s64 %rd105, %rd104, %rd14;
add.s64 %rd106, %rd105, %rd102;
ld.shared.u8 %rs27, [%rd106];
add.s16 %rs28, %rs27, 1;
st.shared.u8 [%rd106], %rs28;
xor.b32 %r182, %r124, -2147483648;

	bfe.u32 %r181, %r182, %r84, %r85;

	and.b32 %r214, %r181, 3;
shr.u32 %r215, %r181, 2;
cvt.u64.u32	%rd107, %r214;
mul.wide.u32 %rd108, %r215, 512;
add.s64 %rd109, %rd15, %rd108;
add.s64 %rd110, %rd109, %rd14;
add.s64 %rd111, %rd110, %rd107;
ld.shared.u8 %rs29, [%rd111];
add.s16 %rs30, %rs29, 1;
st.shared.u8 [%rd111], %rs30;
add.s64 %rd280, %rd280, 7680;
add.s32 %r491, %r491, 1;
setp.ne.s32	%p6, %r491, 0;
@%p6 bra BB44_7;

setp.lt.u32	%p1, %r100, 128;
bar.sync 0;
@!%p1 bra BB44_10;
bra.uni BB44_9;

BB44_9:
shr.u32 %r218, %r100, 5;
and.b32 %r219, %r100, 31;
mul.wide.u32 %rd112, %r218, 512;
add.s64 %rd114, %rd15, %rd112;
mul.wide.u32 %rd115, %r219, 4;
add.s64 %rd116, %rd114, %rd115;
ld.shared.v4.u8 {%rs31, %rs32, %rs33, %rs34}, [%rd116];
cvt.u32.u16	%r220, %rs34;
cvt.u32.u16	%r221, %rs33;
cvt.u32.u16	%r222, %rs32;
cvt.u32.u16	%r223, %rs31;
add.s32 %r224, %r505, %r223;
add.s32 %r225, %r504, %r222;
add.s32 %r226, %r503, %r221;
add.s32 %r227, %r506, %r220;
ld.shared.v4.u8 {%rs35, %rs36, %rs37, %rs38}, [%rd116+128];
cvt.u32.u16	%r228, %rs38;
cvt.u32.u16	%r229, %rs37;
cvt.u32.u16	%r230, %rs36;
cvt.u32.u16	%r231, %rs35;
add.s32 %r232, %r224, %r231;
add.s32 %r233, %r225, %r230;
add.s32 %r234, %r226, %r229;
add.s32 %r235, %r227, %r228;
ld.shared.v4.u8 {%rs39, %rs40, %rs41, %rs42}, [%rd116+256];
cvt.u32.u16	%r236, %rs42;
cvt.u32.u16	%r237, %rs41;
cvt.u32.u16	%r238, %rs40;
cvt.u32.u16	%r239, %rs39;
add.s32 %r240, %r232, %r239;
add.s32 %r241, %r233, %r238;
add.s32 %r242, %r234, %r237;
add.s32 %r243, %r235, %r236;
ld.shared.v4.u8 {%rs43, %rs44, %rs45, %rs46}, [%rd116+384];
cvt.u32.u16	%r244, %rs46;
cvt.u32.u16	%r245, %rs45;
cvt.u32.u16	%r246, %rs44;
cvt.u32.u16	%r247, %rs43;
add.s32 %r505, %r240, %r247;
add.s32 %r504, %r241, %r246;
add.s32 %r503, %r242, %r245;
add.s32 %r506, %r243, %r244;

BB44_10:
bar.sync 0;
mov.u32 %r249, 0;
st.shared.u32 [%rd16], %r249;
st.shared.u32 [%rd16+512], %r249;
st.shared.u32 [%rd16+1024], %r249;
st.shared.u32 [%rd16+1536], %r249;
add.s32 %r42, %r490, 1920;
add.s32 %r250, %r490, 34560;
add.s32 %r490, %r490, 32640;
add.s32 %r489, %r489, 32640;
setp.le.s32	%p7, %r250, %r488;
mov.u32 %r500, %r42;
@%p7 bra BB44_6;

BB44_11:
mov.u32 %r497, %r500;
add.s32 %r499, %r497, 1920;
setp.gt.s32	%p8, %r499, %r488;
@%p8 bra BB44_14;

add.s32 %r252, %r100, 128;
cvt.s64.s32	%rd4, %r252;
add.s32 %r253, %r100, 256;
cvt.s64.s32	%rd5, %r253;
add.s32 %r254, %r100, 384;
cvt.s64.s32	%rd6, %r254;
cvt.u64.u32	%rd7, %r100;
shl.b64 %rd182, %rd7, 2;
mov.u32 %r498, %r497;

BB44_13:
mov.u32 %r495, %r499;
mov.u32 %r52, %r498;
mov.u32 %r498, %r495;
cvt.s64.s32	%rd135, %r100;
cvt.s64.s32	%rd136, %r52;
add.s64 %rd137, %rd135, %rd136;
shl.b64 %rd138, %rd137, 2;
add.s64 %rd120, %rd12, %rd138;

	ld.global.nc.u32 %r255, [%rd120];

	add.s64 %rd139, %rd4, %rd136;
shl.b64 %rd140, %rd139, 2;
add.s64 %rd121, %rd12, %rd140;

	ld.global.nc.u32 %r256, [%rd121];

	add.s64 %rd141, %rd5, %rd136;
shl.b64 %rd142, %rd141, 2;
add.s64 %rd122, %rd12, %rd142;

	ld.global.nc.u32 %r257, [%rd122];

	add.s64 %rd143, %rd6, %rd136;
shl.b64 %rd144, %rd143, 2;
add.s64 %rd123, %rd12, %rd144;

	ld.global.nc.u32 %r258, [%rd123];

	add.s32 %r271, %r100, 512;
cvt.s64.s32	%rd145, %r271;
add.s64 %rd146, %rd145, %rd136;
shl.b64 %rd147, %rd146, 2;
add.s64 %rd124, %rd12, %rd147;

	ld.global.nc.u32 %r259, [%rd124];

	add.s32 %r272, %r100, 640;
cvt.s64.s32	%rd148, %r272;
add.s64 %rd149, %rd148, %rd136;
shl.b64 %rd150, %rd149, 2;
add.s64 %rd125, %rd12, %rd150;

	ld.global.nc.u32 %r260, [%rd125];

	add.s32 %r273, %r100, 768;
cvt.s64.s32	%rd151, %r273;
add.s64 %rd152, %rd151, %rd136;
shl.b64 %rd153, %rd152, 2;
add.s64 %rd126, %rd12, %rd153;

	ld.global.nc.u32 %r261, [%rd126];

	add.s32 %r274, %r100, 896;
cvt.s64.s32	%rd154, %r274;
add.s64 %rd155, %rd154, %rd136;
shl.b64 %rd156, %rd155, 2;
add.s64 %rd127, %rd12, %rd156;

	ld.global.nc.u32 %r262, [%rd127];

	add.s32 %r275, %r100, 1024;
cvt.s64.s32	%rd157, %r275;
add.s64 %rd158, %rd157, %rd136;
shl.b64 %rd159, %rd158, 2;
add.s64 %rd128, %rd12, %rd159;

	ld.global.nc.u32 %r263, [%rd128];

	add.s32 %r276, %r100, 1152;
cvt.s64.s32	%rd160, %r276;
add.s64 %rd161, %rd160, %rd136;
shl.b64 %rd162, %rd161, 2;
add.s64 %rd129, %rd12, %rd162;

	ld.global.nc.u32 %r264, [%rd129];

	add.s32 %r277, %r100, 1280;
cvt.s64.s32	%rd163, %r277;
add.s64 %rd164, %rd163, %rd136;
shl.b64 %rd165, %rd164, 2;
add.s64 %rd130, %rd12, %rd165;

	ld.global.nc.u32 %r265, [%rd130];

	add.s32 %r278, %r100, 1408;
cvt.s64.s32	%rd166, %r278;
add.s64 %rd167, %rd166, %rd136;
shl.b64 %rd168, %rd167, 2;
add.s64 %rd131, %rd12, %rd168;

	ld.global.nc.u32 %r266, [%rd131];

	add.s32 %r279, %r100, 1536;
cvt.s64.s32	%rd169, %r279;
add.s64 %rd170, %rd169, %rd136;
shl.b64 %rd171, %rd170, 2;
add.s64 %rd132, %rd12, %rd171;

	ld.global.nc.u32 %r267, [%rd132];

	add.s32 %r280, %r100, 1664;
cvt.s64.s32	%rd172, %r280;
add.s64 %rd173, %rd172, %rd136;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd133, %rd12, %rd174;

	ld.global.nc.u32 %r268, [%rd133];

	add.s32 %r281, %r100, 1792;
cvt.s64.s32	%rd175, %r281;
add.s64 %rd176, %rd175, %rd136;
shl.b64 %rd177, %rd176, 2;
add.s64 %rd134, %rd12, %rd177;

	ld.global.nc.u32 %r269, [%rd134];

	bar.sync 0;
xor.b32 %r283, %r255, -2147483648;

	bfe.u32 %r282, %r283, %r84, %r85;

	and.b32 %r342, %r282, 3;
shr.u32 %r343, %r282, 2;
cvt.u64.u32	%rd178, %r342;
mul.wide.u32 %rd179, %r343, 512;
add.s64 %rd181, %rd15, %rd179;
add.s64 %rd183, %rd181, %rd182;
add.s64 %rd184, %rd183, %rd178;
ld.shared.u8 %rs47, [%rd184];
add.s16 %rs48, %rs47, 1;
st.shared.u8 [%rd184], %rs48;
xor.b32 %r287, %r256, -2147483648;

	bfe.u32 %r286, %r287, %r84, %r85;

	and.b32 %r344, %r286, 3;
shr.u32 %r345, %r286, 2;
cvt.u64.u32	%rd185, %r344;
mul.wide.u32 %rd186, %r345, 512;
add.s64 %rd187, %rd15, %rd186;
add.s64 %rd188, %rd187, %rd182;
add.s64 %rd189, %rd188, %rd185;
ld.shared.u8 %rs49, [%rd189];
add.s16 %rs50, %rs49, 1;
st.shared.u8 [%rd189], %rs50;
xor.b32 %r291, %r257, -2147483648;

	bfe.u32 %r290, %r291, %r84, %r85;

	and.b32 %r346, %r290, 3;
shr.u32 %r347, %r290, 2;
cvt.u64.u32	%rd190, %r346;
mul.wide.u32 %rd191, %r347, 512;
add.s64 %rd192, %rd15, %rd191;
add.s64 %rd193, %rd192, %rd182;
add.s64 %rd194, %rd193, %rd190;
ld.shared.u8 %rs51, [%rd194];
add.s16 %rs52, %rs51, 1;
st.shared.u8 [%rd194], %rs52;
xor.b32 %r295, %r258, -2147483648;

	bfe.u32 %r294, %r295, %r84, %r85;

	and.b32 %r348, %r294, 3;
shr.u32 %r349, %r294, 2;
cvt.u64.u32	%rd195, %r348;
mul.wide.u32 %rd196, %r349, 512;
add.s64 %rd197, %rd15, %rd196;
add.s64 %rd198, %rd197, %rd182;
add.s64 %rd199, %rd198, %rd195;
ld.shared.u8 %rs53, [%rd199];
add.s16 %rs54, %rs53, 1;
st.shared.u8 [%rd199], %rs54;
xor.b32 %r299, %r259, -2147483648;

	bfe.u32 %r298, %r299, %r84, %r85;

	and.b32 %r350, %r298, 3;
shr.u32 %r351, %r298, 2;
cvt.u64.u32	%rd200, %r350;
mul.wide.u32 %rd201, %r351, 512;
add.s64 %rd202, %rd15, %rd201;
add.s64 %rd203, %rd202, %rd182;
add.s64 %rd204, %rd203, %rd200;
ld.shared.u8 %rs55, [%rd204];
add.s16 %rs56, %rs55, 1;
st.shared.u8 [%rd204], %rs56;
xor.b32 %r303, %r260, -2147483648;

	bfe.u32 %r302, %r303, %r84, %r85;

	and.b32 %r352, %r302, 3;
shr.u32 %r353, %r302, 2;
cvt.u64.u32	%rd205, %r352;
mul.wide.u32 %rd206, %r353, 512;
add.s64 %rd207, %rd15, %rd206;
add.s64 %rd208, %rd207, %rd182;
add.s64 %rd209, %rd208, %rd205;
ld.shared.u8 %rs57, [%rd209];
add.s16 %rs58, %rs57, 1;
st.shared.u8 [%rd209], %rs58;
xor.b32 %r307, %r261, -2147483648;

	bfe.u32 %r306, %r307, %r84, %r85;

	and.b32 %r354, %r306, 3;
shr.u32 %r355, %r306, 2;
cvt.u64.u32	%rd210, %r354;
mul.wide.u32 %rd211, %r355, 512;
add.s64 %rd212, %rd15, %rd211;
add.s64 %rd213, %rd212, %rd182;
add.s64 %rd214, %rd213, %rd210;
ld.shared.u8 %rs59, [%rd214];
add.s16 %rs60, %rs59, 1;
st.shared.u8 [%rd214], %rs60;
xor.b32 %r311, %r262, -2147483648;

	bfe.u32 %r310, %r311, %r84, %r85;

	and.b32 %r356, %r310, 3;
shr.u32 %r357, %r310, 2;
cvt.u64.u32	%rd215, %r356;
mul.wide.u32 %rd216, %r357, 512;
add.s64 %rd217, %rd15, %rd216;
add.s64 %rd218, %rd217, %rd182;
add.s64 %rd219, %rd218, %rd215;
ld.shared.u8 %rs61, [%rd219];
add.s16 %rs62, %rs61, 1;
st.shared.u8 [%rd219], %rs62;
xor.b32 %r315, %r263, -2147483648;

	bfe.u32 %r314, %r315, %r84, %r85;

	and.b32 %r358, %r314, 3;
shr.u32 %r359, %r314, 2;
cvt.u64.u32	%rd220, %r358;
mul.wide.u32 %rd221, %r359, 512;
add.s64 %rd222, %rd15, %rd221;
add.s64 %rd223, %rd222, %rd182;
add.s64 %rd224, %rd223, %rd220;
ld.shared.u8 %rs63, [%rd224];
add.s16 %rs64, %rs63, 1;
st.shared.u8 [%rd224], %rs64;
xor.b32 %r319, %r264, -2147483648;

	bfe.u32 %r318, %r319, %r84, %r85;

	and.b32 %r360, %r318, 3;
shr.u32 %r361, %r318, 2;
cvt.u64.u32	%rd225, %r360;
mul.wide.u32 %rd226, %r361, 512;
add.s64 %rd227, %rd15, %rd226;
add.s64 %rd228, %rd227, %rd182;
add.s64 %rd229, %rd228, %rd225;
ld.shared.u8 %rs65, [%rd229];
add.s16 %rs66, %rs65, 1;
st.shared.u8 [%rd229], %rs66;
xor.b32 %r323, %r265, -2147483648;

	bfe.u32 %r322, %r323, %r84, %r85;

	and.b32 %r362, %r322, 3;
shr.u32 %r363, %r322, 2;
cvt.u64.u32	%rd230, %r362;
mul.wide.u32 %rd231, %r363, 512;
add.s64 %rd232, %rd15, %rd231;
add.s64 %rd233, %rd232, %rd182;
add.s64 %rd234, %rd233, %rd230;
ld.shared.u8 %rs67, [%rd234];
add.s16 %rs68, %rs67, 1;
st.shared.u8 [%rd234], %rs68;
xor.b32 %r327, %r266, -2147483648;

	bfe.u32 %r326, %r327, %r84, %r85;

	and.b32 %r364, %r326, 3;
shr.u32 %r365, %r326, 2;
cvt.u64.u32	%rd235, %r364;
mul.wide.u32 %rd236, %r365, 512;
add.s64 %rd237, %rd15, %rd236;
add.s64 %rd238, %rd237, %rd182;
add.s64 %rd239, %rd238, %rd235;
ld.shared.u8 %rs69, [%rd239];
add.s16 %rs70, %rs69, 1;
st.shared.u8 [%rd239], %rs70;
xor.b32 %r331, %r267, -2147483648;

	bfe.u32 %r330, %r331, %r84, %r85;

	and.b32 %r366, %r330, 3;
shr.u32 %r367, %r330, 2;
cvt.u64.u32	%rd240, %r366;
mul.wide.u32 %rd241, %r367, 512;
add.s64 %rd242, %rd15, %rd241;
add.s64 %rd243, %rd242, %rd182;
add.s64 %rd244, %rd243, %rd240;
ld.shared.u8 %rs71, [%rd244];
add.s16 %rs72, %rs71, 1;
st.shared.u8 [%rd244], %rs72;
xor.b32 %r335, %r268, -2147483648;

	bfe.u32 %r334, %r335, %r84, %r85;

	and.b32 %r368, %r334, 3;
shr.u32 %r369, %r334, 2;
cvt.u64.u32	%rd245, %r368;
mul.wide.u32 %rd246, %r369, 512;
add.s64 %rd247, %rd15, %rd246;
add.s64 %rd248, %rd247, %rd182;
add.s64 %rd249, %rd248, %rd245;
ld.shared.u8 %rs73, [%rd249];
add.s16 %rs74, %rs73, 1;
st.shared.u8 [%rd249], %rs74;
xor.b32 %r339, %r269, -2147483648;

	bfe.u32 %r338, %r339, %r84, %r85;

	and.b32 %r370, %r338, 3;
shr.u32 %r371, %r338, 2;
cvt.u64.u32	%rd250, %r370;
mul.wide.u32 %rd251, %r371, 512;
add.s64 %rd252, %rd15, %rd251;
add.s64 %rd253, %rd252, %rd182;
add.s64 %rd254, %rd253, %rd250;
ld.shared.u8 %rs75, [%rd254];
add.s16 %rs76, %rs75, 1;
st.shared.u8 [%rd254], %rs76;
add.s32 %r499, %r498, 1920;
setp.le.s32	%p9, %r499, %r488;
mov.u32 %r497, %r498;
@%p9 bra BB44_13;

BB44_14:
add.s32 %r502, %r100, %r497;
setp.ge.s32	%p10, %r502, %r488;
@%p10 bra BB44_17;

add.s32 %r374, %r100, %r497;
mul.wide.s32 %rd255, %r374, 4;
add.s64 %rd281, %rd12, %rd255;
cvt.u64.u32	%rd9, %r100;
shl.b64 %rd261, %rd9, 2;

BB44_16:

	ld.global.nc.u32 %r375, [%rd281];

	xor.b32 %r377, %r375, -2147483648;

	bfe.u32 %r376, %r377, %r84, %r85;

	and.b32 %r380, %r376, 3;
shr.u32 %r381, %r376, 2;
cvt.u64.u32	%rd257, %r380;
mul.wide.u32 %rd258, %r381, 512;
add.s64 %rd260, %rd15, %rd258;
add.s64 %rd262, %rd260, %rd261;
add.s64 %rd263, %rd262, %rd257;
ld.shared.u8 %rs77, [%rd263];
add.s16 %rs78, %rs77, 1;
st.shared.u8 [%rd263], %rs78;
add.s64 %rd281, %rd281, 512;
add.s32 %r502, %r502, 128;
setp.lt.s32	%p11, %r502, %r488;
@%p11 bra BB44_16;

BB44_17:
bar.sync 0;
setp.gt.u32	%p12, %r100, 127;
@%p12 bra BB44_19;

shr.u32 %r384, %r100, 5;
and.b32 %r385, %r100, 31;
mul.wide.u32 %rd264, %r384, 512;
add.s64 %rd266, %rd15, %rd264;
mul.wide.u32 %rd267, %r385, 4;
add.s64 %rd268, %rd266, %rd267;
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd268];
cvt.u32.u16	%r386, %rs82;
cvt.u32.u16	%r387, %rs81;
cvt.u32.u16	%r388, %rs80;
cvt.u32.u16	%r389, %rs79;
add.s32 %r390, %r505, %r389;
add.s32 %r391, %r504, %r388;
add.s32 %r392, %r503, %r387;
add.s32 %r393, %r506, %r386;
ld.shared.v4.u8 {%rs83, %rs84, %rs85, %rs86}, [%rd268+128];
cvt.u32.u16	%r394, %rs86;
cvt.u32.u16	%r395, %rs85;
cvt.u32.u16	%r396, %rs84;
cvt.u32.u16	%r397, %rs83;
add.s32 %r398, %r390, %r397;
add.s32 %r399, %r391, %r396;
add.s32 %r400, %r392, %r395;
add.s32 %r401, %r393, %r394;
ld.shared.v4.u8 {%rs87, %rs88, %rs89, %rs90}, [%rd268+256];
cvt.u32.u16	%r402, %rs90;
cvt.u32.u16	%r403, %rs89;
cvt.u32.u16	%r404, %rs88;
cvt.u32.u16	%r405, %rs87;
add.s32 %r406, %r398, %r405;
add.s32 %r407, %r399, %r404;
add.s32 %r408, %r400, %r403;
add.s32 %r409, %r401, %r402;
ld.shared.v4.u8 {%rs91, %rs92, %rs93, %rs94}, [%rd268+384];
cvt.u32.u16	%r410, %rs94;
cvt.u32.u16	%r411, %rs93;
cvt.u32.u16	%r412, %rs92;
cvt.u32.u16	%r413, %rs91;
add.s32 %r505, %r406, %r413;
add.s32 %r504, %r407, %r412;
add.s32 %r503, %r408, %r411;
add.s32 %r506, %r409, %r410;

BB44_19:
setp.lt.u32	%p2, %r100, 128;
bar.sync 0;
@!%p2 bra BB44_21;
bra.uni BB44_20;

BB44_20:
and.b32 %r414, %r100, 31;
shr.u32 %r416, %r100, 3;
and.b32 %r417, %r416, 536870908;
mul.wide.u32 %rd269, %r417, 132;
add.s64 %rd271, %rd15, %rd269;
mul.wide.u32 %rd272, %r414, 4;
add.s64 %rd273, %rd271, %rd272;
st.shared.u32 [%rd273], %r505;
st.shared.u32 [%rd273+132], %r504;
st.shared.u32 [%rd273+264], %r503;
st.shared.u32 [%rd273+396], %r506;

BB44_21:
bar.sync 0;
setp.gt.u32	%p13, %r100, 15;
@%p13 bra BB44_23;

mul.wide.u32 %rd274, %r100, 132;
add.s64 %rd276, %rd15, %rd274;
ld.shared.u32 %r421, [%rd276+4];
ld.shared.u32 %r422, [%rd276];
add.s32 %r423, %r421, %r422;
ld.shared.u32 %r424, [%rd276+8];
add.s32 %r425, %r423, %r424;
ld.shared.u32 %r426, [%rd276+12];
add.s32 %r427, %r425, %r426;
ld.shared.u32 %r428, [%rd276+16];
add.s32 %r429, %r427, %r428;
ld.shared.u32 %r430, [%rd276+20];
add.s32 %r431, %r429, %r430;
ld.shared.u32 %r432, [%rd276+24];
add.s32 %r433, %r431, %r432;
ld.shared.u32 %r434, [%rd276+28];
add.s32 %r435, %r433, %r434;
ld.shared.u32 %r436, [%rd276+32];
add.s32 %r437, %r435, %r436;
ld.shared.u32 %r438, [%rd276+36];
add.s32 %r439, %r437, %r438;
ld.shared.u32 %r440, [%rd276+40];
add.s32 %r441, %r439, %r440;
ld.shared.u32 %r442, [%rd276+44];
add.s32 %r443, %r441, %r442;
ld.shared.u32 %r444, [%rd276+48];
add.s32 %r445, %r443, %r444;
ld.shared.u32 %r446, [%rd276+52];
add.s32 %r447, %r445, %r446;
ld.shared.u32 %r448, [%rd276+56];
add.s32 %r449, %r447, %r448;
ld.shared.u32 %r450, [%rd276+60];
add.s32 %r451, %r449, %r450;
ld.shared.u32 %r452, [%rd276+64];
add.s32 %r453, %r451, %r452;
ld.shared.u32 %r454, [%rd276+68];
add.s32 %r455, %r453, %r454;
ld.shared.u32 %r456, [%rd276+72];
add.s32 %r457, %r455, %r456;
ld.shared.u32 %r458, [%rd276+76];
add.s32 %r459, %r457, %r458;
ld.shared.u32 %r460, [%rd276+80];
add.s32 %r461, %r459, %r460;
ld.shared.u32 %r462, [%rd276+84];
add.s32 %r463, %r461, %r462;
ld.shared.u32 %r464, [%rd276+88];
add.s32 %r465, %r463, %r464;
ld.shared.u32 %r466, [%rd276+92];
add.s32 %r467, %r465, %r466;
ld.shared.u32 %r468, [%rd276+96];
add.s32 %r469, %r467, %r468;
ld.shared.u32 %r470, [%rd276+100];
add.s32 %r471, %r469, %r470;
ld.shared.u32 %r472, [%rd276+104];
add.s32 %r473, %r471, %r472;
ld.shared.u32 %r474, [%rd276+108];
add.s32 %r475, %r473, %r474;
ld.shared.u32 %r476, [%rd276+112];
add.s32 %r477, %r475, %r476;
ld.shared.u32 %r478, [%rd276+116];
add.s32 %r479, %r477, %r478;
ld.shared.u32 %r480, [%rd276+120];
add.s32 %r481, %r479, %r480;
ld.shared.u32 %r482, [%rd276+124];
add.s32 %r507, %r481, %r482;

BB44_23:
@%p13 bra BB44_25;

mov.u32 %r484, %nctaid.x;
mad.lo.s32 %r487, %r484, %r100, %r1;
cvta.to.global.u64 %rd277, %rd13;
mul.wide.u32 %rd278, %r487, 4;
add.s64 %rd279, %rd277, %rd278;
st.global.u32 [%rd279], %r507;

BB44_25:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i(
.param .u64 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i_param_0,
.param .u32 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i_param_1
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<39>;
.reg .b32 %r<193>;
.reg .b64 %rd<14>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage[172];

ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i_param_0];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i_param_1];
mov.u32 %r21, %ctaid.x;
setp.ne.s32	%p33, %r21, 0;
setp.lt.s32	%p34, %r20, 4096;
or.pred %p35, %p33, %p34;
@%p35 bra BB45_8;

cvta.to.global.u64 %rd13, %rd5;
mov.u32 %r24, %tid.x;
shr.s32 %r25, %r24, 31;
shr.u32 %r26, %r25, 27;
add.s32 %r27, %r24, %r26;
shr.s32 %r28, %r27, 5;
mul.wide.s32 %rd6, %r28, 4;
mov.u64 %rd7, _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
add.s64 %rd2, %rd8, 36;
mov.u32 %r191, 0;
mov.u32 %r187, 4096;

	mov.u32 %r31, %laneid;


BB45_2:
mov.u32 %r2, %r191;
shl.b32 %r30, %r24, 2;
mul.wide.s32 %rd9, %r30, 4;
add.s64 %rd10, %rd13, %rd9;
ld.global.u32 %r3, [%rd10];
ld.global.u32 %r4, [%rd10+4];
ld.global.u32 %r5, [%rd10+8];
ld.global.u32 %r6, [%rd10+12];
bar.sync 0;
add.s32 %r57, %r4, %r3;
add.s32 %r58, %r57, %r5;
add.s32 %r36, %r58, %r6;
mov.u32 %r34, 1;
mov.u32 %r55, 0;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r36, %r34, %r55; @p add.u32 r0, r0, %r36; mov.u32 %r32, r0;}

	mov.u32 %r39, 2;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r32, %r39, %r55; @p add.u32 r0, r0, %r32; mov.u32 %r37, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r37, %r44, %r55; @p add.u32 r0, r0, %r37; mov.u32 %r42, r0;}

	mov.u32 %r49, 8;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r42, %r49, %r55; @p add.u32 r0, r0, %r42; mov.u32 %r47, r0;}

	mov.u32 %r54, 16;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r47, %r54, %r55; @p add.u32 r0, r0, %r47; mov.u32 %r52, r0;}

	setp.ne.s32	%p36, %r31, 31;
@%p36 bra BB45_4;

st.shared.u32 [%rd2], %r52;

BB45_4:
sub.s32 %r10, %r52, %r36;
add.s32 %r60, %r24, 31;
setp.lt.u32	%p1, %r60, 63;
and.b32 %r61, %r24, -32;
setp.eq.s32	%p2, %r61, 992;
setp.eq.s32	%p3, %r61, 960;
setp.eq.s32	%p4, %r61, 928;
setp.eq.s32	%p5, %r61, 896;
setp.eq.s32	%p6, %r61, 864;
setp.eq.s32	%p7, %r61, 832;
setp.eq.s32	%p8, %r61, 800;
setp.eq.s32	%p9, %r61, 768;
setp.eq.s32	%p10, %r61, 736;
setp.eq.s32	%p11, %r61, 704;
setp.eq.s32	%p12, %r61, 672;
setp.eq.s32	%p13, %r61, 640;
setp.eq.s32	%p14, %r61, 608;
setp.eq.s32	%p15, %r61, 576;
setp.eq.s32	%p16, %r61, 544;
setp.eq.s32	%p17, %r61, 512;
setp.eq.s32	%p18, %r61, 480;
setp.eq.s32	%p19, %r61, 448;
setp.eq.s32	%p20, %r61, 416;
setp.eq.s32	%p21, %r61, 384;
setp.eq.s32	%p22, %r61, 352;
setp.eq.s32	%p23, %r61, 320;
setp.eq.s32	%p24, %r61, 288;
setp.eq.s32	%p25, %r61, 256;
setp.eq.s32	%p26, %r61, 224;
setp.eq.s32	%p27, %r61, 192;
setp.eq.s32	%p28, %r61, 160;
setp.eq.s32	%p29, %r61, 128;
setp.eq.s32	%p30, %r61, 96;
setp.eq.s32	%p31, %r61, 64;
setp.eq.s32	%p32, %r61, 32;
bar.sync 0;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+36];
selp.b32	%r63, %r62, 0, %p32;
add.s32 %r64, %r10, %r63;
ld.shared.u32 %r65, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+40];
add.s32 %r66, %r65, %r62;
selp.b32	%r67, %r66, 0, %p31;
add.s32 %r68, %r64, %r67;
ld.shared.u32 %r69, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+44];
add.s32 %r70, %r66, %r69;
selp.b32	%r71, %r70, 0, %p30;
add.s32 %r72, %r68, %r71;
ld.shared.u32 %r73, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+48];
add.s32 %r74, %r70, %r73;
selp.b32	%r75, %r74, 0, %p29;
add.s32 %r76, %r72, %r75;
ld.shared.u32 %r77, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+52];
add.s32 %r78, %r74, %r77;
selp.b32	%r79, %r78, 0, %p28;
add.s32 %r80, %r76, %r79;
ld.shared.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+56];
add.s32 %r82, %r78, %r81;
selp.b32	%r83, %r82, 0, %p27;
add.s32 %r84, %r80, %r83;
ld.shared.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+60];
add.s32 %r86, %r82, %r85;
selp.b32	%r87, %r86, 0, %p26;
add.s32 %r88, %r84, %r87;
ld.shared.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+64];
add.s32 %r90, %r86, %r89;
selp.b32	%r91, %r90, 0, %p25;
add.s32 %r92, %r88, %r91;
ld.shared.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+68];
add.s32 %r94, %r90, %r93;
selp.b32	%r95, %r94, 0, %p24;
add.s32 %r96, %r92, %r95;
ld.shared.u32 %r97, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+72];
add.s32 %r98, %r94, %r97;
selp.b32	%r99, %r98, 0, %p23;
add.s32 %r100, %r96, %r99;
ld.shared.u32 %r101, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+76];
add.s32 %r102, %r98, %r101;
selp.b32	%r103, %r102, 0, %p22;
add.s32 %r104, %r100, %r103;
ld.shared.u32 %r105, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+80];
add.s32 %r106, %r102, %r105;
selp.b32	%r107, %r106, 0, %p21;
add.s32 %r108, %r104, %r107;
ld.shared.u32 %r109, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+84];
add.s32 %r110, %r106, %r109;
selp.b32	%r111, %r110, 0, %p20;
add.s32 %r112, %r108, %r111;
ld.shared.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+88];
add.s32 %r114, %r110, %r113;
selp.b32	%r115, %r114, 0, %p19;
add.s32 %r116, %r112, %r115;
ld.shared.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+92];
add.s32 %r118, %r114, %r117;
selp.b32	%r119, %r118, 0, %p18;
add.s32 %r120, %r116, %r119;
ld.shared.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+96];
add.s32 %r122, %r118, %r121;
selp.b32	%r123, %r122, 0, %p17;
add.s32 %r124, %r120, %r123;
ld.shared.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+100];
add.s32 %r126, %r122, %r125;
selp.b32	%r127, %r126, 0, %p16;
add.s32 %r128, %r124, %r127;
ld.shared.u32 %r129, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+104];
add.s32 %r130, %r126, %r129;
selp.b32	%r131, %r130, 0, %p15;
add.s32 %r132, %r128, %r131;
ld.shared.u32 %r133, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+108];
add.s32 %r134, %r130, %r133;
selp.b32	%r135, %r134, 0, %p14;
add.s32 %r136, %r132, %r135;
ld.shared.u32 %r137, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+112];
add.s32 %r138, %r134, %r137;
selp.b32	%r139, %r138, 0, %p13;
add.s32 %r140, %r136, %r139;
ld.shared.u32 %r141, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+116];
add.s32 %r142, %r138, %r141;
selp.b32	%r143, %r142, 0, %p12;
add.s32 %r144, %r140, %r143;
ld.shared.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+120];
add.s32 %r146, %r142, %r145;
selp.b32	%r147, %r146, 0, %p11;
add.s32 %r148, %r144, %r147;
ld.shared.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+124];
add.s32 %r150, %r146, %r149;
selp.b32	%r151, %r150, 0, %p10;
add.s32 %r152, %r148, %r151;
ld.shared.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+128];
add.s32 %r154, %r150, %r153;
selp.b32	%r155, %r154, 0, %p9;
add.s32 %r156, %r152, %r155;
ld.shared.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+132];
add.s32 %r158, %r154, %r157;
selp.b32	%r159, %r158, 0, %p8;
add.s32 %r160, %r156, %r159;
ld.shared.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+136];
add.s32 %r162, %r158, %r161;
selp.b32	%r163, %r162, 0, %p7;
add.s32 %r164, %r160, %r163;
ld.shared.u32 %r165, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+140];
add.s32 %r166, %r162, %r165;
selp.b32	%r167, %r166, 0, %p6;
add.s32 %r168, %r164, %r167;
ld.shared.u32 %r169, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+144];
add.s32 %r170, %r166, %r169;
selp.b32	%r171, %r170, 0, %p5;
add.s32 %r172, %r168, %r171;
ld.shared.u32 %r173, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+148];
add.s32 %r174, %r170, %r173;
selp.b32	%r175, %r174, 0, %p4;
add.s32 %r176, %r172, %r175;
ld.shared.u32 %r177, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+152];
add.s32 %r178, %r174, %r177;
selp.b32	%r179, %r178, 0, %p3;
add.s32 %r180, %r176, %r179;
ld.shared.u32 %r181, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+156];
add.s32 %r11, %r178, %r181;
selp.b32	%r182, %r11, 0, %p2;
add.s32 %r12, %r180, %r182;
mov.u32 %r192, %r2;
@!%p1 bra BB45_7;
bra.uni BB45_5;

BB45_5:
ld.shared.u32 %r183, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+160];
add.s32 %r184, %r183, %r2;
add.s32 %r13, %r184, %r11;
setp.ne.s32	%p37, %r31, 0;
mov.u32 %r192, %r13;
@%p37 bra BB45_7;

st.shared.u32 [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+164], %r2;
mov.u32 %r192, %r13;

BB45_7:
mov.u32 %r191, %r192;
bar.sync 0;
ld.shared.u32 %r185, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EiiiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+164];
add.s32 %r15, %r12, %r185;
add.s32 %r16, %r3, %r15;
add.s32 %r17, %r16, %r4;
add.s32 %r18, %r17, %r5;
bar.sync 0;
mul.wide.s32 %rd11, %r24, 16;
add.s64 %rd12, %rd13, %rd11;
st.global.v4.u32 [%rd12], {%r15, %r16, %r17, %r18};
add.s64 %rd13, %rd13, 16384;
add.s32 %r187, %r187, 4096;
setp.le.s32	%p38, %r187, %r20;
@%p38 bra BB45_2;

BB45_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<3>;
.reg .b32 %r<1389>;
.reg .b64 %rd<1125>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage[9400];

ld.param.u64 %rd142, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd144, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd145, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd146, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r389, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r390, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r391, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r400, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r399, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r397, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r396, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r395, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r394, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r392, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r393, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd145;
cvta.to.global.u64 %rd2, %rd143;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r393;
@%p7 bra BB46_3;
bra.uni BB46_1;

BB46_3:
mul.lo.s32 %r1342, %r1, %r394;
add.s32 %r1302, %r1342, %r394;
bra.uni BB46_4;

BB46_1:
mov.u32 %r1302, %r400;
mov.u32 %r1342, %r399;
setp.ge.s32	%p8, %r1, %r392;
@%p8 bra BB46_4;

mad.lo.s32 %r1342, %r1, %r395, %r396;
add.s32 %r401, %r1342, %r395;
min.s32 %r1302, %r401, %r397;

BB46_4:
mov.u32 %r9, %r1342;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 31;
@%p9 bra BB46_6;

cvta.to.global.u64 %rd147, %rd146;
mov.u32 %r405, %nctaid.x;
mul.lo.s32 %r406, %r405, %r10;
mul.wide.u32 %rd148, %r406, 4;
add.s64 %rd149, %rd147, %rd148;
ld.global.u32 %r407, [%rd149];
setp.eq.s32	%p10, %r407, 0;
setp.eq.s32	%p11, %r407, %r389;
or.pred %p12, %p10, %p11;
selp.u32	%r404, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r404, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r403, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r403, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+132], %rs1;
add.s32 %r408, %r406, %r1;
mul.wide.u32 %rd150, %r408, 4;
add.s64 %rd151, %rd147, %rd150;
ld.global.u32 %r1343, [%rd151];

BB46_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+132];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB46_135;

setp.gt.s32	%p15, %r13, %r1302;
mov.u32 %r1339, %r9;
@%p15 bra BB46_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r409, %r10, 128;
cvt.s64.s32	%rd4, %r409;
add.s32 %r410, %r10, 256;
cvt.s64.s32	%rd5, %r410;
add.s32 %r411, %r10, 384;
cvt.s64.s32	%rd6, %r411;
add.s32 %r412, %r10, 512;
cvt.s64.s32	%rd7, %r412;
add.s32 %r413, %r10, 640;
cvt.s64.s32	%rd8, %r413;
add.s32 %r414, %r10, 768;
cvt.s64.s32	%rd9, %r414;
add.s32 %r415, %r10, 896;
cvt.s64.s32	%rd10, %r415;
add.s32 %r416, %r10, 1024;
cvt.s64.s32	%rd11, %r416;
add.s32 %r417, %r10, 1152;
cvt.s64.s32	%rd12, %r417;
add.s32 %r418, %r10, 1280;
cvt.s64.s32	%rd13, %r418;
add.s32 %r419, %r10, 1408;
cvt.s64.s32	%rd14, %r419;
add.s32 %r420, %r10, 1536;
cvt.s64.s32	%rd15, %r420;
add.s32 %r421, %r10, 1664;
cvt.s64.s32	%rd16, %r421;
add.s32 %r422, %r10, 1792;
cvt.s64.s32	%rd17, %r422;
mov.u32 %r1340, %r9;
mov.u32 %r1341, %r13;

BB46_9:
mov.u32 %r1327, %r1341;
mov.u32 %r15, %r1340;
mov.u32 %r1340, %r1327;
cvt.s64.s32	%rd167, %r15;
add.s64 %rd18, %rd3, %rd167;
shl.b64 %rd168, %rd18, 2;
add.s64 %rd152, %rd142, %rd168;

	ld.global.nc.u32 %r423, [%rd152];

	add.s64 %rd169, %rd4, %rd167;
shl.b64 %rd170, %rd169, 2;
add.s64 %rd153, %rd142, %rd170;

	ld.global.nc.u32 %r424, [%rd153];

	add.s64 %rd171, %rd5, %rd167;
shl.b64 %rd172, %rd171, 2;
add.s64 %rd154, %rd142, %rd172;

	ld.global.nc.u32 %r425, [%rd154];

	add.s64 %rd173, %rd6, %rd167;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd155, %rd142, %rd174;

	ld.global.nc.u32 %r426, [%rd155];

	add.s64 %rd175, %rd7, %rd167;
shl.b64 %rd176, %rd175, 2;
add.s64 %rd156, %rd142, %rd176;

	ld.global.nc.u32 %r427, [%rd156];

	add.s64 %rd177, %rd8, %rd167;
shl.b64 %rd178, %rd177, 2;
add.s64 %rd157, %rd142, %rd178;

	ld.global.nc.u32 %r428, [%rd157];

	add.s64 %rd179, %rd9, %rd167;
shl.b64 %rd180, %rd179, 2;
add.s64 %rd158, %rd142, %rd180;

	ld.global.nc.u32 %r429, [%rd158];

	add.s64 %rd181, %rd10, %rd167;
shl.b64 %rd182, %rd181, 2;
add.s64 %rd159, %rd142, %rd182;

	ld.global.nc.u32 %r430, [%rd159];

	add.s64 %rd183, %rd11, %rd167;
shl.b64 %rd184, %rd183, 2;
add.s64 %rd160, %rd142, %rd184;

	ld.global.nc.u32 %r431, [%rd160];

	add.s64 %rd185, %rd12, %rd167;
shl.b64 %rd186, %rd185, 2;
add.s64 %rd161, %rd142, %rd186;

	ld.global.nc.u32 %r432, [%rd161];

	add.s64 %rd187, %rd13, %rd167;
shl.b64 %rd188, %rd187, 2;
add.s64 %rd162, %rd142, %rd188;

	ld.global.nc.u32 %r433, [%rd162];

	add.s64 %rd189, %rd14, %rd167;
shl.b64 %rd190, %rd189, 2;
add.s64 %rd163, %rd142, %rd190;

	ld.global.nc.u32 %r434, [%rd163];

	add.s64 %rd191, %rd15, %rd167;
shl.b64 %rd192, %rd191, 2;
add.s64 %rd164, %rd142, %rd192;

	ld.global.nc.u32 %r435, [%rd164];

	add.s64 %rd193, %rd16, %rd167;
shl.b64 %rd194, %rd193, 2;
add.s64 %rd165, %rd142, %rd194;

	ld.global.nc.u32 %r436, [%rd165];

	add.s64 %rd195, %rd17, %rd167;
shl.b64 %rd196, %rd195, 2;
add.s64 %rd166, %rd142, %rd196;

	ld.global.nc.u32 %r437, [%rd166];

	bar.sync 0;
add.s64 %rd198, %rd2, %rd168;
st.global.u32 [%rd198], %r423;
st.global.u32 [%rd198+512], %r424;
st.global.u32 [%rd198+1024], %r425;
st.global.u32 [%rd198+1536], %r426;
st.global.u32 [%rd198+2048], %r427;
st.global.u32 [%rd198+2560], %r428;
st.global.u32 [%rd198+3072], %r429;
st.global.u32 [%rd198+3584], %r430;
st.global.u32 [%rd198+4096], %r431;
st.global.u32 [%rd198+4608], %r432;
st.global.u32 [%rd198+5120], %r433;
st.global.u32 [%rd198+5632], %r434;
st.global.u32 [%rd198+6144], %r435;
st.global.u32 [%rd198+6656], %r436;
st.global.u32 [%rd198+7168], %r437;
add.s32 %r31, %r1340, 1920;
setp.le.s32	%p16, %r31, %r1302;
mov.u32 %r1328, %r1340;
mov.u32 %r1339, %r1328;
mov.u32 %r1341, %r31;
@%p16 bra BB46_9;

BB46_10:
mov.u32 %r32, %r1339;
setp.le.s32	%p17, %r1302, %r32;
@%p17 bra BB46_71;

sub.s32 %r33, %r1302, %r32;
cvt.s64.s32	%rd19, %r32;
sub.s32 %r34, %r33, %r10;
setp.lt.s32	%p18, %r34, 1;
@%p18 bra BB46_13;

cvt.s64.s32	%rd200, %r10;
add.s64 %rd201, %rd200, %rd19;
shl.b64 %rd202, %rd201, 2;
add.s64 %rd199, %rd142, %rd202;

	ld.global.nc.u32 %r1303, [%rd199];


BB46_13:
setp.lt.s32	%p19, %r34, 129;
@%p19 bra BB46_15;

add.s32 %r443, %r10, 128;
cvt.s64.s32	%rd204, %r443;
add.s64 %rd205, %rd204, %rd19;
shl.b64 %rd206, %rd205, 2;
add.s64 %rd203, %rd142, %rd206;

	ld.global.nc.u32 %r1304, [%rd203];


BB46_15:
setp.lt.s32	%p20, %r34, 257;
@%p20 bra BB46_17;

add.s32 %r446, %r10, 256;
cvt.s64.s32	%rd208, %r446;
add.s64 %rd209, %rd208, %rd19;
shl.b64 %rd210, %rd209, 2;
add.s64 %rd207, %rd142, %rd210;

	ld.global.nc.u32 %r1305, [%rd207];


BB46_17:
setp.lt.s32	%p21, %r34, 385;
@%p21 bra BB46_19;

add.s32 %r449, %r10, 384;
cvt.s64.s32	%rd212, %r449;
add.s64 %rd213, %rd212, %rd19;
shl.b64 %rd214, %rd213, 2;
add.s64 %rd211, %rd142, %rd214;

	ld.global.nc.u32 %r1306, [%rd211];


BB46_19:
setp.lt.s32	%p22, %r34, 513;
@%p22 bra BB46_21;

add.s32 %r452, %r10, 512;
cvt.s64.s32	%rd216, %r452;
add.s64 %rd217, %rd216, %rd19;
shl.b64 %rd218, %rd217, 2;
add.s64 %rd215, %rd142, %rd218;

	ld.global.nc.u32 %r1307, [%rd215];


BB46_21:
setp.lt.s32	%p23, %r34, 641;
@%p23 bra BB46_23;

add.s32 %r455, %r10, 640;
cvt.s64.s32	%rd220, %r455;
add.s64 %rd221, %rd220, %rd19;
shl.b64 %rd222, %rd221, 2;
add.s64 %rd219, %rd142, %rd222;

	ld.global.nc.u32 %r1308, [%rd219];


BB46_23:
setp.lt.s32	%p24, %r34, 769;
@%p24 bra BB46_25;

add.s32 %r458, %r10, 768;
cvt.s64.s32	%rd224, %r458;
add.s64 %rd225, %rd224, %rd19;
shl.b64 %rd226, %rd225, 2;
add.s64 %rd223, %rd142, %rd226;

	ld.global.nc.u32 %r1309, [%rd223];


BB46_25:
setp.lt.s32	%p25, %r34, 897;
@%p25 bra BB46_27;

add.s32 %r461, %r10, 896;
cvt.s64.s32	%rd228, %r461;
add.s64 %rd229, %rd228, %rd19;
shl.b64 %rd230, %rd229, 2;
add.s64 %rd227, %rd142, %rd230;

	ld.global.nc.u32 %r1310, [%rd227];


BB46_27:
setp.lt.s32	%p26, %r34, 1025;
@%p26 bra BB46_29;

add.s32 %r464, %r10, 1024;
cvt.s64.s32	%rd232, %r464;
add.s64 %rd233, %rd232, %rd19;
shl.b64 %rd234, %rd233, 2;
add.s64 %rd231, %rd142, %rd234;

	ld.global.nc.u32 %r1311, [%rd231];


BB46_29:
setp.lt.s32	%p27, %r34, 1153;
@%p27 bra BB46_31;

add.s32 %r467, %r10, 1152;
cvt.s64.s32	%rd236, %r467;
add.s64 %rd237, %rd236, %rd19;
shl.b64 %rd238, %rd237, 2;
add.s64 %rd235, %rd142, %rd238;

	ld.global.nc.u32 %r1312, [%rd235];


BB46_31:
setp.lt.s32	%p28, %r34, 1281;
@%p28 bra BB46_33;

add.s32 %r470, %r10, 1280;
cvt.s64.s32	%rd240, %r470;
add.s64 %rd241, %rd240, %rd19;
shl.b64 %rd242, %rd241, 2;
add.s64 %rd239, %rd142, %rd242;

	ld.global.nc.u32 %r1313, [%rd239];


BB46_33:
setp.lt.s32	%p29, %r34, 1409;
@%p29 bra BB46_35;

add.s32 %r473, %r10, 1408;
cvt.s64.s32	%rd244, %r473;
add.s64 %rd245, %rd244, %rd19;
shl.b64 %rd246, %rd245, 2;
add.s64 %rd243, %rd142, %rd246;

	ld.global.nc.u32 %r1314, [%rd243];


BB46_35:
setp.lt.s32	%p30, %r34, 1537;
@%p30 bra BB46_37;

add.s32 %r476, %r10, 1536;
cvt.s64.s32	%rd248, %r476;
add.s64 %rd249, %rd248, %rd19;
shl.b64 %rd250, %rd249, 2;
add.s64 %rd247, %rd142, %rd250;

	ld.global.nc.u32 %r1315, [%rd247];


BB46_37:
setp.lt.s32	%p31, %r34, 1665;
@%p31 bra BB46_39;

add.s32 %r479, %r10, 1664;
cvt.s64.s32	%rd252, %r479;
add.s64 %rd253, %rd252, %rd19;
shl.b64 %rd254, %rd253, 2;
add.s64 %rd251, %rd142, %rd254;

	ld.global.nc.u32 %r1316, [%rd251];


BB46_39:
setp.lt.s32	%p32, %r34, 1793;
@%p32 bra BB46_41;

add.s32 %r482, %r10, 1792;
cvt.s64.s32	%rd256, %r482;
add.s64 %rd257, %rd256, %rd19;
shl.b64 %rd258, %rd257, 2;
add.s64 %rd255, %rd142, %rd258;

	ld.global.nc.u32 %r1317, [%rd255];


BB46_41:
bar.sync 0;
cvt.s64.s32	%rd259, %r10;
add.s64 %rd260, %rd259, %rd19;
shl.b64 %rd261, %rd260, 2;
add.s64 %rd20, %rd2, %rd261;
setp.le.s32	%p33, %r33, %r10;
@%p33 bra BB46_43;

st.global.u32 [%rd20], %r1303;

BB46_43:
add.s32 %r483, %r10, 128;
setp.ge.s32	%p34, %r483, %r33;
@%p34 bra BB46_45;

st.global.u32 [%rd20+512], %r1304;

BB46_45:
add.s32 %r484, %r10, 256;
setp.ge.s32	%p35, %r484, %r33;
@%p35 bra BB46_47;

st.global.u32 [%rd20+1024], %r1305;

BB46_47:
add.s32 %r485, %r10, 384;
setp.ge.s32	%p36, %r485, %r33;
@%p36 bra BB46_49;

st.global.u32 [%rd20+1536], %r1306;

BB46_49:
add.s32 %r486, %r10, 512;
setp.ge.s32	%p37, %r486, %r33;
@%p37 bra BB46_51;

st.global.u32 [%rd20+2048], %r1307;

BB46_51:
add.s32 %r487, %r10, 640;
setp.ge.s32	%p38, %r487, %r33;
@%p38 bra BB46_53;

st.global.u32 [%rd20+2560], %r1308;

BB46_53:
add.s32 %r488, %r10, 768;
setp.ge.s32	%p39, %r488, %r33;
@%p39 bra BB46_55;

st.global.u32 [%rd20+3072], %r1309;

BB46_55:
add.s32 %r489, %r10, 896;
setp.ge.s32	%p40, %r489, %r33;
@%p40 bra BB46_57;

st.global.u32 [%rd20+3584], %r1310;

BB46_57:
add.s32 %r490, %r10, 1024;
setp.ge.s32	%p41, %r490, %r33;
@%p41 bra BB46_59;

st.global.u32 [%rd20+4096], %r1311;

BB46_59:
add.s32 %r491, %r10, 1152;
setp.ge.s32	%p42, %r491, %r33;
@%p42 bra BB46_61;

st.global.u32 [%rd20+4608], %r1312;

BB46_61:
add.s32 %r492, %r10, 1280;
setp.ge.s32	%p43, %r492, %r33;
@%p43 bra BB46_63;

st.global.u32 [%rd20+5120], %r1313;

BB46_63:
add.s32 %r493, %r10, 1408;
setp.ge.s32	%p44, %r493, %r33;
@%p44 bra BB46_65;

st.global.u32 [%rd20+5632], %r1314;

BB46_65:
add.s32 %r494, %r10, 1536;
setp.ge.s32	%p45, %r494, %r33;
@%p45 bra BB46_67;

st.global.u32 [%rd20+6144], %r1315;

BB46_67:
add.s32 %r495, %r10, 1664;
setp.ge.s32	%p46, %r495, %r33;
@%p46 bra BB46_69;

st.global.u32 [%rd20+6656], %r1316;

BB46_69:
add.s32 %r496, %r10, 1792;
setp.ge.s32	%p47, %r496, %r33;
@%p47 bra BB46_71;

st.global.u32 [%rd20+7168], %r1317;

BB46_71:
mov.u32 %r1336, %r9;
@%p15 bra BB46_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r497, %r10, 128;
cvt.s64.s32	%rd22, %r497;
add.s32 %r498, %r10, 256;
cvt.s64.s32	%rd23, %r498;
add.s32 %r499, %r10, 384;
cvt.s64.s32	%rd24, %r499;
add.s32 %r500, %r10, 512;
cvt.s64.s32	%rd25, %r500;
add.s32 %r501, %r10, 640;
cvt.s64.s32	%rd26, %r501;
add.s32 %r502, %r10, 768;
cvt.s64.s32	%rd27, %r502;
add.s32 %r503, %r10, 896;
cvt.s64.s32	%rd28, %r503;
add.s32 %r504, %r10, 1024;
cvt.s64.s32	%rd29, %r504;
add.s32 %r505, %r10, 1152;
cvt.s64.s32	%rd30, %r505;
add.s32 %r506, %r10, 1280;
cvt.s64.s32	%rd31, %r506;
add.s32 %r507, %r10, 1408;
cvt.s64.s32	%rd32, %r507;
add.s32 %r508, %r10, 1536;
cvt.s64.s32	%rd33, %r508;
add.s32 %r509, %r10, 1664;
cvt.s64.s32	%rd34, %r509;
add.s32 %r510, %r10, 1792;
cvt.s64.s32	%rd35, %r510;
mov.u32 %r1337, %r9;
mov.u32 %r1338, %r13;

BB46_73:
mov.u32 %r1329, %r1338;
mov.u32 %r81, %r1337;
mov.u32 %r1337, %r1329;
cvt.s64.s32	%rd277, %r81;
add.s64 %rd36, %rd21, %rd277;
shl.b64 %rd278, %rd36, 2;
add.s64 %rd262, %rd144, %rd278;

	ld.global.nc.u32 %r511, [%rd262];

	add.s64 %rd279, %rd22, %rd277;
shl.b64 %rd280, %rd279, 2;
add.s64 %rd263, %rd144, %rd280;

	ld.global.nc.u32 %r512, [%rd263];

	add.s64 %rd281, %rd23, %rd277;
shl.b64 %rd282, %rd281, 2;
add.s64 %rd264, %rd144, %rd282;

	ld.global.nc.u32 %r513, [%rd264];

	add.s64 %rd283, %rd24, %rd277;
shl.b64 %rd284, %rd283, 2;
add.s64 %rd265, %rd144, %rd284;

	ld.global.nc.u32 %r514, [%rd265];

	add.s64 %rd285, %rd25, %rd277;
shl.b64 %rd286, %rd285, 2;
add.s64 %rd266, %rd144, %rd286;

	ld.global.nc.u32 %r515, [%rd266];

	add.s64 %rd287, %rd26, %rd277;
shl.b64 %rd288, %rd287, 2;
add.s64 %rd267, %rd144, %rd288;

	ld.global.nc.u32 %r516, [%rd267];

	add.s64 %rd289, %rd27, %rd277;
shl.b64 %rd290, %rd289, 2;
add.s64 %rd268, %rd144, %rd290;

	ld.global.nc.u32 %r517, [%rd268];

	add.s64 %rd291, %rd28, %rd277;
shl.b64 %rd292, %rd291, 2;
add.s64 %rd269, %rd144, %rd292;

	ld.global.nc.u32 %r518, [%rd269];

	add.s64 %rd293, %rd29, %rd277;
shl.b64 %rd294, %rd293, 2;
add.s64 %rd270, %rd144, %rd294;

	ld.global.nc.u32 %r519, [%rd270];

	add.s64 %rd295, %rd30, %rd277;
shl.b64 %rd296, %rd295, 2;
add.s64 %rd271, %rd144, %rd296;

	ld.global.nc.u32 %r520, [%rd271];

	add.s64 %rd297, %rd31, %rd277;
shl.b64 %rd298, %rd297, 2;
add.s64 %rd272, %rd144, %rd298;

	ld.global.nc.u32 %r521, [%rd272];

	add.s64 %rd299, %rd32, %rd277;
shl.b64 %rd300, %rd299, 2;
add.s64 %rd273, %rd144, %rd300;

	ld.global.nc.u32 %r522, [%rd273];

	add.s64 %rd301, %rd33, %rd277;
shl.b64 %rd302, %rd301, 2;
add.s64 %rd274, %rd144, %rd302;

	ld.global.nc.u32 %r523, [%rd274];

	add.s64 %rd303, %rd34, %rd277;
shl.b64 %rd304, %rd303, 2;
add.s64 %rd275, %rd144, %rd304;

	ld.global.nc.u32 %r524, [%rd275];

	add.s64 %rd305, %rd35, %rd277;
shl.b64 %rd306, %rd305, 2;
add.s64 %rd276, %rd144, %rd306;

	ld.global.nc.u32 %r525, [%rd276];

	bar.sync 0;
add.s64 %rd308, %rd1, %rd278;
st.global.u32 [%rd308], %r511;
st.global.u32 [%rd308+512], %r512;
st.global.u32 [%rd308+1024], %r513;
st.global.u32 [%rd308+1536], %r514;
st.global.u32 [%rd308+2048], %r515;
st.global.u32 [%rd308+2560], %r516;
st.global.u32 [%rd308+3072], %r517;
st.global.u32 [%rd308+3584], %r518;
st.global.u32 [%rd308+4096], %r519;
st.global.u32 [%rd308+4608], %r520;
st.global.u32 [%rd308+5120], %r521;
st.global.u32 [%rd308+5632], %r522;
st.global.u32 [%rd308+6144], %r523;
st.global.u32 [%rd308+6656], %r524;
st.global.u32 [%rd308+7168], %r525;
add.s32 %r1338, %r1337, 1920;
setp.le.s32	%p49, %r1338, %r1302;
mov.u32 %r1336, %r1337;
@%p49 bra BB46_73;

BB46_74:
setp.le.s32	%p50, %r1302, %r1336;
@%p50 bra BB46_271;

sub.s32 %r99, %r1302, %r1336;
cvt.s64.s32	%rd37, %r1336;
sub.s32 %r100, %r99, %r10;
setp.lt.s32	%p51, %r100, 1;
@%p51 bra BB46_77;

cvt.s64.s32	%rd310, %r10;
add.s64 %rd311, %rd310, %rd37;
shl.b64 %rd312, %rd311, 2;
add.s64 %rd309, %rd144, %rd312;

	ld.global.nc.u32 %r1303, [%rd309];


BB46_77:
setp.lt.s32	%p52, %r100, 129;
@%p52 bra BB46_79;

add.s32 %r528, %r10, 128;
cvt.s64.s32	%rd314, %r528;
add.s64 %rd315, %rd314, %rd37;
shl.b64 %rd316, %rd315, 2;
add.s64 %rd313, %rd144, %rd316;

	ld.global.nc.u32 %r1304, [%rd313];


BB46_79:
setp.lt.s32	%p53, %r100, 257;
@%p53 bra BB46_81;

add.s32 %r530, %r10, 256;
cvt.s64.s32	%rd318, %r530;
add.s64 %rd319, %rd318, %rd37;
shl.b64 %rd320, %rd319, 2;
add.s64 %rd317, %rd144, %rd320;

	ld.global.nc.u32 %r1305, [%rd317];


BB46_81:
setp.lt.s32	%p54, %r100, 385;
@%p54 bra BB46_83;

add.s32 %r532, %r10, 384;
cvt.s64.s32	%rd322, %r532;
add.s64 %rd323, %rd322, %rd37;
shl.b64 %rd324, %rd323, 2;
add.s64 %rd321, %rd144, %rd324;

	ld.global.nc.u32 %r1306, [%rd321];


BB46_83:
setp.lt.s32	%p55, %r100, 513;
@%p55 bra BB46_85;

add.s32 %r534, %r10, 512;
cvt.s64.s32	%rd326, %r534;
add.s64 %rd327, %rd326, %rd37;
shl.b64 %rd328, %rd327, 2;
add.s64 %rd325, %rd144, %rd328;

	ld.global.nc.u32 %r1307, [%rd325];


BB46_85:
setp.lt.s32	%p56, %r100, 641;
@%p56 bra BB46_87;

add.s32 %r536, %r10, 640;
cvt.s64.s32	%rd330, %r536;
add.s64 %rd331, %rd330, %rd37;
shl.b64 %rd332, %rd331, 2;
add.s64 %rd329, %rd144, %rd332;

	ld.global.nc.u32 %r1308, [%rd329];


BB46_87:
setp.lt.s32	%p57, %r100, 769;
@%p57 bra BB46_89;

add.s32 %r538, %r10, 768;
cvt.s64.s32	%rd334, %r538;
add.s64 %rd335, %rd334, %rd37;
shl.b64 %rd336, %rd335, 2;
add.s64 %rd333, %rd144, %rd336;

	ld.global.nc.u32 %r1309, [%rd333];


BB46_89:
setp.lt.s32	%p58, %r100, 897;
@%p58 bra BB46_91;

add.s32 %r540, %r10, 896;
cvt.s64.s32	%rd338, %r540;
add.s64 %rd339, %rd338, %rd37;
shl.b64 %rd340, %rd339, 2;
add.s64 %rd337, %rd144, %rd340;

	ld.global.nc.u32 %r1310, [%rd337];


BB46_91:
setp.lt.s32	%p59, %r100, 1025;
@%p59 bra BB46_93;

add.s32 %r542, %r10, 1024;
cvt.s64.s32	%rd342, %r542;
add.s64 %rd343, %rd342, %rd37;
shl.b64 %rd344, %rd343, 2;
add.s64 %rd341, %rd144, %rd344;

	ld.global.nc.u32 %r1311, [%rd341];


BB46_93:
setp.lt.s32	%p60, %r100, 1153;
@%p60 bra BB46_95;

add.s32 %r544, %r10, 1152;
cvt.s64.s32	%rd346, %r544;
add.s64 %rd347, %rd346, %rd37;
shl.b64 %rd348, %rd347, 2;
add.s64 %rd345, %rd144, %rd348;

	ld.global.nc.u32 %r1312, [%rd345];


BB46_95:
setp.lt.s32	%p61, %r100, 1281;
@%p61 bra BB46_97;

add.s32 %r546, %r10, 1280;
cvt.s64.s32	%rd350, %r546;
add.s64 %rd351, %rd350, %rd37;
shl.b64 %rd352, %rd351, 2;
add.s64 %rd349, %rd144, %rd352;

	ld.global.nc.u32 %r1313, [%rd349];


BB46_97:
setp.lt.s32	%p62, %r100, 1409;
@%p62 bra BB46_99;

add.s32 %r548, %r10, 1408;
cvt.s64.s32	%rd354, %r548;
add.s64 %rd355, %rd354, %rd37;
shl.b64 %rd356, %rd355, 2;
add.s64 %rd353, %rd144, %rd356;

	ld.global.nc.u32 %r1314, [%rd353];


BB46_99:
setp.lt.s32	%p63, %r100, 1537;
@%p63 bra BB46_101;

add.s32 %r550, %r10, 1536;
cvt.s64.s32	%rd358, %r550;
add.s64 %rd359, %rd358, %rd37;
shl.b64 %rd360, %rd359, 2;
add.s64 %rd357, %rd144, %rd360;

	ld.global.nc.u32 %r1315, [%rd357];


BB46_101:
setp.lt.s32	%p64, %r100, 1665;
@%p64 bra BB46_103;

add.s32 %r552, %r10, 1664;
cvt.s64.s32	%rd362, %r552;
add.s64 %rd363, %rd362, %rd37;
shl.b64 %rd364, %rd363, 2;
add.s64 %rd361, %rd144, %rd364;

	ld.global.nc.u32 %r1316, [%rd361];


BB46_103:
setp.lt.s32	%p65, %r100, 1793;
@%p65 bra BB46_105;

add.s32 %r554, %r10, 1792;
cvt.s64.s32	%rd366, %r554;
add.s64 %rd367, %rd366, %rd37;
shl.b64 %rd368, %rd367, 2;
add.s64 %rd365, %rd144, %rd368;

	ld.global.nc.u32 %r1317, [%rd365];


BB46_105:
bar.sync 0;
cvt.s64.s32	%rd369, %r10;
add.s64 %rd370, %rd369, %rd37;
shl.b64 %rd371, %rd370, 2;
add.s64 %rd38, %rd1, %rd371;
setp.le.s32	%p66, %r99, %r10;
@%p66 bra BB46_107;

st.global.u32 [%rd38], %r1303;

BB46_107:
add.s32 %r555, %r10, 128;
setp.ge.s32	%p67, %r555, %r99;
@%p67 bra BB46_109;

st.global.u32 [%rd38+512], %r1304;

BB46_109:
add.s32 %r556, %r10, 256;
setp.ge.s32	%p68, %r556, %r99;
@%p68 bra BB46_111;

st.global.u32 [%rd38+1024], %r1305;

BB46_111:
add.s32 %r557, %r10, 384;
setp.ge.s32	%p69, %r557, %r99;
@%p69 bra BB46_113;

st.global.u32 [%rd38+1536], %r1306;

BB46_113:
add.s32 %r558, %r10, 512;
setp.ge.s32	%p70, %r558, %r99;
@%p70 bra BB46_115;

st.global.u32 [%rd38+2048], %r1307;

BB46_115:
add.s32 %r559, %r10, 640;
setp.ge.s32	%p71, %r559, %r99;
@%p71 bra BB46_117;

st.global.u32 [%rd38+2560], %r1308;

BB46_117:
add.s32 %r560, %r10, 768;
setp.ge.s32	%p72, %r560, %r99;
@%p72 bra BB46_119;

st.global.u32 [%rd38+3072], %r1309;

BB46_119:
add.s32 %r561, %r10, 896;
setp.ge.s32	%p73, %r561, %r99;
@%p73 bra BB46_121;

st.global.u32 [%rd38+3584], %r1310;

BB46_121:
add.s32 %r562, %r10, 1024;
setp.ge.s32	%p74, %r562, %r99;
@%p74 bra BB46_123;

st.global.u32 [%rd38+4096], %r1311;

BB46_123:
add.s32 %r563, %r10, 1152;
setp.ge.s32	%p75, %r563, %r99;
@%p75 bra BB46_125;

st.global.u32 [%rd38+4608], %r1312;

BB46_125:
add.s32 %r564, %r10, 1280;
setp.ge.s32	%p76, %r564, %r99;
@%p76 bra BB46_127;

st.global.u32 [%rd38+5120], %r1313;

BB46_127:
add.s32 %r565, %r10, 1408;
setp.ge.s32	%p77, %r565, %r99;
@%p77 bra BB46_129;

st.global.u32 [%rd38+5632], %r1314;

BB46_129:
add.s32 %r566, %r10, 1536;
setp.ge.s32	%p78, %r566, %r99;
@%p78 bra BB46_131;

st.global.u32 [%rd38+6144], %r1315;

BB46_131:
add.s32 %r567, %r10, 1664;
setp.ge.s32	%p79, %r567, %r99;
@%p79 bra BB46_133;

st.global.u32 [%rd38+6656], %r1316;

BB46_133:
add.s32 %r568, %r10, 1792;
setp.ge.s32	%p80, %r568, %r99;
@%p80 bra BB46_271;

st.global.u32 [%rd38+7168], %r1317;
bra.uni BB46_271;

BB46_135:
setp.gt.s32	%p81, %r13, %r1302;
mov.u32 %r1333, %r9;
@%p81 bra BB46_144;

shr.s32 %r571, %r10, 31;
shr.u32 %r572, %r571, 27;
add.s32 %r573, %r10, %r572;
shr.s32 %r574, %r573, 5;
mul.wide.s32 %rd372, %r574, 8;
mov.u64 %rd373, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage;
add.s64 %rd374, %rd373, %rd372;
add.s64 %rd39, %rd374, 144;

	mov.u32 %r710, %laneid;

	mov.u32 %r1334, %r9;
mov.u32 %r1335, %r13;

BB46_137:
mov.u32 %r1331, %r1335;
mov.u32 %r132, %r1334;
mov.u32 %r1334, %r1331;
mul.lo.s32 %r590, %r10, 15;
cvt.s64.s32	%rd390, %r590;
cvt.s64.s32	%rd391, %r132;
add.s64 %rd392, %rd390, %rd391;
shl.b64 %rd393, %rd392, 2;
add.s64 %rd375, %rd142, %rd393;

	ld.global.nc.u32 %r575, [%rd375];

	add.s32 %r591, %r590, 1;
cvt.s64.s32	%rd394, %r591;
add.s64 %rd395, %rd394, %rd391;
shl.b64 %rd396, %rd395, 2;
add.s64 %rd376, %rd142, %rd396;

	ld.global.nc.u32 %r576, [%rd376];

	add.s32 %r592, %r590, 2;
cvt.s64.s32	%rd397, %r592;
add.s64 %rd398, %rd397, %rd391;
shl.b64 %rd399, %rd398, 2;
add.s64 %rd377, %rd142, %rd399;

	ld.global.nc.u32 %r577, [%rd377];

	add.s32 %r593, %r590, 3;
cvt.s64.s32	%rd400, %r593;
add.s64 %rd401, %rd400, %rd391;
shl.b64 %rd402, %rd401, 2;
add.s64 %rd378, %rd142, %rd402;

	ld.global.nc.u32 %r578, [%rd378];

	add.s32 %r594, %r590, 4;
cvt.s64.s32	%rd403, %r594;
add.s64 %rd404, %rd403, %rd391;
shl.b64 %rd405, %rd404, 2;
add.s64 %rd379, %rd142, %rd405;

	ld.global.nc.u32 %r579, [%rd379];

	add.s32 %r595, %r590, 5;
cvt.s64.s32	%rd406, %r595;
add.s64 %rd407, %rd406, %rd391;
shl.b64 %rd408, %rd407, 2;
add.s64 %rd380, %rd142, %rd408;

	ld.global.nc.u32 %r580, [%rd380];

	add.s32 %r596, %r590, 6;
cvt.s64.s32	%rd409, %r596;
add.s64 %rd410, %rd409, %rd391;
shl.b64 %rd411, %rd410, 2;
add.s64 %rd381, %rd142, %rd411;

	ld.global.nc.u32 %r581, [%rd381];

	add.s32 %r597, %r590, 7;
cvt.s64.s32	%rd412, %r597;
add.s64 %rd413, %rd412, %rd391;
shl.b64 %rd414, %rd413, 2;
add.s64 %rd382, %rd142, %rd414;

	ld.global.nc.u32 %r582, [%rd382];

	add.s32 %r598, %r590, 8;
cvt.s64.s32	%rd415, %r598;
add.s64 %rd416, %rd415, %rd391;
shl.b64 %rd417, %rd416, 2;
add.s64 %rd383, %rd142, %rd417;

	ld.global.nc.u32 %r583, [%rd383];

	add.s32 %r599, %r590, 9;
cvt.s64.s32	%rd418, %r599;
add.s64 %rd419, %rd418, %rd391;
shl.b64 %rd420, %rd419, 2;
add.s64 %rd384, %rd142, %rd420;

	ld.global.nc.u32 %r584, [%rd384];

	add.s32 %r600, %r590, 10;
cvt.s64.s32	%rd421, %r600;
add.s64 %rd422, %rd421, %rd391;
shl.b64 %rd423, %rd422, 2;
add.s64 %rd385, %rd142, %rd423;

	ld.global.nc.u32 %r585, [%rd385];

	add.s32 %r601, %r590, 11;
cvt.s64.s32	%rd424, %r601;
add.s64 %rd425, %rd424, %rd391;
shl.b64 %rd426, %rd425, 2;
add.s64 %rd386, %rd142, %rd426;

	ld.global.nc.u32 %r586, [%rd386];

	add.s32 %r602, %r590, 12;
cvt.s64.s32	%rd427, %r602;
add.s64 %rd428, %rd427, %rd391;
shl.b64 %rd429, %rd428, 2;
add.s64 %rd387, %rd142, %rd429;

	ld.global.nc.u32 %r587, [%rd387];

	add.s32 %r603, %r590, 13;
cvt.s64.s32	%rd430, %r603;
add.s64 %rd431, %rd430, %rd391;
shl.b64 %rd432, %rd431, 2;
add.s64 %rd388, %rd142, %rd432;

	ld.global.nc.u32 %r588, [%rd388];

	add.s32 %r604, %r590, 14;
cvt.s64.s32	%rd433, %r604;
add.s64 %rd434, %rd433, %rd391;
shl.b64 %rd435, %rd434, 2;
add.s64 %rd389, %rd142, %rd435;

	ld.global.nc.u32 %r589, [%rd389];

	bar.sync 0;
xor.b32 %r606, %r575, -2147483648;
xor.b32 %r610, %r576, -2147483648;
xor.b32 %r614, %r577, -2147483648;
xor.b32 %r618, %r578, -2147483648;
xor.b32 %r622, %r579, -2147483648;
xor.b32 %r626, %r580, -2147483648;
xor.b32 %r630, %r581, -2147483648;
xor.b32 %r634, %r582, -2147483648;
xor.b32 %r638, %r583, -2147483648;
xor.b32 %r642, %r584, -2147483648;
xor.b32 %r646, %r585, -2147483648;
xor.b32 %r650, %r586, -2147483648;
xor.b32 %r654, %r587, -2147483648;
xor.b32 %r658, %r588, -2147483648;
xor.b32 %r662, %r589, -2147483648;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd436, %r10, 8;
add.s64 %rd438, %rd373, 184;
add.s64 %rd439, %rd438, %rd436;
mov.u64 %rd440, 0;
st.shared.u64 [%rd439], %rd440;
st.shared.u64 [%rd439+1024], %rd440;
st.shared.u64 [%rd439+2048], %rd440;
st.shared.u64 [%rd439+3072], %rd440;
st.shared.u64 [%rd439+4096], %rd440;
st.shared.u64 [%rd439+5120], %rd440;
st.shared.u64 [%rd439+6144], %rd440;
st.shared.u64 [%rd439+7168], %rd440;
st.shared.u64 [%rd439+8192], %rd440;

	bfe.u32 %r605, %r606, %r390, %r391;

	shr.u32 %r665, %r605, 3;
and.b32 %r666, %r605, 7;
mul.wide.u32 %rd441, %r666, 1024;
add.s64 %rd442, %rd438, %rd441;
add.s64 %rd443, %rd442, %rd436;
mul.wide.u32 %rd444, %r665, 2;
add.s64 %rd41, %rd443, %rd444;
ld.shared.u16 %r165, [%rd41];
add.s32 %r667, %r165, 1;
st.shared.u16 [%rd41], %r667;

	bfe.u32 %r609, %r610, %r390, %r391;

	and.b32 %r668, %r609, 7;
shr.u32 %r669, %r609, 3;
mul.wide.u32 %rd445, %r668, 1024;
add.s64 %rd446, %rd438, %rd445;
add.s64 %rd447, %rd446, %rd436;
mul.wide.u32 %rd448, %r669, 2;
add.s64 %rd42, %rd447, %rd448;
ld.shared.u16 %r166, [%rd42];
add.s32 %r670, %r166, 1;
st.shared.u16 [%rd42], %r670;

	bfe.u32 %r613, %r614, %r390, %r391;

	shr.u32 %r671, %r613, 3;
and.b32 %r672, %r613, 7;
mul.wide.u32 %rd449, %r672, 1024;
add.s64 %rd450, %rd438, %rd449;
add.s64 %rd451, %rd450, %rd436;
mul.wide.u32 %rd452, %r671, 2;
add.s64 %rd43, %rd451, %rd452;
ld.shared.u16 %r167, [%rd43];
add.s32 %r673, %r167, 1;
st.shared.u16 [%rd43], %r673;

	bfe.u32 %r617, %r618, %r390, %r391;

	shr.u32 %r674, %r617, 3;
and.b32 %r675, %r617, 7;
mul.wide.u32 %rd453, %r675, 1024;
add.s64 %rd454, %rd438, %rd453;
add.s64 %rd455, %rd454, %rd436;
mul.wide.u32 %rd456, %r674, 2;
add.s64 %rd44, %rd455, %rd456;
ld.shared.u16 %r168, [%rd44];
add.s32 %r676, %r168, 1;
st.shared.u16 [%rd44], %r676;

	bfe.u32 %r621, %r622, %r390, %r391;

	shr.u32 %r677, %r621, 3;
and.b32 %r678, %r621, 7;
mul.wide.u32 %rd457, %r678, 1024;
add.s64 %rd458, %rd438, %rd457;
add.s64 %rd459, %rd458, %rd436;
mul.wide.u32 %rd460, %r677, 2;
add.s64 %rd45, %rd459, %rd460;
ld.shared.u16 %r169, [%rd45];
add.s32 %r679, %r169, 1;
st.shared.u16 [%rd45], %r679;

	bfe.u32 %r625, %r626, %r390, %r391;

	shr.u32 %r680, %r625, 3;
and.b32 %r681, %r625, 7;
mul.wide.u32 %rd461, %r681, 1024;
add.s64 %rd462, %rd438, %rd461;
add.s64 %rd463, %rd462, %rd436;
mul.wide.u32 %rd464, %r680, 2;
add.s64 %rd46, %rd463, %rd464;
ld.shared.u16 %r170, [%rd46];
add.s32 %r682, %r170, 1;
st.shared.u16 [%rd46], %r682;

	bfe.u32 %r629, %r630, %r390, %r391;

	shr.u32 %r683, %r629, 3;
and.b32 %r684, %r629, 7;
mul.wide.u32 %rd465, %r684, 1024;
add.s64 %rd466, %rd438, %rd465;
add.s64 %rd467, %rd466, %rd436;
mul.wide.u32 %rd468, %r683, 2;
add.s64 %rd47, %rd467, %rd468;
ld.shared.u16 %r171, [%rd47];
add.s32 %r685, %r171, 1;
st.shared.u16 [%rd47], %r685;

	bfe.u32 %r633, %r634, %r390, %r391;

	shr.u32 %r686, %r633, 3;
and.b32 %r687, %r633, 7;
mul.wide.u32 %rd469, %r687, 1024;
add.s64 %rd470, %rd438, %rd469;
add.s64 %rd471, %rd470, %rd436;
mul.wide.u32 %rd472, %r686, 2;
add.s64 %rd48, %rd471, %rd472;
ld.shared.u16 %r172, [%rd48];
add.s32 %r688, %r172, 1;
st.shared.u16 [%rd48], %r688;

	bfe.u32 %r637, %r638, %r390, %r391;

	shr.u32 %r689, %r637, 3;
and.b32 %r690, %r637, 7;
mul.wide.u32 %rd473, %r690, 1024;
add.s64 %rd474, %rd438, %rd473;
add.s64 %rd475, %rd474, %rd436;
mul.wide.u32 %rd476, %r689, 2;
add.s64 %rd49, %rd475, %rd476;
ld.shared.u16 %r173, [%rd49];
add.s32 %r691, %r173, 1;
st.shared.u16 [%rd49], %r691;

	bfe.u32 %r641, %r642, %r390, %r391;

	shr.u32 %r692, %r641, 3;
and.b32 %r693, %r641, 7;
mul.wide.u32 %rd477, %r693, 1024;
add.s64 %rd478, %rd438, %rd477;
add.s64 %rd479, %rd478, %rd436;
mul.wide.u32 %rd480, %r692, 2;
add.s64 %rd50, %rd479, %rd480;
ld.shared.u16 %r174, [%rd50];
add.s32 %r694, %r174, 1;
st.shared.u16 [%rd50], %r694;

	bfe.u32 %r645, %r646, %r390, %r391;

	shr.u32 %r695, %r645, 3;
and.b32 %r696, %r645, 7;
mul.wide.u32 %rd481, %r696, 1024;
add.s64 %rd482, %rd438, %rd481;
add.s64 %rd483, %rd482, %rd436;
mul.wide.u32 %rd484, %r695, 2;
add.s64 %rd51, %rd483, %rd484;
ld.shared.u16 %r175, [%rd51];
add.s32 %r697, %r175, 1;
st.shared.u16 [%rd51], %r697;

	bfe.u32 %r649, %r650, %r390, %r391;

	shr.u32 %r698, %r649, 3;
and.b32 %r699, %r649, 7;
mul.wide.u32 %rd485, %r699, 1024;
add.s64 %rd486, %rd438, %rd485;
add.s64 %rd487, %rd486, %rd436;
mul.wide.u32 %rd488, %r698, 2;
add.s64 %rd52, %rd487, %rd488;
ld.shared.u16 %r176, [%rd52];
add.s32 %r700, %r176, 1;
st.shared.u16 [%rd52], %r700;

	bfe.u32 %r653, %r654, %r390, %r391;

	shr.u32 %r701, %r653, 3;
and.b32 %r702, %r653, 7;
mul.wide.u32 %rd489, %r702, 1024;
add.s64 %rd490, %rd438, %rd489;
add.s64 %rd491, %rd490, %rd436;
mul.wide.u32 %rd492, %r701, 2;
add.s64 %rd53, %rd491, %rd492;
ld.shared.u16 %r177, [%rd53];
add.s32 %r703, %r177, 1;
st.shared.u16 [%rd53], %r703;

	bfe.u32 %r657, %r658, %r390, %r391;

	shr.u32 %r704, %r657, 3;
and.b32 %r705, %r657, 7;
mul.wide.u32 %rd493, %r705, 1024;
add.s64 %rd494, %rd438, %rd493;
add.s64 %rd495, %rd494, %rd436;
mul.wide.u32 %rd496, %r704, 2;
add.s64 %rd54, %rd495, %rd496;
ld.shared.u16 %r178, [%rd54];
add.s32 %r706, %r178, 1;
st.shared.u16 [%rd54], %r706;

	bfe.u32 %r661, %r662, %r390, %r391;

	shr.u32 %r707, %r661, 3;
and.b32 %r708, %r661, 7;
mul.wide.u32 %rd497, %r708, 1024;
add.s64 %rd498, %rd438, %rd497;
add.s64 %rd499, %rd498, %rd436;
mul.wide.u32 %rd500, %r707, 2;
add.s64 %rd55, %rd499, %rd500;
ld.shared.u16 %r179, [%rd55];
add.s32 %r709, %r179, 1;
st.shared.u16 [%rd55], %r709;
bar.sync 0;
mul.lo.s64 %rd511, %rd40, 72;
add.s64 %rd513, %rd373, %rd511;
ld.shared.u64 %rd56, [%rd513+192];
ld.shared.u64 %rd57, [%rd513+184];
add.s64 %rd514, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd513+200];
add.s64 %rd515, %rd514, %rd58;
ld.shared.u64 %rd59, [%rd513+208];
add.s64 %rd516, %rd515, %rd59;
ld.shared.u64 %rd60, [%rd513+216];
add.s64 %rd517, %rd516, %rd60;
ld.shared.u64 %rd61, [%rd513+224];
add.s64 %rd518, %rd517, %rd61;
ld.shared.u64 %rd62, [%rd513+232];
add.s64 %rd519, %rd518, %rd62;
ld.shared.u64 %rd63, [%rd513+240];
add.s64 %rd520, %rd519, %rd63;
ld.shared.u64 %rd521, [%rd513+248];
add.s64 %rd502, %rd520, %rd521;
mov.u32 %r711, 1;
mov.u32 %r720, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd502; shfl.up.b32 lo|p, lo, %r711, %r720; shfl.up.b32 hi|p, hi, %r711, %r720; mov.b64 %rd501, {lo, hi}; @p add.u64 %rd501, %rd501, %rd502;}

	mov.u32 %r713, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd501; shfl.up.b32 lo|p, lo, %r713, %r720; shfl.up.b32 hi|p, hi, %r713, %r720; mov.b64 %rd503, {lo, hi}; @p add.u64 %rd503, %rd503, %rd501;}

	mov.u32 %r715, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd503; shfl.up.b32 lo|p, lo, %r715, %r720; shfl.up.b32 hi|p, hi, %r715, %r720; mov.b64 %rd505, {lo, hi}; @p add.u64 %rd505, %rd505, %rd503;}

	mov.u32 %r717, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd505; shfl.up.b32 lo|p, lo, %r717, %r720; shfl.up.b32 hi|p, hi, %r717, %r720; mov.b64 %rd507, {lo, hi}; @p add.u64 %rd507, %rd507, %rd505;}

	mov.u32 %r719, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd507; shfl.up.b32 lo|p, lo, %r719, %r720; shfl.up.b32 hi|p, hi, %r719, %r720; mov.b64 %rd509, {lo, hi}; @p add.u64 %rd509, %rd509, %rd507;}

	setp.ne.s32	%p82, %r710, 31;
@%p82 bra BB46_139;

st.shared.u64 [%rd39], %rd509;

BB46_139:
sub.s64 %rd66, %rd509, %rd502;
setp.lt.s32	%p1, %r10, 32;
and.b32 %r721, %r10, -32;
setp.eq.s32	%p2, %r721, 96;
setp.eq.s32	%p3, %r721, 64;
setp.eq.s32	%p4, %r721, 32;
bar.sync 0;
ld.shared.u64 %rd523, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+144];
selp.b64	%rd524, %rd523, 0, %p4;
add.s64 %rd525, %rd66, %rd524;
ld.shared.u64 %rd526, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+152];
add.s64 %rd527, %rd526, %rd523;
selp.b64	%rd528, %rd527, 0, %p3;
add.s64 %rd529, %rd525, %rd528;
ld.shared.u64 %rd530, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+160];
add.s64 %rd531, %rd527, %rd530;
selp.b64	%rd532, %rd531, 0, %p2;
add.s64 %rd533, %rd529, %rd532;
ld.shared.u64 %rd534, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+168];
add.s64 %rd535, %rd531, %rd534;
shl.b64 %rd536, %rd535, 16;
add.s64 %rd537, %rd536, %rd533;
shl.b64 %rd538, %rd535, 32;
add.s64 %rd539, %rd538, %rd537;
shl.b64 %rd540, %rd535, 48;
add.s64 %rd541, %rd540, %rd539;
add.s64 %rd542, %rd57, %rd541;
add.s64 %rd543, %rd542, %rd56;
add.s64 %rd544, %rd543, %rd58;
add.s64 %rd545, %rd544, %rd59;
add.s64 %rd546, %rd545, %rd60;
add.s64 %rd547, %rd546, %rd61;
add.s64 %rd548, %rd547, %rd62;
add.s64 %rd549, %rd548, %rd63;
mul.wide.s32 %rd550, %r10, 72;
add.s64 %rd551, %rd373, %rd550;
st.shared.u64 [%rd551+184], %rd541;
st.shared.u64 [%rd551+192], %rd542;
st.shared.u64 [%rd551+200], %rd543;
st.shared.u64 [%rd551+208], %rd544;
st.shared.u64 [%rd551+216], %rd545;
st.shared.u64 [%rd551+224], %rd546;
st.shared.u64 [%rd551+232], %rd547;
st.shared.u64 [%rd551+240], %rd548;
st.shared.u64 [%rd551+248], %rd549;
bar.sync 0;
ld.shared.u16 %r722, [%rd41];
add.s32 %r180, %r722, %r165;
ld.shared.u16 %r723, [%rd42];
add.s32 %r181, %r723, %r166;
ld.shared.u16 %r724, [%rd43];
add.s32 %r182, %r724, %r167;
ld.shared.u16 %r725, [%rd44];
add.s32 %r183, %r725, %r168;
ld.shared.u16 %r726, [%rd45];
add.s32 %r184, %r726, %r169;
ld.shared.u16 %r727, [%rd46];
add.s32 %r185, %r727, %r170;
ld.shared.u16 %r728, [%rd47];
add.s32 %r186, %r728, %r171;
ld.shared.u16 %r729, [%rd48];
add.s32 %r187, %r729, %r172;
ld.shared.u16 %r730, [%rd49];
add.s32 %r188, %r730, %r173;
ld.shared.u16 %r731, [%rd50];
add.s32 %r189, %r731, %r174;
ld.shared.u16 %r732, [%rd51];
add.s32 %r190, %r732, %r175;
ld.shared.u16 %r733, [%rd52];
add.s32 %r191, %r733, %r176;
ld.shared.u16 %r734, [%rd53];
add.s32 %r192, %r734, %r177;
ld.shared.u16 %r735, [%rd54];
add.s32 %r193, %r735, %r178;
ld.shared.u16 %r736, [%rd55];
add.s32 %r194, %r736, %r179;
@!%p1 bra BB46_141;
bra.uni BB46_140;

BB46_140:
and.b32 %r737, %r10, 7;
add.s32 %r738, %r737, 1;
shr.s32 %r739, %r10, 3;
mul.wide.u32 %rd552, %r738, 1024;
add.s64 %rd554, %rd373, %rd552;
mul.wide.s32 %rd555, %r739, 2;
add.s64 %rd556, %rd554, %rd555;
ld.shared.u16 %r1318, [%rd556+184];

BB46_141:
@%p9 bra BB46_143;

mov.u32 %r1296, 0;
mov.u32 %r1295, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r740, %r1318, %r1295, %r1296;

	selp.b32	%r744, 0, %r740, %p84;
sub.s32 %r745, %r1343, %r744;
mul.wide.u32 %rd557, %r10, 4;
add.s64 %rd559, %rd373, %rd557;
st.shared.u32 [%rd559], %r745;
add.s32 %r1343, %r745, %r1318;

BB46_143:
bar.sync 0;
mul.wide.u32 %rd560, %r180, 4;
add.s64 %rd562, %rd373, 136;
add.s64 %rd68, %rd562, %rd560;
st.shared.u32 [%rd68], %r606;
mul.wide.u32 %rd563, %r181, 4;
add.s64 %rd69, %rd562, %rd563;
st.shared.u32 [%rd69], %r610;
mul.wide.u32 %rd564, %r182, 4;
add.s64 %rd70, %rd562, %rd564;
st.shared.u32 [%rd70], %r614;
mul.wide.u32 %rd565, %r183, 4;
add.s64 %rd71, %rd562, %rd565;
st.shared.u32 [%rd71], %r618;
mul.wide.u32 %rd566, %r184, 4;
add.s64 %rd72, %rd562, %rd566;
st.shared.u32 [%rd72], %r622;
mul.wide.u32 %rd567, %r185, 4;
add.s64 %rd73, %rd562, %rd567;
st.shared.u32 [%rd73], %r626;
mul.wide.u32 %rd568, %r186, 4;
add.s64 %rd74, %rd562, %rd568;
st.shared.u32 [%rd74], %r630;
mul.wide.u32 %rd569, %r187, 4;
add.s64 %rd75, %rd562, %rd569;
st.shared.u32 [%rd75], %r634;
mul.wide.u32 %rd570, %r188, 4;
add.s64 %rd76, %rd562, %rd570;
st.shared.u32 [%rd76], %r638;
mul.wide.u32 %rd571, %r189, 4;
add.s64 %rd77, %rd562, %rd571;
st.shared.u32 [%rd77], %r642;
mul.wide.u32 %rd572, %r190, 4;
add.s64 %rd78, %rd562, %rd572;
st.shared.u32 [%rd78], %r646;
mul.wide.u32 %rd573, %r191, 4;
add.s64 %rd79, %rd562, %rd573;
st.shared.u32 [%rd79], %r650;
mul.wide.u32 %rd574, %r192, 4;
add.s64 %rd80, %rd562, %rd574;
st.shared.u32 [%rd80], %r654;
mul.wide.u32 %rd575, %r193, 4;
add.s64 %rd81, %rd562, %rd575;
st.shared.u32 [%rd81], %r658;
mul.wide.u32 %rd576, %r194, 4;
add.s64 %rd82, %rd562, %rd576;
st.shared.u32 [%rd82], %r662;
bar.sync 0;
shl.b64 %rd577, %rd40, 2;
add.s64 %rd83, %rd373, %rd577;
ld.shared.u32 %r747, [%rd83+136];
ld.shared.u32 %r751, [%rd83+648];
ld.shared.u32 %r755, [%rd83+1160];
ld.shared.u32 %r759, [%rd83+1672];
ld.shared.u32 %r763, [%rd83+2184];
ld.shared.u32 %r767, [%rd83+2696];
ld.shared.u32 %r771, [%rd83+3208];
ld.shared.u32 %r775, [%rd83+3720];
ld.shared.u32 %r779, [%rd83+4232];
ld.shared.u32 %r783, [%rd83+4744];
ld.shared.u32 %r787, [%rd83+5256];
ld.shared.u32 %r791, [%rd83+5768];
ld.shared.u32 %r795, [%rd83+6280];
ld.shared.u32 %r799, [%rd83+6792];
ld.shared.u32 %r803, [%rd83+7304];

	bfe.u32 %r746, %r747, %r390, %r391;

	mul.wide.u32 %rd579, %r746, 4;
add.s64 %rd580, %rd373, %rd579;
ld.shared.u32 %r806, [%rd580];

	bfe.u32 %r750, %r751, %r390, %r391;

	mul.wide.u32 %rd581, %r750, 4;
add.s64 %rd582, %rd373, %rd581;
ld.shared.u32 %r807, [%rd582];

	bfe.u32 %r754, %r755, %r390, %r391;

	mul.wide.u32 %rd583, %r754, 4;
add.s64 %rd584, %rd373, %rd583;
ld.shared.u32 %r808, [%rd584];

	bfe.u32 %r758, %r759, %r390, %r391;

	mul.wide.u32 %rd585, %r758, 4;
add.s64 %rd586, %rd373, %rd585;
ld.shared.u32 %r809, [%rd586];

	bfe.u32 %r762, %r763, %r390, %r391;

	mul.wide.u32 %rd587, %r762, 4;
add.s64 %rd588, %rd373, %rd587;
ld.shared.u32 %r810, [%rd588];

	bfe.u32 %r766, %r767, %r390, %r391;

	mul.wide.u32 %rd589, %r766, 4;
add.s64 %rd590, %rd373, %rd589;
ld.shared.u32 %r811, [%rd590];

	bfe.u32 %r770, %r771, %r390, %r391;

	mul.wide.u32 %rd591, %r770, 4;
add.s64 %rd592, %rd373, %rd591;
ld.shared.u32 %r812, [%rd592];

	bfe.u32 %r774, %r775, %r390, %r391;

	mul.wide.u32 %rd593, %r774, 4;
add.s64 %rd594, %rd373, %rd593;
ld.shared.u32 %r813, [%rd594];

	bfe.u32 %r778, %r779, %r390, %r391;

	mul.wide.u32 %rd595, %r778, 4;
add.s64 %rd596, %rd373, %rd595;
ld.shared.u32 %r814, [%rd596];

	bfe.u32 %r782, %r783, %r390, %r391;

	mul.wide.u32 %rd597, %r782, 4;
add.s64 %rd598, %rd373, %rd597;
ld.shared.u32 %r815, [%rd598];

	bfe.u32 %r786, %r787, %r390, %r391;

	mul.wide.u32 %rd599, %r786, 4;
add.s64 %rd600, %rd373, %rd599;
ld.shared.u32 %r816, [%rd600];

	bfe.u32 %r790, %r791, %r390, %r391;

	mul.wide.u32 %rd601, %r790, 4;
add.s64 %rd602, %rd373, %rd601;
ld.shared.u32 %r817, [%rd602];

	bfe.u32 %r794, %r795, %r390, %r391;

	mul.wide.u32 %rd603, %r794, 4;
add.s64 %rd604, %rd373, %rd603;
ld.shared.u32 %r818, [%rd604];

	bfe.u32 %r798, %r799, %r390, %r391;

	mul.wide.u32 %rd605, %r798, 4;
add.s64 %rd606, %rd373, %rd605;
ld.shared.u32 %r819, [%rd606];

	bfe.u32 %r802, %r803, %r390, %r391;

	mul.wide.u32 %rd607, %r802, 4;
add.s64 %rd608, %rd373, %rd607;
ld.shared.u32 %r820, [%rd608];
xor.b32 %r821, %r803, -2147483648;
xor.b32 %r822, %r799, -2147483648;
xor.b32 %r823, %r795, -2147483648;
xor.b32 %r824, %r791, -2147483648;
xor.b32 %r825, %r787, -2147483648;
xor.b32 %r826, %r783, -2147483648;
xor.b32 %r827, %r779, -2147483648;
xor.b32 %r828, %r775, -2147483648;
xor.b32 %r829, %r771, -2147483648;
xor.b32 %r830, %r767, -2147483648;
xor.b32 %r831, %r763, -2147483648;
xor.b32 %r832, %r759, -2147483648;
xor.b32 %r833, %r755, -2147483648;
xor.b32 %r834, %r751, -2147483648;
xor.b32 %r835, %r747, -2147483648;
add.s32 %r836, %r10, %r806;
cvt.s64.s32	%rd84, %r836;
mul.wide.s32 %rd610, %r836, 4;
add.s64 %rd611, %rd2, %rd610;
st.global.u32 [%rd611], %r835;
add.s32 %r837, %r10, 128;
add.s32 %r838, %r837, %r807;
cvt.s64.s32	%rd85, %r838;
mul.wide.s32 %rd612, %r838, 4;
add.s64 %rd613, %rd2, %rd612;
st.global.u32 [%rd613], %r834;
add.s32 %r839, %r837, %r808;
add.s32 %r840, %r839, 128;
cvt.s64.s32	%rd86, %r840;
mul.wide.s32 %rd614, %r840, 4;
add.s64 %rd615, %rd2, %rd614;
st.global.u32 [%rd615], %r833;
add.s32 %r841, %r837, %r809;
add.s32 %r842, %r841, 256;
cvt.s64.s32	%rd87, %r842;
mul.wide.s32 %rd616, %r842, 4;
add.s64 %rd617, %rd2, %rd616;
st.global.u32 [%rd617], %r832;
add.s32 %r843, %r837, %r810;
add.s32 %r844, %r843, 384;
cvt.s64.s32	%rd88, %r844;
mul.wide.s32 %rd618, %r844, 4;
add.s64 %rd619, %rd2, %rd618;
st.global.u32 [%rd619], %r831;
add.s32 %r845, %r837, %r811;
add.s32 %r846, %r845, 512;
cvt.s64.s32	%rd89, %r846;
mul.wide.s32 %rd620, %r846, 4;
add.s64 %rd621, %rd2, %rd620;
st.global.u32 [%rd621], %r830;
add.s32 %r847, %r837, %r812;
add.s32 %r848, %r847, 640;
cvt.s64.s32	%rd90, %r848;
mul.wide.s32 %rd622, %r848, 4;
add.s64 %rd623, %rd2, %rd622;
st.global.u32 [%rd623], %r829;
add.s32 %r849, %r837, %r813;
add.s32 %r850, %r849, 768;
cvt.s64.s32	%rd91, %r850;
mul.wide.s32 %rd624, %r850, 4;
add.s64 %rd625, %rd2, %rd624;
st.global.u32 [%rd625], %r828;
add.s32 %r851, %r837, %r814;
add.s32 %r852, %r851, 896;
cvt.s64.s32	%rd92, %r852;
mul.wide.s32 %rd626, %r852, 4;
add.s64 %rd627, %rd2, %rd626;
st.global.u32 [%rd627], %r827;
add.s32 %r853, %r837, %r815;
add.s32 %r854, %r853, 1024;
cvt.s64.s32	%rd93, %r854;
mul.wide.s32 %rd628, %r854, 4;
add.s64 %rd629, %rd2, %rd628;
st.global.u32 [%rd629], %r826;
add.s32 %r855, %r837, %r816;
add.s32 %r856, %r855, 1152;
cvt.s64.s32	%rd94, %r856;
mul.wide.s32 %rd630, %r856, 4;
add.s64 %rd631, %rd2, %rd630;
st.global.u32 [%rd631], %r825;
add.s32 %r857, %r837, %r817;
add.s32 %r858, %r857, 1280;
cvt.s64.s32	%rd95, %r858;
mul.wide.s32 %rd632, %r858, 4;
add.s64 %rd633, %rd2, %rd632;
st.global.u32 [%rd633], %r824;
add.s32 %r859, %r837, %r818;
add.s32 %r860, %r859, 1408;
cvt.s64.s32	%rd96, %r860;
mul.wide.s32 %rd634, %r860, 4;
add.s64 %rd635, %rd2, %rd634;
st.global.u32 [%rd635], %r823;
add.s32 %r861, %r837, %r819;
add.s32 %r862, %r861, 1536;
cvt.s64.s32	%rd97, %r862;
mul.wide.s32 %rd636, %r862, 4;
add.s64 %rd637, %rd2, %rd636;
st.global.u32 [%rd637], %r822;
add.s32 %r863, %r837, %r820;
add.s32 %r864, %r863, 1664;
cvt.s64.s32	%rd98, %r864;
mul.wide.s32 %rd638, %r864, 4;
add.s64 %rd639, %rd2, %rd638;
st.global.u32 [%rd639], %r821;
bar.sync 0;
add.s64 %rd640, %rd144, %rd393;

	ld.global.nc.u32 %r865, [%rd640];

	add.s64 %rd641, %rd144, %rd396;

	ld.global.nc.u32 %r866, [%rd641];

	add.s64 %rd642, %rd144, %rd399;

	ld.global.nc.u32 %r867, [%rd642];

	add.s64 %rd643, %rd144, %rd402;

	ld.global.nc.u32 %r868, [%rd643];

	add.s64 %rd644, %rd144, %rd405;

	ld.global.nc.u32 %r869, [%rd644];

	add.s64 %rd645, %rd144, %rd408;

	ld.global.nc.u32 %r870, [%rd645];

	add.s64 %rd646, %rd144, %rd411;

	ld.global.nc.u32 %r871, [%rd646];

	add.s64 %rd647, %rd144, %rd414;

	ld.global.nc.u32 %r872, [%rd647];

	add.s64 %rd648, %rd144, %rd417;

	ld.global.nc.u32 %r873, [%rd648];

	add.s64 %rd649, %rd144, %rd420;

	ld.global.nc.u32 %r874, [%rd649];

	add.s64 %rd650, %rd144, %rd423;

	ld.global.nc.u32 %r875, [%rd650];

	add.s64 %rd651, %rd144, %rd426;

	ld.global.nc.u32 %r876, [%rd651];

	add.s64 %rd652, %rd144, %rd429;

	ld.global.nc.u32 %r877, [%rd652];

	add.s64 %rd653, %rd144, %rd432;

	ld.global.nc.u32 %r878, [%rd653];

	add.s64 %rd654, %rd144, %rd435;

	ld.global.nc.u32 %r879, [%rd654];

	bar.sync 0;
st.shared.u32 [%rd68], %r865;
st.shared.u32 [%rd69], %r866;
st.shared.u32 [%rd70], %r867;
st.shared.u32 [%rd71], %r868;
st.shared.u32 [%rd72], %r869;
st.shared.u32 [%rd73], %r870;
st.shared.u32 [%rd74], %r871;
st.shared.u32 [%rd75], %r872;
st.shared.u32 [%rd76], %r873;
st.shared.u32 [%rd77], %r874;
st.shared.u32 [%rd78], %r875;
st.shared.u32 [%rd79], %r876;
st.shared.u32 [%rd80], %r877;
st.shared.u32 [%rd81], %r878;
st.shared.u32 [%rd82], %r879;
bar.sync 0;
ld.shared.u32 %r1374, [%rd83+136];
ld.shared.u32 %r1375, [%rd83+648];
ld.shared.u32 %r1376, [%rd83+1160];
ld.shared.u32 %r1377, [%rd83+1672];
ld.shared.u32 %r1378, [%rd83+2184];
ld.shared.u32 %r1379, [%rd83+2696];
ld.shared.u32 %r1380, [%rd83+3208];
ld.shared.u32 %r1381, [%rd83+3720];
ld.shared.u32 %r1382, [%rd83+4232];
ld.shared.u32 %r1383, [%rd83+4744];
ld.shared.u32 %r1384, [%rd83+5256];
ld.shared.u32 %r1385, [%rd83+5768];
ld.shared.u32 %r1386, [%rd83+6280];
ld.shared.u32 %r1387, [%rd83+6792];
ld.shared.u32 %r1388, [%rd83+7304];
shl.b64 %rd702, %rd84, 2;
add.s64 %rd703, %rd1, %rd702;
st.global.u32 [%rd703], %r1374;
shl.b64 %rd704, %rd85, 2;
add.s64 %rd705, %rd1, %rd704;
st.global.u32 [%rd705], %r1375;
shl.b64 %rd706, %rd86, 2;
add.s64 %rd707, %rd1, %rd706;
st.global.u32 [%rd707], %r1376;
shl.b64 %rd708, %rd87, 2;
add.s64 %rd709, %rd1, %rd708;
st.global.u32 [%rd709], %r1377;
shl.b64 %rd710, %rd88, 2;
add.s64 %rd711, %rd1, %rd710;
st.global.u32 [%rd711], %r1378;
shl.b64 %rd712, %rd89, 2;
add.s64 %rd713, %rd1, %rd712;
st.global.u32 [%rd713], %r1379;
shl.b64 %rd714, %rd90, 2;
add.s64 %rd715, %rd1, %rd714;
st.global.u32 [%rd715], %r1380;
shl.b64 %rd716, %rd91, 2;
add.s64 %rd717, %rd1, %rd716;
st.global.u32 [%rd717], %r1381;
shl.b64 %rd718, %rd92, 2;
add.s64 %rd719, %rd1, %rd718;
st.global.u32 [%rd719], %r1382;
shl.b64 %rd720, %rd93, 2;
add.s64 %rd721, %rd1, %rd720;
st.global.u32 [%rd721], %r1383;
shl.b64 %rd722, %rd94, 2;
add.s64 %rd723, %rd1, %rd722;
st.global.u32 [%rd723], %r1384;
shl.b64 %rd724, %rd95, 2;
add.s64 %rd725, %rd1, %rd724;
st.global.u32 [%rd725], %r1385;
shl.b64 %rd726, %rd96, 2;
add.s64 %rd727, %rd1, %rd726;
st.global.u32 [%rd727], %r1386;
shl.b64 %rd728, %rd97, 2;
add.s64 %rd729, %rd1, %rd728;
st.global.u32 [%rd729], %r1387;
shl.b64 %rd730, %rd98, 2;
add.s64 %rd731, %rd1, %rd730;
st.global.u32 [%rd731], %r1388;
bar.sync 0;
add.s32 %r1335, %r1334, 1920;
setp.le.s32	%p85, %r1335, %r1302;
mov.u32 %r1333, %r1334;
@%p85 bra BB46_137;

BB46_144:
setp.le.s32	%p86, %r1302, %r1333;
@%p86 bra BB46_271;

sub.s32 %r247, %r1302, %r1333;
cvt.s64.s32	%rd99, %r1333;
mad.lo.s32 %r248, %r10, -15, %r247;
mul.lo.s32 %r249, %r10, 15;
mov.u32 %r895, -1;
setp.lt.s32	%p87, %r248, 1;
mov.u32 %r1372, %r895;
@%p87 bra BB46_147;

cvt.s64.s32	%rd733, %r249;
add.s64 %rd734, %rd733, %rd99;
shl.b64 %rd735, %rd734, 2;
add.s64 %rd732, %rd142, %rd735;

	ld.global.nc.u32 %r896, [%rd732];

	xor.b32 %r250, %r896, -2147483648;
mov.u32 %r1372, %r250;

BB46_147:
mov.u32 %r251, %r1372;
setp.lt.s32	%p88, %r248, 2;
mov.u32 %r1371, %r895;
@%p88 bra BB46_149;

add.s32 %r899, %r249, 1;
cvt.s64.s32	%rd737, %r899;
add.s64 %rd738, %rd737, %rd99;
shl.b64 %rd739, %rd738, 2;
add.s64 %rd736, %rd142, %rd739;

	ld.global.nc.u32 %r898, [%rd736];

	xor.b32 %r1371, %r898, -2147483648;

BB46_149:
setp.lt.s32	%p89, %r248, 3;
mov.u32 %r1370, %r895;
@%p89 bra BB46_151;

add.s32 %r902, %r249, 2;
cvt.s64.s32	%rd741, %r902;
add.s64 %rd742, %rd741, %rd99;
shl.b64 %rd743, %rd742, 2;
add.s64 %rd740, %rd142, %rd743;

	ld.global.nc.u32 %r901, [%rd740];

	xor.b32 %r1370, %r901, -2147483648;

BB46_151:
setp.lt.s32	%p90, %r248, 4;
mov.u32 %r1369, %r895;
@%p90 bra BB46_153;

add.s32 %r905, %r249, 3;
cvt.s64.s32	%rd745, %r905;
add.s64 %rd746, %rd745, %rd99;
shl.b64 %rd747, %rd746, 2;
add.s64 %rd744, %rd142, %rd747;

	ld.global.nc.u32 %r904, [%rd744];

	xor.b32 %r1369, %r904, -2147483648;

BB46_153:
setp.lt.s32	%p91, %r248, 5;
mov.u32 %r1368, %r895;
@%p91 bra BB46_155;

add.s32 %r908, %r249, 4;
cvt.s64.s32	%rd749, %r908;
add.s64 %rd750, %rd749, %rd99;
shl.b64 %rd751, %rd750, 2;
add.s64 %rd748, %rd142, %rd751;

	ld.global.nc.u32 %r907, [%rd748];

	xor.b32 %r1368, %r907, -2147483648;

BB46_155:
setp.lt.s32	%p92, %r248, 6;
mov.u32 %r1367, %r895;
@%p92 bra BB46_157;

add.s32 %r911, %r249, 5;
cvt.s64.s32	%rd753, %r911;
add.s64 %rd754, %rd753, %rd99;
shl.b64 %rd755, %rd754, 2;
add.s64 %rd752, %rd142, %rd755;

	ld.global.nc.u32 %r910, [%rd752];

	xor.b32 %r1367, %r910, -2147483648;

BB46_157:
setp.lt.s32	%p93, %r248, 7;
mov.u32 %r1366, %r895;
@%p93 bra BB46_159;

add.s32 %r914, %r249, 6;
cvt.s64.s32	%rd757, %r914;
add.s64 %rd758, %rd757, %rd99;
shl.b64 %rd759, %rd758, 2;
add.s64 %rd756, %rd142, %rd759;

	ld.global.nc.u32 %r913, [%rd756];

	xor.b32 %r1366, %r913, -2147483648;

BB46_159:
setp.lt.s32	%p94, %r248, 8;
mov.u32 %r1365, %r895;
@%p94 bra BB46_161;

add.s32 %r917, %r249, 7;
cvt.s64.s32	%rd761, %r917;
add.s64 %rd762, %rd761, %rd99;
shl.b64 %rd763, %rd762, 2;
add.s64 %rd760, %rd142, %rd763;

	ld.global.nc.u32 %r916, [%rd760];

	xor.b32 %r1365, %r916, -2147483648;

BB46_161:
setp.lt.s32	%p95, %r248, 9;
mov.u32 %r1364, %r895;
@%p95 bra BB46_163;

add.s32 %r920, %r249, 8;
cvt.s64.s32	%rd765, %r920;
add.s64 %rd766, %rd765, %rd99;
shl.b64 %rd767, %rd766, 2;
add.s64 %rd764, %rd142, %rd767;

	ld.global.nc.u32 %r919, [%rd764];

	xor.b32 %r1364, %r919, -2147483648;

BB46_163:
setp.lt.s32	%p96, %r248, 10;
mov.u32 %r1363, %r895;
@%p96 bra BB46_165;

add.s32 %r923, %r249, 9;
cvt.s64.s32	%rd769, %r923;
add.s64 %rd770, %rd769, %rd99;
shl.b64 %rd771, %rd770, 2;
add.s64 %rd768, %rd142, %rd771;

	ld.global.nc.u32 %r922, [%rd768];

	xor.b32 %r1363, %r922, -2147483648;

BB46_165:
setp.lt.s32	%p97, %r248, 11;
mov.u32 %r1362, %r895;
@%p97 bra BB46_167;

add.s32 %r926, %r249, 10;
cvt.s64.s32	%rd773, %r926;
add.s64 %rd774, %rd773, %rd99;
shl.b64 %rd775, %rd774, 2;
add.s64 %rd772, %rd142, %rd775;

	ld.global.nc.u32 %r925, [%rd772];

	xor.b32 %r1362, %r925, -2147483648;

BB46_167:
setp.lt.s32	%p98, %r248, 12;
mov.u32 %r1361, %r895;
@%p98 bra BB46_169;

add.s32 %r929, %r249, 11;
cvt.s64.s32	%rd777, %r929;
add.s64 %rd778, %rd777, %rd99;
shl.b64 %rd779, %rd778, 2;
add.s64 %rd776, %rd142, %rd779;

	ld.global.nc.u32 %r928, [%rd776];

	xor.b32 %r1361, %r928, -2147483648;

BB46_169:
setp.lt.s32	%p99, %r248, 13;
mov.u32 %r1360, %r895;
@%p99 bra BB46_171;

add.s32 %r932, %r249, 12;
cvt.s64.s32	%rd781, %r932;
add.s64 %rd782, %rd781, %rd99;
shl.b64 %rd783, %rd782, 2;
add.s64 %rd780, %rd142, %rd783;

	ld.global.nc.u32 %r931, [%rd780];

	xor.b32 %r1360, %r931, -2147483648;

BB46_171:
setp.lt.s32	%p100, %r248, 14;
mov.u32 %r1359, %r895;
@%p100 bra BB46_173;

add.s32 %r935, %r249, 13;
cvt.s64.s32	%rd785, %r935;
add.s64 %rd786, %rd785, %rd99;
shl.b64 %rd787, %rd786, 2;
add.s64 %rd784, %rd142, %rd787;

	ld.global.nc.u32 %r934, [%rd784];

	xor.b32 %r1359, %r934, -2147483648;

BB46_173:
setp.lt.s32	%p101, %r248, 15;
mov.u32 %r1358, %r895;
@%p101 bra BB46_175;

add.s32 %r938, %r249, 14;
cvt.s64.s32	%rd789, %r938;
add.s64 %rd790, %rd789, %rd99;
shl.b64 %rd791, %rd790, 2;
add.s64 %rd788, %rd142, %rd791;

	ld.global.nc.u32 %r937, [%rd788];

	xor.b32 %r1358, %r937, -2147483648;

BB46_175:
bar.sync 0;
cvt.s64.s32	%rd100, %r10;
mul.wide.s32 %rd792, %r10, 8;
mov.u64 %rd793, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage;
add.s64 %rd794, %rd793, 184;
add.s64 %rd795, %rd794, %rd792;
mov.u64 %rd796, 0;
st.shared.u64 [%rd795], %rd796;
st.shared.u64 [%rd795+1024], %rd796;
st.shared.u64 [%rd795+2048], %rd796;
st.shared.u64 [%rd795+3072], %rd796;
st.shared.u64 [%rd795+4096], %rd796;
st.shared.u64 [%rd795+5120], %rd796;
st.shared.u64 [%rd795+6144], %rd796;
st.shared.u64 [%rd795+7168], %rd796;
st.shared.u64 [%rd795+8192], %rd796;

	bfe.u32 %r939, %r251, %r390, %r391;

	shr.u32 %r999, %r939, 3;
and.b32 %r1000, %r939, 7;
mul.wide.u32 %rd797, %r1000, 1024;
add.s64 %rd798, %rd794, %rd797;
add.s64 %rd799, %rd798, %rd792;
mul.wide.u32 %rd800, %r999, 2;
add.s64 %rd101, %rd799, %rd800;
ld.shared.u16 %r280, [%rd101];
add.s32 %r1001, %r280, 1;
st.shared.u16 [%rd101], %r1001;

	bfe.u32 %r943, %r1371, %r390, %r391;

	and.b32 %r1002, %r943, 7;
shr.u32 %r1003, %r943, 3;
mul.wide.u32 %rd801, %r1002, 1024;
add.s64 %rd802, %rd794, %rd801;
add.s64 %rd803, %rd802, %rd792;
mul.wide.u32 %rd804, %r1003, 2;
add.s64 %rd102, %rd803, %rd804;
ld.shared.u16 %r281, [%rd102];
add.s32 %r1004, %r281, 1;
st.shared.u16 [%rd102], %r1004;

	bfe.u32 %r947, %r1370, %r390, %r391;

	shr.u32 %r1005, %r947, 3;
and.b32 %r1006, %r947, 7;
mul.wide.u32 %rd805, %r1006, 1024;
add.s64 %rd806, %rd794, %rd805;
add.s64 %rd807, %rd806, %rd792;
mul.wide.u32 %rd808, %r1005, 2;
add.s64 %rd103, %rd807, %rd808;
ld.shared.u16 %r282, [%rd103];
add.s32 %r1007, %r282, 1;
st.shared.u16 [%rd103], %r1007;

	bfe.u32 %r951, %r1369, %r390, %r391;

	shr.u32 %r1008, %r951, 3;
and.b32 %r1009, %r951, 7;
mul.wide.u32 %rd809, %r1009, 1024;
add.s64 %rd810, %rd794, %rd809;
add.s64 %rd811, %rd810, %rd792;
mul.wide.u32 %rd812, %r1008, 2;
add.s64 %rd104, %rd811, %rd812;
ld.shared.u16 %r283, [%rd104];
add.s32 %r1010, %r283, 1;
st.shared.u16 [%rd104], %r1010;

	bfe.u32 %r955, %r1368, %r390, %r391;

	shr.u32 %r1011, %r955, 3;
and.b32 %r1012, %r955, 7;
mul.wide.u32 %rd813, %r1012, 1024;
add.s64 %rd814, %rd794, %rd813;
add.s64 %rd815, %rd814, %rd792;
mul.wide.u32 %rd816, %r1011, 2;
add.s64 %rd105, %rd815, %rd816;
ld.shared.u16 %r284, [%rd105];
add.s32 %r1013, %r284, 1;
st.shared.u16 [%rd105], %r1013;

	bfe.u32 %r959, %r1367, %r390, %r391;

	shr.u32 %r1014, %r959, 3;
and.b32 %r1015, %r959, 7;
mul.wide.u32 %rd817, %r1015, 1024;
add.s64 %rd818, %rd794, %rd817;
add.s64 %rd819, %rd818, %rd792;
mul.wide.u32 %rd820, %r1014, 2;
add.s64 %rd106, %rd819, %rd820;
ld.shared.u16 %r285, [%rd106];
add.s32 %r1016, %r285, 1;
st.shared.u16 [%rd106], %r1016;

	bfe.u32 %r963, %r1366, %r390, %r391;

	shr.u32 %r1017, %r963, 3;
and.b32 %r1018, %r963, 7;
mul.wide.u32 %rd821, %r1018, 1024;
add.s64 %rd822, %rd794, %rd821;
add.s64 %rd823, %rd822, %rd792;
mul.wide.u32 %rd824, %r1017, 2;
add.s64 %rd107, %rd823, %rd824;
ld.shared.u16 %r286, [%rd107];
add.s32 %r1019, %r286, 1;
st.shared.u16 [%rd107], %r1019;

	bfe.u32 %r967, %r1365, %r390, %r391;

	shr.u32 %r1020, %r967, 3;
and.b32 %r1021, %r967, 7;
mul.wide.u32 %rd825, %r1021, 1024;
add.s64 %rd826, %rd794, %rd825;
add.s64 %rd827, %rd826, %rd792;
mul.wide.u32 %rd828, %r1020, 2;
add.s64 %rd108, %rd827, %rd828;
ld.shared.u16 %r287, [%rd108];
add.s32 %r1022, %r287, 1;
st.shared.u16 [%rd108], %r1022;

	bfe.u32 %r971, %r1364, %r390, %r391;

	shr.u32 %r1023, %r971, 3;
and.b32 %r1024, %r971, 7;
mul.wide.u32 %rd829, %r1024, 1024;
add.s64 %rd830, %rd794, %rd829;
add.s64 %rd831, %rd830, %rd792;
mul.wide.u32 %rd832, %r1023, 2;
add.s64 %rd109, %rd831, %rd832;
ld.shared.u16 %r288, [%rd109];
add.s32 %r1025, %r288, 1;
st.shared.u16 [%rd109], %r1025;

	bfe.u32 %r975, %r1363, %r390, %r391;

	shr.u32 %r1026, %r975, 3;
and.b32 %r1027, %r975, 7;
mul.wide.u32 %rd833, %r1027, 1024;
add.s64 %rd834, %rd794, %rd833;
add.s64 %rd835, %rd834, %rd792;
mul.wide.u32 %rd836, %r1026, 2;
add.s64 %rd110, %rd835, %rd836;
ld.shared.u16 %r289, [%rd110];
add.s32 %r1028, %r289, 1;
st.shared.u16 [%rd110], %r1028;

	bfe.u32 %r979, %r1362, %r390, %r391;

	shr.u32 %r1029, %r979, 3;
and.b32 %r1030, %r979, 7;
mul.wide.u32 %rd837, %r1030, 1024;
add.s64 %rd838, %rd794, %rd837;
add.s64 %rd839, %rd838, %rd792;
mul.wide.u32 %rd840, %r1029, 2;
add.s64 %rd111, %rd839, %rd840;
ld.shared.u16 %r290, [%rd111];
add.s32 %r1031, %r290, 1;
st.shared.u16 [%rd111], %r1031;

	bfe.u32 %r983, %r1361, %r390, %r391;

	shr.u32 %r1032, %r983, 3;
and.b32 %r1033, %r983, 7;
mul.wide.u32 %rd841, %r1033, 1024;
add.s64 %rd842, %rd794, %rd841;
add.s64 %rd843, %rd842, %rd792;
mul.wide.u32 %rd844, %r1032, 2;
add.s64 %rd112, %rd843, %rd844;
ld.shared.u16 %r291, [%rd112];
add.s32 %r1034, %r291, 1;
st.shared.u16 [%rd112], %r1034;

	bfe.u32 %r987, %r1360, %r390, %r391;

	shr.u32 %r1035, %r987, 3;
and.b32 %r1036, %r987, 7;
mul.wide.u32 %rd845, %r1036, 1024;
add.s64 %rd846, %rd794, %rd845;
add.s64 %rd847, %rd846, %rd792;
mul.wide.u32 %rd848, %r1035, 2;
add.s64 %rd113, %rd847, %rd848;
ld.shared.u16 %r292, [%rd113];
add.s32 %r1037, %r292, 1;
st.shared.u16 [%rd113], %r1037;

	bfe.u32 %r991, %r1359, %r390, %r391;

	shr.u32 %r1038, %r991, 3;
and.b32 %r1039, %r991, 7;
mul.wide.u32 %rd849, %r1039, 1024;
add.s64 %rd850, %rd794, %rd849;
add.s64 %rd851, %rd850, %rd792;
mul.wide.u32 %rd852, %r1038, 2;
add.s64 %rd114, %rd851, %rd852;
ld.shared.u16 %r293, [%rd114];
add.s32 %r1040, %r293, 1;
st.shared.u16 [%rd114], %r1040;

	bfe.u32 %r995, %r1358, %r390, %r391;

	shr.u32 %r1041, %r995, 3;
and.b32 %r1042, %r995, 7;
mul.wide.u32 %rd853, %r1042, 1024;
add.s64 %rd854, %rd794, %rd853;
add.s64 %rd855, %rd854, %rd792;
mul.wide.u32 %rd856, %r1041, 2;
add.s64 %rd115, %rd855, %rd856;
ld.shared.u16 %r294, [%rd115];
add.s32 %r1043, %r294, 1;
st.shared.u16 [%rd115], %r1043;
bar.sync 0;
mul.lo.s64 %rd867, %rd100, 72;
add.s64 %rd869, %rd793, %rd867;
ld.shared.u64 %rd116, [%rd869+192];
ld.shared.u64 %rd117, [%rd869+184];
add.s64 %rd870, %rd116, %rd117;
ld.shared.u64 %rd118, [%rd869+200];
add.s64 %rd871, %rd870, %rd118;
ld.shared.u64 %rd119, [%rd869+208];
add.s64 %rd872, %rd871, %rd119;
ld.shared.u64 %rd120, [%rd869+216];
add.s64 %rd873, %rd872, %rd120;
ld.shared.u64 %rd121, [%rd869+224];
add.s64 %rd874, %rd873, %rd121;
ld.shared.u64 %rd122, [%rd869+232];
add.s64 %rd875, %rd874, %rd122;
ld.shared.u64 %rd123, [%rd869+240];
add.s64 %rd876, %rd875, %rd123;
ld.shared.u64 %rd877, [%rd869+248];
add.s64 %rd858, %rd876, %rd877;

	mov.u32 %r1044, %laneid;

	mov.u32 %r1045, 1;
mov.u32 %r1054, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd858; shfl.up.b32 lo|p, lo, %r1045, %r1054; shfl.up.b32 hi|p, hi, %r1045, %r1054; mov.b64 %rd857, {lo, hi}; @p add.u64 %rd857, %rd857, %rd858;}

	mov.u32 %r1047, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd857; shfl.up.b32 lo|p, lo, %r1047, %r1054; shfl.up.b32 hi|p, hi, %r1047, %r1054; mov.b64 %rd859, {lo, hi}; @p add.u64 %rd859, %rd859, %rd857;}

	mov.u32 %r1049, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd859; shfl.up.b32 lo|p, lo, %r1049, %r1054; shfl.up.b32 hi|p, hi, %r1049, %r1054; mov.b64 %rd861, {lo, hi}; @p add.u64 %rd861, %rd861, %rd859;}

	mov.u32 %r1051, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd861; shfl.up.b32 lo|p, lo, %r1051, %r1054; shfl.up.b32 hi|p, hi, %r1051, %r1054; mov.b64 %rd863, {lo, hi}; @p add.u64 %rd863, %rd863, %rd861;}

	mov.u32 %r1053, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd863; shfl.up.b32 lo|p, lo, %r1053, %r1054; shfl.up.b32 hi|p, hi, %r1053, %r1054; mov.b64 %rd865, {lo, hi}; @p add.u64 %rd865, %rd865, %rd863;}

	setp.ne.s32	%p102, %r1044, 31;
@%p102 bra BB46_177;

shr.s32 %r1056, %r10, 31;
shr.u32 %r1057, %r1056, 27;
add.s32 %r1058, %r10, %r1057;
shr.s32 %r1059, %r1058, 5;
mul.wide.s32 %rd878, %r1059, 8;
add.s64 %rd880, %rd793, %rd878;
st.shared.u64 [%rd880+144], %rd865;

BB46_177:
sub.s64 %rd126, %rd865, %rd858;
bar.sync 0;
and.b32 %r1060, %r10, -32;
setp.eq.s32	%p103, %r1060, 32;
ld.shared.u64 %rd882, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+144];
selp.b64	%rd883, %rd882, 0, %p103;
add.s64 %rd884, %rd126, %rd883;
ld.shared.u64 %rd885, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+152];
add.s64 %rd886, %rd885, %rd882;
setp.eq.s32	%p104, %r1060, 64;
selp.b64	%rd887, %rd886, 0, %p104;
add.s64 %rd888, %rd884, %rd887;
ld.shared.u64 %rd889, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+160];
add.s64 %rd890, %rd886, %rd889;
setp.eq.s32	%p105, %r1060, 96;
selp.b64	%rd891, %rd890, 0, %p105;
add.s64 %rd892, %rd888, %rd891;
ld.shared.u64 %rd893, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+168];
add.s64 %rd894, %rd890, %rd893;
shl.b64 %rd895, %rd894, 16;
add.s64 %rd896, %rd895, %rd892;
shl.b64 %rd897, %rd894, 32;
add.s64 %rd898, %rd897, %rd896;
shl.b64 %rd899, %rd894, 48;
add.s64 %rd900, %rd899, %rd898;
add.s64 %rd901, %rd117, %rd900;
add.s64 %rd902, %rd901, %rd116;
add.s64 %rd903, %rd902, %rd118;
add.s64 %rd904, %rd903, %rd119;
add.s64 %rd905, %rd904, %rd120;
add.s64 %rd906, %rd905, %rd121;
add.s64 %rd907, %rd906, %rd122;
add.s64 %rd908, %rd907, %rd123;
mul.wide.s32 %rd909, %r10, 72;
add.s64 %rd910, %rd793, %rd909;
st.shared.u64 [%rd910+184], %rd900;
st.shared.u64 [%rd910+192], %rd901;
st.shared.u64 [%rd910+200], %rd902;
st.shared.u64 [%rd910+208], %rd903;
st.shared.u64 [%rd910+216], %rd904;
st.shared.u64 [%rd910+224], %rd905;
st.shared.u64 [%rd910+232], %rd906;
st.shared.u64 [%rd910+240], %rd907;
st.shared.u64 [%rd910+248], %rd908;
bar.sync 0;
ld.shared.u16 %r1062, [%rd101];
add.s32 %r296, %r1062, %r280;
ld.shared.u16 %r1063, [%rd102];
add.s32 %r297, %r1063, %r281;
ld.shared.u16 %r1064, [%rd103];
add.s32 %r298, %r1064, %r282;
ld.shared.u16 %r1065, [%rd104];
add.s32 %r299, %r1065, %r283;
ld.shared.u16 %r1066, [%rd105];
add.s32 %r300, %r1066, %r284;
ld.shared.u16 %r1067, [%rd106];
add.s32 %r301, %r1067, %r285;
ld.shared.u16 %r1068, [%rd107];
add.s32 %r302, %r1068, %r286;
ld.shared.u16 %r1069, [%rd108];
add.s32 %r303, %r1069, %r287;
ld.shared.u16 %r1070, [%rd109];
add.s32 %r304, %r1070, %r288;
ld.shared.u16 %r1071, [%rd110];
add.s32 %r305, %r1071, %r289;
ld.shared.u16 %r1072, [%rd111];
add.s32 %r306, %r1072, %r290;
ld.shared.u16 %r1073, [%rd112];
add.s32 %r307, %r1073, %r291;
ld.shared.u16 %r1074, [%rd113];
add.s32 %r308, %r1074, %r292;
ld.shared.u16 %r1075, [%rd114];
add.s32 %r309, %r1075, %r293;
ld.shared.u16 %r1076, [%rd115];
add.s32 %r310, %r1076, %r294;
setp.gt.s32	%p106, %r10, 31;
@%p106 bra BB46_179;

and.b32 %r1078, %r10, 7;
shr.s32 %r1079, %r10, 3;
add.s32 %r1080, %r1078, 1;
mul.wide.u32 %rd911, %r1080, 1024;
add.s64 %rd913, %rd793, %rd911;
mul.wide.s32 %rd914, %r1079, 2;
add.s64 %rd915, %rd913, %rd914;
ld.shared.u16 %r1373, [%rd915+184];

BB46_179:
@%p9 bra BB46_181;

mov.u32 %r1301, 0;
mov.u32 %r1300, 1;

	shfl.up.b32 %r1082, %r1373, %r1300, %r1301;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r1087, 0, %r1082, %p108;
sub.s32 %r1088, %r1343, %r1087;
mul.wide.u32 %rd916, %r10, 4;
add.s64 %rd918, %rd793, %rd916;
st.shared.u32 [%rd918], %r1088;

BB46_181:
bar.sync 0;
mul.wide.u32 %rd919, %r296, 4;
add.s64 %rd921, %rd793, 136;
add.s64 %rd127, %rd921, %rd919;
st.shared.u32 [%rd127], %r251;
mul.wide.u32 %rd922, %r297, 4;
add.s64 %rd128, %rd921, %rd922;
st.shared.u32 [%rd128], %r1371;
mul.wide.u32 %rd923, %r298, 4;
add.s64 %rd129, %rd921, %rd923;
st.shared.u32 [%rd129], %r1370;
mul.wide.u32 %rd924, %r299, 4;
add.s64 %rd130, %rd921, %rd924;
st.shared.u32 [%rd130], %r1369;
mul.wide.u32 %rd925, %r300, 4;
add.s64 %rd131, %rd921, %rd925;
st.shared.u32 [%rd131], %r1368;
mul.wide.u32 %rd926, %r301, 4;
add.s64 %rd132, %rd921, %rd926;
st.shared.u32 [%rd132], %r1367;
mul.wide.u32 %rd927, %r302, 4;
add.s64 %rd133, %rd921, %rd927;
st.shared.u32 [%rd133], %r1366;
mul.wide.u32 %rd928, %r303, 4;
add.s64 %rd134, %rd921, %rd928;
st.shared.u32 [%rd134], %r1365;
mul.wide.u32 %rd929, %r304, 4;
add.s64 %rd135, %rd921, %rd929;
st.shared.u32 [%rd135], %r1364;
mul.wide.u32 %rd930, %r305, 4;
add.s64 %rd136, %rd921, %rd930;
st.shared.u32 [%rd136], %r1363;
mul.wide.u32 %rd931, %r306, 4;
add.s64 %rd137, %rd921, %rd931;
st.shared.u32 [%rd137], %r1362;
mul.wide.u32 %rd932, %r307, 4;
add.s64 %rd138, %rd921, %rd932;
st.shared.u32 [%rd138], %r1361;
mul.wide.u32 %rd933, %r308, 4;
add.s64 %rd139, %rd921, %rd933;
st.shared.u32 [%rd139], %r1360;
mul.wide.u32 %rd934, %r309, 4;
add.s64 %rd140, %rd921, %rd934;
st.shared.u32 [%rd140], %r1359;
mul.wide.u32 %rd935, %r310, 4;
add.s64 %rd141, %rd921, %rd935;
st.shared.u32 [%rd141], %r1358;
bar.sync 0;
ld.param.u32 %r1298, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r1297, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE18PtxDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
mul.wide.s32 %rd936, %r10, 4;
add.s64 %rd938, %rd793, %rd936;
ld.shared.u32 %r313, [%rd938+136];
add.s32 %r314, %r10, 128;
ld.shared.u32 %r315, [%rd938+648];
ld.shared.u32 %r316, [%rd938+1160];
ld.shared.u32 %r317, [%rd938+1672];
ld.shared.u32 %r318, [%rd938+2184];
ld.shared.u32 %r319, [%rd938+2696];
ld.shared.u32 %r320, [%rd938+3208];
ld.shared.u32 %r321, [%rd938+3720];
ld.shared.u32 %r322, [%rd938+4232];
ld.shared.u32 %r323, [%rd938+4744];
ld.shared.u32 %r324, [%rd938+5256];
ld.shared.u32 %r325, [%rd938+5768];
ld.shared.u32 %r326, [%rd938+6280];
ld.shared.u32 %r327, [%rd938+6792];
ld.shared.u32 %r328, [%rd938+7304];

	bfe.u32 %r1089, %r313, %r1297, %r1298;

	mul.wide.u32 %rd939, %r1089, 4;
add.s64 %rd940, %rd793, %rd939;
ld.shared.u32 %r329, [%rd940];

	bfe.u32 %r1093, %r315, %r1297, %r1298;

	mul.wide.u32 %rd941, %r1093, 4;
add.s64 %rd942, %rd793, %rd941;
ld.shared.u32 %r330, [%rd942];

	bfe.u32 %r1097, %r316, %r1297, %r1298;

	mul.wide.u32 %rd943, %r1097, 4;
add.s64 %rd944, %rd793, %rd943;
ld.shared.u32 %r331, [%rd944];

	bfe.u32 %r1101, %r317, %r1297, %r1298;

	mul.wide.u32 %rd945, %r1101, 4;
add.s64 %rd946, %rd793, %rd945;
ld.shared.u32 %r332, [%rd946];

	bfe.u32 %r1105, %r318, %r1297, %r1298;

	mul.wide.u32 %rd947, %r1105, 4;
add.s64 %rd948, %rd793, %rd947;
ld.shared.u32 %r333, [%rd948];

	bfe.u32 %r1109, %r319, %r1297, %r1298;

	mul.wide.u32 %rd949, %r1109, 4;
add.s64 %rd950, %rd793, %rd949;
ld.shared.u32 %r334, [%rd950];

	bfe.u32 %r1113, %r320, %r1297, %r1298;

	mul.wide.u32 %rd951, %r1113, 4;
add.s64 %rd952, %rd793, %rd951;
ld.shared.u32 %r335, [%rd952];

	bfe.u32 %r1117, %r321, %r1297, %r1298;

	mul.wide.u32 %rd953, %r1117, 4;
add.s64 %rd954, %rd793, %rd953;
ld.shared.u32 %r336, [%rd954];

	bfe.u32 %r1121, %r322, %r1297, %r1298;

	mul.wide.u32 %rd955, %r1121, 4;
add.s64 %rd956, %rd793, %rd955;
ld.shared.u32 %r337, [%rd956];

	bfe.u32 %r1125, %r323, %r1297, %r1298;

	mul.wide.u32 %rd957, %r1125, 4;
add.s64 %rd958, %rd793, %rd957;
ld.shared.u32 %r338, [%rd958];

	bfe.u32 %r1129, %r324, %r1297, %r1298;

	mul.wide.u32 %rd959, %r1129, 4;
add.s64 %rd960, %rd793, %rd959;
ld.shared.u32 %r339, [%rd960];

	bfe.u32 %r1133, %r325, %r1297, %r1298;

	mul.wide.u32 %rd961, %r1133, 4;
add.s64 %rd962, %rd793, %rd961;
ld.shared.u32 %r340, [%rd962];

	bfe.u32 %r1137, %r326, %r1297, %r1298;

	mul.wide.u32 %rd963, %r1137, 4;
add.s64 %rd964, %rd793, %rd963;
ld.shared.u32 %r341, [%rd964];

	bfe.u32 %r1141, %r327, %r1297, %r1298;

	mul.wide.u32 %rd965, %r1141, 4;
add.s64 %rd966, %rd793, %rd965;
ld.shared.u32 %r342, [%rd966];

	bfe.u32 %r1145, %r328, %r1297, %r1298;

	mul.wide.u32 %rd967, %r1145, 4;
add.s64 %rd968, %rd793, %rd967;
ld.shared.u32 %r343, [%rd968];
setp.ge.s32	%p109, %r10, %r247;
@%p109 bra BB46_183;

xor.b32 %r1150, %r313, -2147483648;
add.s32 %r1152, %r10, %r329;
mul.wide.s32 %rd970, %r1152, 4;
add.s64 %rd971, %rd2, %rd970;
st.global.u32 [%rd971], %r1150;

BB46_183:
setp.ge.s32	%p110, %r314, %r247;
@%p110 bra BB46_185;

xor.b32 %r1153, %r315, -2147483648;
add.s32 %r1154, %r314, %r330;
mul.wide.s32 %rd973, %r1154, 4;
add.s64 %rd974, %rd2, %rd973;
st.global.u32 [%rd974], %r1153;

BB46_185:
add.s32 %r1155, %r314, 128;
setp.ge.s32	%p111, %r1155, %r247;
@%p111 bra BB46_187;

xor.b32 %r1156, %r316, -2147483648;
add.s32 %r1157, %r314, %r331;
add.s32 %r1158, %r1157, 128;
mul.wide.s32 %rd976, %r1158, 4;
add.s64 %rd977, %rd2, %rd976;
st.global.u32 [%rd977], %r1156;

BB46_187:
add.s32 %r1159, %r314, 256;
setp.ge.s32	%p112, %r1159, %r247;
@%p112 bra BB46_189;

xor.b32 %r1160, %r317, -2147483648;
add.s32 %r1161, %r314, %r332;
add.s32 %r1162, %r1161, 256;
mul.wide.s32 %rd979, %r1162, 4;
add.s64 %rd980, %rd2, %rd979;
st.global.u32 [%rd980], %r1160;

BB46_189:
add.s32 %r1163, %r314, 384;
setp.ge.s32	%p113, %r1163, %r247;
@%p113 bra BB46_191;

xor.b32 %r1164, %r318, -2147483648;
add.s32 %r1165, %r314, %r333;
add.s32 %r1166, %r1165, 384;
mul.wide.s32 %rd982, %r1166, 4;
add.s64 %rd983, %rd2, %rd982;
st.global.u32 [%rd983], %r1164;

BB46_191:
add.s32 %r1167, %r314, 512;
setp.ge.s32	%p114, %r1167, %r247;
@%p114 bra BB46_193;

xor.b32 %r1168, %r319, -2147483648;
add.s32 %r1169, %r314, %r334;
add.s32 %r1170, %r1169, 512;
mul.wide.s32 %rd985, %r1170, 4;
add.s64 %rd986, %rd2, %rd985;
st.global.u32 [%rd986], %r1168;

BB46_193:
add.s32 %r1171, %r314, 640;
setp.ge.s32	%p115, %r1171, %r247;
@%p115 bra BB46_195;

xor.b32 %r1172, %r320, -2147483648;
add.s32 %r1173, %r314, %r335;
add.s32 %r1174, %r1173, 640;
mul.wide.s32 %rd988, %r1174, 4;
add.s64 %rd989, %rd2, %rd988;
st.global.u32 [%rd989], %r1172;

BB46_195:
add.s32 %r1175, %r314, 768;
setp.ge.s32	%p116, %r1175, %r247;
@%p116 bra BB46_197;

xor.b32 %r1176, %r321, -2147483648;
add.s32 %r1177, %r314, %r336;
add.s32 %r1178, %r1177, 768;
mul.wide.s32 %rd991, %r1178, 4;
add.s64 %rd992, %rd2, %rd991;
st.global.u32 [%rd992], %r1176;

BB46_197:
add.s32 %r1179, %r314, 896;
setp.ge.s32	%p117, %r1179, %r247;
@%p117 bra BB46_199;

xor.b32 %r1180, %r322, -2147483648;
add.s32 %r1181, %r314, %r337;
add.s32 %r1182, %r1181, 896;
mul.wide.s32 %rd994, %r1182, 4;
add.s64 %rd995, %rd2, %rd994;
st.global.u32 [%rd995], %r1180;

BB46_199:
add.s32 %r1183, %r314, 1024;
setp.ge.s32	%p118, %r1183, %r247;
@%p118 bra BB46_201;

xor.b32 %r1184, %r323, -2147483648;
add.s32 %r1185, %r314, %r338;
add.s32 %r1186, %r1185, 1024;
mul.wide.s32 %rd997, %r1186, 4;
add.s64 %rd998, %rd2, %rd997;
st.global.u32 [%rd998], %r1184;

BB46_201:
add.s32 %r1187, %r314, 1152;
setp.ge.s32	%p119, %r1187, %r247;
@%p119 bra BB46_203;

xor.b32 %r1188, %r324, -2147483648;
add.s32 %r1189, %r314, %r339;
add.s32 %r1190, %r1189, 1152;
mul.wide.s32 %rd1000, %r1190, 4;
add.s64 %rd1001, %rd2, %rd1000;
st.global.u32 [%rd1001], %r1188;

BB46_203:
add.s32 %r1191, %r314, 1280;
setp.ge.s32	%p120, %r1191, %r247;
@%p120 bra BB46_205;

xor.b32 %r1192, %r325, -2147483648;
add.s32 %r1193, %r314, %r340;
add.s32 %r1194, %r1193, 1280;
mul.wide.s32 %rd1003, %r1194, 4;
add.s64 %rd1004, %rd2, %rd1003;
st.global.u32 [%rd1004], %r1192;

BB46_205:
add.s32 %r1195, %r314, 1408;
setp.ge.s32	%p121, %r1195, %r247;
@%p121 bra BB46_207;

xor.b32 %r1196, %r326, -2147483648;
add.s32 %r1197, %r314, %r341;
add.s32 %r1198, %r1197, 1408;
mul.wide.s32 %rd1006, %r1198, 4;
add.s64 %rd1007, %rd2, %rd1006;
st.global.u32 [%rd1007], %r1196;

BB46_207:
add.s32 %r1199, %r314, 1536;
setp.ge.s32	%p122, %r1199, %r247;
@%p122 bra BB46_209;

xor.b32 %r1200, %r327, -2147483648;
add.s32 %r1201, %r314, %r342;
add.s32 %r1202, %r1201, 1536;
mul.wide.s32 %rd1009, %r1202, 4;
add.s64 %rd1010, %rd2, %rd1009;
st.global.u32 [%rd1010], %r1200;

BB46_209:
add.s32 %r1203, %r314, 1664;
setp.ge.s32	%p123, %r1203, %r247;
@%p123 bra BB46_211;

xor.b32 %r1204, %r328, -2147483648;
add.s32 %r1205, %r314, %r343;
add.s32 %r1206, %r1205, 1664;
mul.wide.s32 %rd1012, %r1206, 4;
add.s64 %rd1013, %rd2, %rd1012;
st.global.u32 [%rd1013], %r1204;

BB46_211:
setp.gt.s32	%p5, %r248, 0;
bar.sync 0;
@!%p5 bra BB46_213;
bra.uni BB46_212;

BB46_212:
mul.lo.s32 %r1299, %r10, 15;
cvt.s64.s32	%rd1015, %r1299;
add.s64 %rd1016, %rd1015, %rd99;
shl.b64 %rd1017, %rd1016, 2;
add.s64 %rd1014, %rd144, %rd1017;

	ld.global.nc.u32 %r1374, [%rd1014];


BB46_213:
@%p88 bra BB46_215;

mad.lo.s32 %r1212, %r10, 15, 1;
cvt.s64.s32	%rd1019, %r1212;
add.s64 %rd1020, %rd1019, %rd99;
shl.b64 %rd1021, %rd1020, 2;
add.s64 %rd1018, %rd144, %rd1021;

	ld.global.nc.u32 %r1375, [%rd1018];


BB46_215:
@%p89 bra BB46_217;

mad.lo.s32 %r1215, %r10, 15, 2;
cvt.s64.s32	%rd1023, %r1215;
add.s64 %rd1024, %rd1023, %rd99;
shl.b64 %rd1025, %rd1024, 2;
add.s64 %rd1022, %rd144, %rd1025;

	ld.global.nc.u32 %r1376, [%rd1022];


BB46_217:
@%p90 bra BB46_219;

mad.lo.s32 %r1218, %r10, 15, 3;
cvt.s64.s32	%rd1027, %r1218;
add.s64 %rd1028, %rd1027, %rd99;
shl.b64 %rd1029, %rd1028, 2;
add.s64 %rd1026, %rd144, %rd1029;

	ld.global.nc.u32 %r1377, [%rd1026];


BB46_219:
@%p91 bra BB46_221;

mad.lo.s32 %r1221, %r10, 15, 4;
cvt.s64.s32	%rd1031, %r1221;
add.s64 %rd1032, %rd1031, %rd99;
shl.b64 %rd1033, %rd1032, 2;
add.s64 %rd1030, %rd144, %rd1033;

	ld.global.nc.u32 %r1378, [%rd1030];


BB46_221:
@%p92 bra BB46_223;

mad.lo.s32 %r1224, %r10, 15, 5;
cvt.s64.s32	%rd1035, %r1224;
add.s64 %rd1036, %rd1035, %rd99;
shl.b64 %rd1037, %rd1036, 2;
add.s64 %rd1034, %rd144, %rd1037;

	ld.global.nc.u32 %r1379, [%rd1034];


BB46_223:
@%p93 bra BB46_225;

mad.lo.s32 %r1227, %r10, 15, 6;
cvt.s64.s32	%rd1039, %r1227;
add.s64 %rd1040, %rd1039, %rd99;
shl.b64 %rd1041, %rd1040, 2;
add.s64 %rd1038, %rd144, %rd1041;

	ld.global.nc.u32 %r1380, [%rd1038];


BB46_225:
@%p94 bra BB46_227;

mad.lo.s32 %r1230, %r10, 15, 7;
cvt.s64.s32	%rd1043, %r1230;
add.s64 %rd1044, %rd1043, %rd99;
shl.b64 %rd1045, %rd1044, 2;
add.s64 %rd1042, %rd144, %rd1045;

	ld.global.nc.u32 %r1381, [%rd1042];


BB46_227:
@%p95 bra BB46_229;

mad.lo.s32 %r1233, %r10, 15, 8;
cvt.s64.s32	%rd1047, %r1233;
add.s64 %rd1048, %rd1047, %rd99;
shl.b64 %rd1049, %rd1048, 2;
add.s64 %rd1046, %rd144, %rd1049;

	ld.global.nc.u32 %r1382, [%rd1046];


BB46_229:
@%p96 bra BB46_231;

mad.lo.s32 %r1236, %r10, 15, 9;
cvt.s64.s32	%rd1051, %r1236;
add.s64 %rd1052, %rd1051, %rd99;
shl.b64 %rd1053, %rd1052, 2;
add.s64 %rd1050, %rd144, %rd1053;

	ld.global.nc.u32 %r1383, [%rd1050];


BB46_231:
@%p97 bra BB46_233;

mad.lo.s32 %r1239, %r10, 15, 10;
cvt.s64.s32	%rd1055, %r1239;
add.s64 %rd1056, %rd1055, %rd99;
shl.b64 %rd1057, %rd1056, 2;
add.s64 %rd1054, %rd144, %rd1057;

	ld.global.nc.u32 %r1384, [%rd1054];


BB46_233:
@%p98 bra BB46_235;

mad.lo.s32 %r1242, %r10, 15, 11;
cvt.s64.s32	%rd1059, %r1242;
add.s64 %rd1060, %rd1059, %rd99;
shl.b64 %rd1061, %rd1060, 2;
add.s64 %rd1058, %rd144, %rd1061;

	ld.global.nc.u32 %r1385, [%rd1058];


BB46_235:
@%p99 bra BB46_237;

mad.lo.s32 %r1245, %r10, 15, 12;
cvt.s64.s32	%rd1063, %r1245;
add.s64 %rd1064, %rd1063, %rd99;
shl.b64 %rd1065, %rd1064, 2;
add.s64 %rd1062, %rd144, %rd1065;

	ld.global.nc.u32 %r1386, [%rd1062];


BB46_237:
@%p100 bra BB46_239;

mad.lo.s32 %r1248, %r10, 15, 13;
cvt.s64.s32	%rd1067, %r1248;
add.s64 %rd1068, %rd1067, %rd99;
shl.b64 %rd1069, %rd1068, 2;
add.s64 %rd1066, %rd144, %rd1069;

	ld.global.nc.u32 %r1387, [%rd1066];


BB46_239:
@%p101 bra BB46_241;

mad.lo.s32 %r1251, %r10, 15, 14;
cvt.s64.s32	%rd1071, %r1251;
add.s64 %rd1072, %rd1071, %rd99;
shl.b64 %rd1073, %rd1072, 2;
add.s64 %rd1070, %rd144, %rd1073;

	ld.global.nc.u32 %r1388, [%rd1070];


BB46_241:
setp.lt.s32	%p6, %r10, %r247;
bar.sync 0;
st.shared.u32 [%rd127], %r1374;
st.shared.u32 [%rd128], %r1375;
st.shared.u32 [%rd129], %r1376;
st.shared.u32 [%rd130], %r1377;
st.shared.u32 [%rd131], %r1378;
st.shared.u32 [%rd132], %r1379;
st.shared.u32 [%rd133], %r1380;
st.shared.u32 [%rd134], %r1381;
st.shared.u32 [%rd135], %r1382;
st.shared.u32 [%rd136], %r1383;
st.shared.u32 [%rd137], %r1384;
st.shared.u32 [%rd138], %r1385;
st.shared.u32 [%rd139], %r1386;
st.shared.u32 [%rd140], %r1387;
st.shared.u32 [%rd141], %r1388;
bar.sync 0;
ld.shared.u32 %r375, [%rd938+648];
ld.shared.u32 %r376, [%rd938+1160];
ld.shared.u32 %r377, [%rd938+1672];
ld.shared.u32 %r378, [%rd938+2184];
ld.shared.u32 %r379, [%rd938+2696];
ld.shared.u32 %r380, [%rd938+3208];
ld.shared.u32 %r381, [%rd938+3720];
ld.shared.u32 %r382, [%rd938+4232];
ld.shared.u32 %r383, [%rd938+4744];
ld.shared.u32 %r384, [%rd938+5256];
ld.shared.u32 %r385, [%rd938+5768];
ld.shared.u32 %r386, [%rd938+6280];
ld.shared.u32 %r387, [%rd938+6792];
ld.shared.u32 %r388, [%rd938+7304];
@!%p6 bra BB46_243;
bra.uni BB46_242;

BB46_242:
ld.shared.u32 %r1253, [%rd938+136];
add.s32 %r1254, %r10, %r329;
mul.wide.s32 %rd1081, %r1254, 4;
add.s64 %rd1082, %rd1, %rd1081;
st.global.u32 [%rd1082], %r1253;

BB46_243:
@%p110 bra BB46_245;

add.s32 %r1255, %r314, %r330;
mul.wide.s32 %rd1084, %r1255, 4;
add.s64 %rd1085, %rd1, %rd1084;
st.global.u32 [%rd1085], %r375;

BB46_245:
@%p111 bra BB46_247;

add.s32 %r1257, %r314, %r331;
add.s32 %r1258, %r1257, 128;
mul.wide.s32 %rd1087, %r1258, 4;
add.s64 %rd1088, %rd1, %rd1087;
st.global.u32 [%rd1088], %r376;

BB46_247:
@%p112 bra BB46_249;

add.s32 %r1260, %r314, %r332;
add.s32 %r1261, %r1260, 256;
mul.wide.s32 %rd1090, %r1261, 4;
add.s64 %rd1091, %rd1, %rd1090;
st.global.u32 [%rd1091], %r377;

BB46_249:
@%p113 bra BB46_251;

add.s32 %r1263, %r314, %r333;
add.s32 %r1264, %r1263, 384;
mul.wide.s32 %rd1093, %r1264, 4;
add.s64 %rd1094, %rd1, %rd1093;
st.global.u32 [%rd1094], %r378;

BB46_251:
@%p114 bra BB46_253;

add.s32 %r1266, %r314, %r334;
add.s32 %r1267, %r1266, 512;
mul.wide.s32 %rd1096, %r1267, 4;
add.s64 %rd1097, %rd1, %rd1096;
st.global.u32 [%rd1097], %r379;

BB46_253:
@%p115 bra BB46_255;

add.s32 %r1269, %r314, %r335;
add.s32 %r1270, %r1269, 640;
mul.wide.s32 %rd1099, %r1270, 4;
add.s64 %rd1100, %rd1, %rd1099;
st.global.u32 [%rd1100], %r380;

BB46_255:
@%p116 bra BB46_257;

add.s32 %r1272, %r314, %r336;
add.s32 %r1273, %r1272, 768;
mul.wide.s32 %rd1102, %r1273, 4;
add.s64 %rd1103, %rd1, %rd1102;
st.global.u32 [%rd1103], %r381;

BB46_257:
@%p117 bra BB46_259;

add.s32 %r1275, %r314, %r337;
add.s32 %r1276, %r1275, 896;
mul.wide.s32 %rd1105, %r1276, 4;
add.s64 %rd1106, %rd1, %rd1105;
st.global.u32 [%rd1106], %r382;

BB46_259:
@%p118 bra BB46_261;

add.s32 %r1278, %r314, %r338;
add.s32 %r1279, %r1278, 1024;
mul.wide.s32 %rd1108, %r1279, 4;
add.s64 %rd1109, %rd1, %rd1108;
st.global.u32 [%rd1109], %r383;

BB46_261:
@%p119 bra BB46_263;

add.s32 %r1281, %r314, %r339;
add.s32 %r1282, %r1281, 1152;
mul.wide.s32 %rd1111, %r1282, 4;
add.s64 %rd1112, %rd1, %rd1111;
st.global.u32 [%rd1112], %r384;

BB46_263:
@%p120 bra BB46_265;

add.s32 %r1284, %r314, %r340;
add.s32 %r1285, %r1284, 1280;
mul.wide.s32 %rd1114, %r1285, 4;
add.s64 %rd1115, %rd1, %rd1114;
st.global.u32 [%rd1115], %r385;

BB46_265:
@%p121 bra BB46_267;

add.s32 %r1287, %r314, %r341;
add.s32 %r1288, %r1287, 1408;
mul.wide.s32 %rd1117, %r1288, 4;
add.s64 %rd1118, %rd1, %rd1117;
st.global.u32 [%rd1118], %r386;

BB46_267:
@%p122 bra BB46_269;

add.s32 %r1290, %r314, %r342;
add.s32 %r1291, %r1290, 1536;
mul.wide.s32 %rd1120, %r1291, 4;
add.s64 %rd1121, %rd1, %rd1120;
st.global.u32 [%rd1121], %r387;

BB46_269:
@%p123 bra BB46_271;

add.s32 %r1293, %r314, %r343;
add.s32 %r1294, %r1293, 1664;
mul.wide.s32 %rd1123, %r1294, 4;
add.s64 %rd1124, %rd1, %rd1123;
st.global.u32 [%rd1124], %r388;

BB46_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<152>;
.reg .b16 %rs<3>;
.reg .b32 %r<1389>;
.reg .b64 %rd<1101>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage[7752];

ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd138, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r389, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r390, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r391, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r400, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r399, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r397, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r396, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r395, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r394, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r392, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r393, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd137;
cvta.to.global.u64 %rd2, %rd135;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r393;
@%p7 bra BB47_3;
bra.uni BB47_1;

BB47_3:
mul.lo.s32 %r1342, %r1, %r394;
add.s32 %r1302, %r1342, %r394;
bra.uni BB47_4;

BB47_1:
mov.u32 %r1302, %r400;
mov.u32 %r1342, %r399;
setp.ge.s32	%p8, %r1, %r392;
@%p8 bra BB47_4;

mad.lo.s32 %r1342, %r1, %r395, %r396;
add.s32 %r401, %r1342, %r395;
min.s32 %r1302, %r401, %r397;

BB47_4:
mov.u32 %r9, %r1342;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 15;
@%p9 bra BB47_6;

cvta.to.global.u64 %rd139, %rd138;
mov.u32 %r405, %nctaid.x;
mul.lo.s32 %r406, %r405, %r10;
mul.wide.u32 %rd140, %r406, 4;
add.s64 %rd141, %rd139, %rd140;
ld.global.u32 %r407, [%rd141];
setp.eq.s32	%p10, %r407, 0;
setp.eq.s32	%p11, %r407, %r389;
or.pred %p12, %p10, %p11;
selp.u32	%r404, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r404, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r403, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r403, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+68], %rs1;
add.s32 %r408, %r406, %r1;
mul.wide.u32 %rd142, %r408, 4;
add.s64 %rd143, %rd139, %rd142;
ld.global.u32 %r1343, [%rd143];

BB47_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+68];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 1920;
@%p14 bra BB47_135;

setp.gt.s32	%p15, %r13, %r1302;
mov.u32 %r1339, %r9;
@%p15 bra BB47_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r409, %r10, 128;
cvt.s64.s32	%rd4, %r409;
add.s32 %r410, %r10, 256;
cvt.s64.s32	%rd5, %r410;
add.s32 %r411, %r10, 384;
cvt.s64.s32	%rd6, %r411;
add.s32 %r412, %r10, 512;
cvt.s64.s32	%rd7, %r412;
add.s32 %r413, %r10, 640;
cvt.s64.s32	%rd8, %r413;
add.s32 %r414, %r10, 768;
cvt.s64.s32	%rd9, %r414;
add.s32 %r415, %r10, 896;
cvt.s64.s32	%rd10, %r415;
add.s32 %r416, %r10, 1024;
cvt.s64.s32	%rd11, %r416;
add.s32 %r417, %r10, 1152;
cvt.s64.s32	%rd12, %r417;
add.s32 %r418, %r10, 1280;
cvt.s64.s32	%rd13, %r418;
add.s32 %r419, %r10, 1408;
cvt.s64.s32	%rd14, %r419;
add.s32 %r420, %r10, 1536;
cvt.s64.s32	%rd15, %r420;
add.s32 %r421, %r10, 1664;
cvt.s64.s32	%rd16, %r421;
add.s32 %r422, %r10, 1792;
cvt.s64.s32	%rd17, %r422;
mov.u32 %r1340, %r9;
mov.u32 %r1341, %r13;

BB47_9:
mov.u32 %r1327, %r1341;
mov.u32 %r15, %r1340;
mov.u32 %r1340, %r1327;
cvt.s64.s32	%rd159, %r15;
add.s64 %rd18, %rd3, %rd159;
shl.b64 %rd160, %rd18, 2;
add.s64 %rd144, %rd134, %rd160;

	ld.global.nc.u32 %r423, [%rd144];

	add.s64 %rd161, %rd4, %rd159;
shl.b64 %rd162, %rd161, 2;
add.s64 %rd145, %rd134, %rd162;

	ld.global.nc.u32 %r424, [%rd145];

	add.s64 %rd163, %rd5, %rd159;
shl.b64 %rd164, %rd163, 2;
add.s64 %rd146, %rd134, %rd164;

	ld.global.nc.u32 %r425, [%rd146];

	add.s64 %rd165, %rd6, %rd159;
shl.b64 %rd166, %rd165, 2;
add.s64 %rd147, %rd134, %rd166;

	ld.global.nc.u32 %r426, [%rd147];

	add.s64 %rd167, %rd7, %rd159;
shl.b64 %rd168, %rd167, 2;
add.s64 %rd148, %rd134, %rd168;

	ld.global.nc.u32 %r427, [%rd148];

	add.s64 %rd169, %rd8, %rd159;
shl.b64 %rd170, %rd169, 2;
add.s64 %rd149, %rd134, %rd170;

	ld.global.nc.u32 %r428, [%rd149];

	add.s64 %rd171, %rd9, %rd159;
shl.b64 %rd172, %rd171, 2;
add.s64 %rd150, %rd134, %rd172;

	ld.global.nc.u32 %r429, [%rd150];

	add.s64 %rd173, %rd10, %rd159;
shl.b64 %rd174, %rd173, 2;
add.s64 %rd151, %rd134, %rd174;

	ld.global.nc.u32 %r430, [%rd151];

	add.s64 %rd175, %rd11, %rd159;
shl.b64 %rd176, %rd175, 2;
add.s64 %rd152, %rd134, %rd176;

	ld.global.nc.u32 %r431, [%rd152];

	add.s64 %rd177, %rd12, %rd159;
shl.b64 %rd178, %rd177, 2;
add.s64 %rd153, %rd134, %rd178;

	ld.global.nc.u32 %r432, [%rd153];

	add.s64 %rd179, %rd13, %rd159;
shl.b64 %rd180, %rd179, 2;
add.s64 %rd154, %rd134, %rd180;

	ld.global.nc.u32 %r433, [%rd154];

	add.s64 %rd181, %rd14, %rd159;
shl.b64 %rd182, %rd181, 2;
add.s64 %rd155, %rd134, %rd182;

	ld.global.nc.u32 %r434, [%rd155];

	add.s64 %rd183, %rd15, %rd159;
shl.b64 %rd184, %rd183, 2;
add.s64 %rd156, %rd134, %rd184;

	ld.global.nc.u32 %r435, [%rd156];

	add.s64 %rd185, %rd16, %rd159;
shl.b64 %rd186, %rd185, 2;
add.s64 %rd157, %rd134, %rd186;

	ld.global.nc.u32 %r436, [%rd157];

	add.s64 %rd187, %rd17, %rd159;
shl.b64 %rd188, %rd187, 2;
add.s64 %rd158, %rd134, %rd188;

	ld.global.nc.u32 %r437, [%rd158];

	bar.sync 0;
add.s64 %rd190, %rd2, %rd160;
st.global.u32 [%rd190], %r423;
st.global.u32 [%rd190+512], %r424;
st.global.u32 [%rd190+1024], %r425;
st.global.u32 [%rd190+1536], %r426;
st.global.u32 [%rd190+2048], %r427;
st.global.u32 [%rd190+2560], %r428;
st.global.u32 [%rd190+3072], %r429;
st.global.u32 [%rd190+3584], %r430;
st.global.u32 [%rd190+4096], %r431;
st.global.u32 [%rd190+4608], %r432;
st.global.u32 [%rd190+5120], %r433;
st.global.u32 [%rd190+5632], %r434;
st.global.u32 [%rd190+6144], %r435;
st.global.u32 [%rd190+6656], %r436;
st.global.u32 [%rd190+7168], %r437;
add.s32 %r31, %r1340, 1920;
setp.le.s32	%p16, %r31, %r1302;
mov.u32 %r1328, %r1340;
mov.u32 %r1339, %r1328;
mov.u32 %r1341, %r31;
@%p16 bra BB47_9;

BB47_10:
mov.u32 %r32, %r1339;
setp.le.s32	%p17, %r1302, %r32;
@%p17 bra BB47_71;

sub.s32 %r33, %r1302, %r32;
cvt.s64.s32	%rd19, %r32;
sub.s32 %r34, %r33, %r10;
setp.lt.s32	%p18, %r34, 1;
@%p18 bra BB47_13;

cvt.s64.s32	%rd192, %r10;
add.s64 %rd193, %rd192, %rd19;
shl.b64 %rd194, %rd193, 2;
add.s64 %rd191, %rd134, %rd194;

	ld.global.nc.u32 %r1303, [%rd191];


BB47_13:
setp.lt.s32	%p19, %r34, 129;
@%p19 bra BB47_15;

add.s32 %r443, %r10, 128;
cvt.s64.s32	%rd196, %r443;
add.s64 %rd197, %rd196, %rd19;
shl.b64 %rd198, %rd197, 2;
add.s64 %rd195, %rd134, %rd198;

	ld.global.nc.u32 %r1304, [%rd195];


BB47_15:
setp.lt.s32	%p20, %r34, 257;
@%p20 bra BB47_17;

add.s32 %r446, %r10, 256;
cvt.s64.s32	%rd200, %r446;
add.s64 %rd201, %rd200, %rd19;
shl.b64 %rd202, %rd201, 2;
add.s64 %rd199, %rd134, %rd202;

	ld.global.nc.u32 %r1305, [%rd199];


BB47_17:
setp.lt.s32	%p21, %r34, 385;
@%p21 bra BB47_19;

add.s32 %r449, %r10, 384;
cvt.s64.s32	%rd204, %r449;
add.s64 %rd205, %rd204, %rd19;
shl.b64 %rd206, %rd205, 2;
add.s64 %rd203, %rd134, %rd206;

	ld.global.nc.u32 %r1306, [%rd203];


BB47_19:
setp.lt.s32	%p22, %r34, 513;
@%p22 bra BB47_21;

add.s32 %r452, %r10, 512;
cvt.s64.s32	%rd208, %r452;
add.s64 %rd209, %rd208, %rd19;
shl.b64 %rd210, %rd209, 2;
add.s64 %rd207, %rd134, %rd210;

	ld.global.nc.u32 %r1307, [%rd207];


BB47_21:
setp.lt.s32	%p23, %r34, 641;
@%p23 bra BB47_23;

add.s32 %r455, %r10, 640;
cvt.s64.s32	%rd212, %r455;
add.s64 %rd213, %rd212, %rd19;
shl.b64 %rd214, %rd213, 2;
add.s64 %rd211, %rd134, %rd214;

	ld.global.nc.u32 %r1308, [%rd211];


BB47_23:
setp.lt.s32	%p24, %r34, 769;
@%p24 bra BB47_25;

add.s32 %r458, %r10, 768;
cvt.s64.s32	%rd216, %r458;
add.s64 %rd217, %rd216, %rd19;
shl.b64 %rd218, %rd217, 2;
add.s64 %rd215, %rd134, %rd218;

	ld.global.nc.u32 %r1309, [%rd215];


BB47_25:
setp.lt.s32	%p25, %r34, 897;
@%p25 bra BB47_27;

add.s32 %r461, %r10, 896;
cvt.s64.s32	%rd220, %r461;
add.s64 %rd221, %rd220, %rd19;
shl.b64 %rd222, %rd221, 2;
add.s64 %rd219, %rd134, %rd222;

	ld.global.nc.u32 %r1310, [%rd219];


BB47_27:
setp.lt.s32	%p26, %r34, 1025;
@%p26 bra BB47_29;

add.s32 %r464, %r10, 1024;
cvt.s64.s32	%rd224, %r464;
add.s64 %rd225, %rd224, %rd19;
shl.b64 %rd226, %rd225, 2;
add.s64 %rd223, %rd134, %rd226;

	ld.global.nc.u32 %r1311, [%rd223];


BB47_29:
setp.lt.s32	%p27, %r34, 1153;
@%p27 bra BB47_31;

add.s32 %r467, %r10, 1152;
cvt.s64.s32	%rd228, %r467;
add.s64 %rd229, %rd228, %rd19;
shl.b64 %rd230, %rd229, 2;
add.s64 %rd227, %rd134, %rd230;

	ld.global.nc.u32 %r1312, [%rd227];


BB47_31:
setp.lt.s32	%p28, %r34, 1281;
@%p28 bra BB47_33;

add.s32 %r470, %r10, 1280;
cvt.s64.s32	%rd232, %r470;
add.s64 %rd233, %rd232, %rd19;
shl.b64 %rd234, %rd233, 2;
add.s64 %rd231, %rd134, %rd234;

	ld.global.nc.u32 %r1313, [%rd231];


BB47_33:
setp.lt.s32	%p29, %r34, 1409;
@%p29 bra BB47_35;

add.s32 %r473, %r10, 1408;
cvt.s64.s32	%rd236, %r473;
add.s64 %rd237, %rd236, %rd19;
shl.b64 %rd238, %rd237, 2;
add.s64 %rd235, %rd134, %rd238;

	ld.global.nc.u32 %r1314, [%rd235];


BB47_35:
setp.lt.s32	%p30, %r34, 1537;
@%p30 bra BB47_37;

add.s32 %r476, %r10, 1536;
cvt.s64.s32	%rd240, %r476;
add.s64 %rd241, %rd240, %rd19;
shl.b64 %rd242, %rd241, 2;
add.s64 %rd239, %rd134, %rd242;

	ld.global.nc.u32 %r1315, [%rd239];


BB47_37:
setp.lt.s32	%p31, %r34, 1665;
@%p31 bra BB47_39;

add.s32 %r479, %r10, 1664;
cvt.s64.s32	%rd244, %r479;
add.s64 %rd245, %rd244, %rd19;
shl.b64 %rd246, %rd245, 2;
add.s64 %rd243, %rd134, %rd246;

	ld.global.nc.u32 %r1316, [%rd243];


BB47_39:
setp.lt.s32	%p32, %r34, 1793;
@%p32 bra BB47_41;

add.s32 %r482, %r10, 1792;
cvt.s64.s32	%rd248, %r482;
add.s64 %rd249, %rd248, %rd19;
shl.b64 %rd250, %rd249, 2;
add.s64 %rd247, %rd134, %rd250;

	ld.global.nc.u32 %r1317, [%rd247];


BB47_41:
bar.sync 0;
cvt.s64.s32	%rd251, %r10;
add.s64 %rd252, %rd251, %rd19;
shl.b64 %rd253, %rd252, 2;
add.s64 %rd20, %rd2, %rd253;
setp.le.s32	%p33, %r33, %r10;
@%p33 bra BB47_43;

st.global.u32 [%rd20], %r1303;

BB47_43:
add.s32 %r483, %r10, 128;
setp.ge.s32	%p34, %r483, %r33;
@%p34 bra BB47_45;

st.global.u32 [%rd20+512], %r1304;

BB47_45:
add.s32 %r484, %r10, 256;
setp.ge.s32	%p35, %r484, %r33;
@%p35 bra BB47_47;

st.global.u32 [%rd20+1024], %r1305;

BB47_47:
add.s32 %r485, %r10, 384;
setp.ge.s32	%p36, %r485, %r33;
@%p36 bra BB47_49;

st.global.u32 [%rd20+1536], %r1306;

BB47_49:
add.s32 %r486, %r10, 512;
setp.ge.s32	%p37, %r486, %r33;
@%p37 bra BB47_51;

st.global.u32 [%rd20+2048], %r1307;

BB47_51:
add.s32 %r487, %r10, 640;
setp.ge.s32	%p38, %r487, %r33;
@%p38 bra BB47_53;

st.global.u32 [%rd20+2560], %r1308;

BB47_53:
add.s32 %r488, %r10, 768;
setp.ge.s32	%p39, %r488, %r33;
@%p39 bra BB47_55;

st.global.u32 [%rd20+3072], %r1309;

BB47_55:
add.s32 %r489, %r10, 896;
setp.ge.s32	%p40, %r489, %r33;
@%p40 bra BB47_57;

st.global.u32 [%rd20+3584], %r1310;

BB47_57:
add.s32 %r490, %r10, 1024;
setp.ge.s32	%p41, %r490, %r33;
@%p41 bra BB47_59;

st.global.u32 [%rd20+4096], %r1311;

BB47_59:
add.s32 %r491, %r10, 1152;
setp.ge.s32	%p42, %r491, %r33;
@%p42 bra BB47_61;

st.global.u32 [%rd20+4608], %r1312;

BB47_61:
add.s32 %r492, %r10, 1280;
setp.ge.s32	%p43, %r492, %r33;
@%p43 bra BB47_63;

st.global.u32 [%rd20+5120], %r1313;

BB47_63:
add.s32 %r493, %r10, 1408;
setp.ge.s32	%p44, %r493, %r33;
@%p44 bra BB47_65;

st.global.u32 [%rd20+5632], %r1314;

BB47_65:
add.s32 %r494, %r10, 1536;
setp.ge.s32	%p45, %r494, %r33;
@%p45 bra BB47_67;

st.global.u32 [%rd20+6144], %r1315;

BB47_67:
add.s32 %r495, %r10, 1664;
setp.ge.s32	%p46, %r495, %r33;
@%p46 bra BB47_69;

st.global.u32 [%rd20+6656], %r1316;

BB47_69:
add.s32 %r496, %r10, 1792;
setp.ge.s32	%p47, %r496, %r33;
@%p47 bra BB47_71;

st.global.u32 [%rd20+7168], %r1317;

BB47_71:
mov.u32 %r1336, %r9;
@%p15 bra BB47_74;

cvt.s64.s32	%rd21, %r10;
add.s32 %r497, %r10, 128;
cvt.s64.s32	%rd22, %r497;
add.s32 %r498, %r10, 256;
cvt.s64.s32	%rd23, %r498;
add.s32 %r499, %r10, 384;
cvt.s64.s32	%rd24, %r499;
add.s32 %r500, %r10, 512;
cvt.s64.s32	%rd25, %r500;
add.s32 %r501, %r10, 640;
cvt.s64.s32	%rd26, %r501;
add.s32 %r502, %r10, 768;
cvt.s64.s32	%rd27, %r502;
add.s32 %r503, %r10, 896;
cvt.s64.s32	%rd28, %r503;
add.s32 %r504, %r10, 1024;
cvt.s64.s32	%rd29, %r504;
add.s32 %r505, %r10, 1152;
cvt.s64.s32	%rd30, %r505;
add.s32 %r506, %r10, 1280;
cvt.s64.s32	%rd31, %r506;
add.s32 %r507, %r10, 1408;
cvt.s64.s32	%rd32, %r507;
add.s32 %r508, %r10, 1536;
cvt.s64.s32	%rd33, %r508;
add.s32 %r509, %r10, 1664;
cvt.s64.s32	%rd34, %r509;
add.s32 %r510, %r10, 1792;
cvt.s64.s32	%rd35, %r510;
mov.u32 %r1337, %r9;
mov.u32 %r1338, %r13;

BB47_73:
mov.u32 %r1329, %r1338;
mov.u32 %r81, %r1337;
mov.u32 %r1337, %r1329;
cvt.s64.s32	%rd269, %r81;
add.s64 %rd36, %rd21, %rd269;
shl.b64 %rd270, %rd36, 2;
add.s64 %rd254, %rd136, %rd270;

	ld.global.nc.u32 %r511, [%rd254];

	add.s64 %rd271, %rd22, %rd269;
shl.b64 %rd272, %rd271, 2;
add.s64 %rd255, %rd136, %rd272;

	ld.global.nc.u32 %r512, [%rd255];

	add.s64 %rd273, %rd23, %rd269;
shl.b64 %rd274, %rd273, 2;
add.s64 %rd256, %rd136, %rd274;

	ld.global.nc.u32 %r513, [%rd256];

	add.s64 %rd275, %rd24, %rd269;
shl.b64 %rd276, %rd275, 2;
add.s64 %rd257, %rd136, %rd276;

	ld.global.nc.u32 %r514, [%rd257];

	add.s64 %rd277, %rd25, %rd269;
shl.b64 %rd278, %rd277, 2;
add.s64 %rd258, %rd136, %rd278;

	ld.global.nc.u32 %r515, [%rd258];

	add.s64 %rd279, %rd26, %rd269;
shl.b64 %rd280, %rd279, 2;
add.s64 %rd259, %rd136, %rd280;

	ld.global.nc.u32 %r516, [%rd259];

	add.s64 %rd281, %rd27, %rd269;
shl.b64 %rd282, %rd281, 2;
add.s64 %rd260, %rd136, %rd282;

	ld.global.nc.u32 %r517, [%rd260];

	add.s64 %rd283, %rd28, %rd269;
shl.b64 %rd284, %rd283, 2;
add.s64 %rd261, %rd136, %rd284;

	ld.global.nc.u32 %r518, [%rd261];

	add.s64 %rd285, %rd29, %rd269;
shl.b64 %rd286, %rd285, 2;
add.s64 %rd262, %rd136, %rd286;

	ld.global.nc.u32 %r519, [%rd262];

	add.s64 %rd287, %rd30, %rd269;
shl.b64 %rd288, %rd287, 2;
add.s64 %rd263, %rd136, %rd288;

	ld.global.nc.u32 %r520, [%rd263];

	add.s64 %rd289, %rd31, %rd269;
shl.b64 %rd290, %rd289, 2;
add.s64 %rd264, %rd136, %rd290;

	ld.global.nc.u32 %r521, [%rd264];

	add.s64 %rd291, %rd32, %rd269;
shl.b64 %rd292, %rd291, 2;
add.s64 %rd265, %rd136, %rd292;

	ld.global.nc.u32 %r522, [%rd265];

	add.s64 %rd293, %rd33, %rd269;
shl.b64 %rd294, %rd293, 2;
add.s64 %rd266, %rd136, %rd294;

	ld.global.nc.u32 %r523, [%rd266];

	add.s64 %rd295, %rd34, %rd269;
shl.b64 %rd296, %rd295, 2;
add.s64 %rd267, %rd136, %rd296;

	ld.global.nc.u32 %r524, [%rd267];

	add.s64 %rd297, %rd35, %rd269;
shl.b64 %rd298, %rd297, 2;
add.s64 %rd268, %rd136, %rd298;

	ld.global.nc.u32 %r525, [%rd268];

	bar.sync 0;
add.s64 %rd300, %rd1, %rd270;
st.global.u32 [%rd300], %r511;
st.global.u32 [%rd300+512], %r512;
st.global.u32 [%rd300+1024], %r513;
st.global.u32 [%rd300+1536], %r514;
st.global.u32 [%rd300+2048], %r515;
st.global.u32 [%rd300+2560], %r516;
st.global.u32 [%rd300+3072], %r517;
st.global.u32 [%rd300+3584], %r518;
st.global.u32 [%rd300+4096], %r519;
st.global.u32 [%rd300+4608], %r520;
st.global.u32 [%rd300+5120], %r521;
st.global.u32 [%rd300+5632], %r522;
st.global.u32 [%rd300+6144], %r523;
st.global.u32 [%rd300+6656], %r524;
st.global.u32 [%rd300+7168], %r525;
add.s32 %r1338, %r1337, 1920;
setp.le.s32	%p49, %r1338, %r1302;
mov.u32 %r1336, %r1337;
@%p49 bra BB47_73;

BB47_74:
setp.le.s32	%p50, %r1302, %r1336;
@%p50 bra BB47_271;

sub.s32 %r99, %r1302, %r1336;
cvt.s64.s32	%rd37, %r1336;
sub.s32 %r100, %r99, %r10;
setp.lt.s32	%p51, %r100, 1;
@%p51 bra BB47_77;

cvt.s64.s32	%rd302, %r10;
add.s64 %rd303, %rd302, %rd37;
shl.b64 %rd304, %rd303, 2;
add.s64 %rd301, %rd136, %rd304;

	ld.global.nc.u32 %r1303, [%rd301];


BB47_77:
setp.lt.s32	%p52, %r100, 129;
@%p52 bra BB47_79;

add.s32 %r528, %r10, 128;
cvt.s64.s32	%rd306, %r528;
add.s64 %rd307, %rd306, %rd37;
shl.b64 %rd308, %rd307, 2;
add.s64 %rd305, %rd136, %rd308;

	ld.global.nc.u32 %r1304, [%rd305];


BB47_79:
setp.lt.s32	%p53, %r100, 257;
@%p53 bra BB47_81;

add.s32 %r530, %r10, 256;
cvt.s64.s32	%rd310, %r530;
add.s64 %rd311, %rd310, %rd37;
shl.b64 %rd312, %rd311, 2;
add.s64 %rd309, %rd136, %rd312;

	ld.global.nc.u32 %r1305, [%rd309];


BB47_81:
setp.lt.s32	%p54, %r100, 385;
@%p54 bra BB47_83;

add.s32 %r532, %r10, 384;
cvt.s64.s32	%rd314, %r532;
add.s64 %rd315, %rd314, %rd37;
shl.b64 %rd316, %rd315, 2;
add.s64 %rd313, %rd136, %rd316;

	ld.global.nc.u32 %r1306, [%rd313];


BB47_83:
setp.lt.s32	%p55, %r100, 513;
@%p55 bra BB47_85;

add.s32 %r534, %r10, 512;
cvt.s64.s32	%rd318, %r534;
add.s64 %rd319, %rd318, %rd37;
shl.b64 %rd320, %rd319, 2;
add.s64 %rd317, %rd136, %rd320;

	ld.global.nc.u32 %r1307, [%rd317];


BB47_85:
setp.lt.s32	%p56, %r100, 641;
@%p56 bra BB47_87;

add.s32 %r536, %r10, 640;
cvt.s64.s32	%rd322, %r536;
add.s64 %rd323, %rd322, %rd37;
shl.b64 %rd324, %rd323, 2;
add.s64 %rd321, %rd136, %rd324;

	ld.global.nc.u32 %r1308, [%rd321];


BB47_87:
setp.lt.s32	%p57, %r100, 769;
@%p57 bra BB47_89;

add.s32 %r538, %r10, 768;
cvt.s64.s32	%rd326, %r538;
add.s64 %rd327, %rd326, %rd37;
shl.b64 %rd328, %rd327, 2;
add.s64 %rd325, %rd136, %rd328;

	ld.global.nc.u32 %r1309, [%rd325];


BB47_89:
setp.lt.s32	%p58, %r100, 897;
@%p58 bra BB47_91;

add.s32 %r540, %r10, 896;
cvt.s64.s32	%rd330, %r540;
add.s64 %rd331, %rd330, %rd37;
shl.b64 %rd332, %rd331, 2;
add.s64 %rd329, %rd136, %rd332;

	ld.global.nc.u32 %r1310, [%rd329];


BB47_91:
setp.lt.s32	%p59, %r100, 1025;
@%p59 bra BB47_93;

add.s32 %r542, %r10, 1024;
cvt.s64.s32	%rd334, %r542;
add.s64 %rd335, %rd334, %rd37;
shl.b64 %rd336, %rd335, 2;
add.s64 %rd333, %rd136, %rd336;

	ld.global.nc.u32 %r1311, [%rd333];


BB47_93:
setp.lt.s32	%p60, %r100, 1153;
@%p60 bra BB47_95;

add.s32 %r544, %r10, 1152;
cvt.s64.s32	%rd338, %r544;
add.s64 %rd339, %rd338, %rd37;
shl.b64 %rd340, %rd339, 2;
add.s64 %rd337, %rd136, %rd340;

	ld.global.nc.u32 %r1312, [%rd337];


BB47_95:
setp.lt.s32	%p61, %r100, 1281;
@%p61 bra BB47_97;

add.s32 %r546, %r10, 1280;
cvt.s64.s32	%rd342, %r546;
add.s64 %rd343, %rd342, %rd37;
shl.b64 %rd344, %rd343, 2;
add.s64 %rd341, %rd136, %rd344;

	ld.global.nc.u32 %r1313, [%rd341];


BB47_97:
setp.lt.s32	%p62, %r100, 1409;
@%p62 bra BB47_99;

add.s32 %r548, %r10, 1408;
cvt.s64.s32	%rd346, %r548;
add.s64 %rd347, %rd346, %rd37;
shl.b64 %rd348, %rd347, 2;
add.s64 %rd345, %rd136, %rd348;

	ld.global.nc.u32 %r1314, [%rd345];


BB47_99:
setp.lt.s32	%p63, %r100, 1537;
@%p63 bra BB47_101;

add.s32 %r550, %r10, 1536;
cvt.s64.s32	%rd350, %r550;
add.s64 %rd351, %rd350, %rd37;
shl.b64 %rd352, %rd351, 2;
add.s64 %rd349, %rd136, %rd352;

	ld.global.nc.u32 %r1315, [%rd349];


BB47_101:
setp.lt.s32	%p64, %r100, 1665;
@%p64 bra BB47_103;

add.s32 %r552, %r10, 1664;
cvt.s64.s32	%rd354, %r552;
add.s64 %rd355, %rd354, %rd37;
shl.b64 %rd356, %rd355, 2;
add.s64 %rd353, %rd136, %rd356;

	ld.global.nc.u32 %r1316, [%rd353];


BB47_103:
setp.lt.s32	%p65, %r100, 1793;
@%p65 bra BB47_105;

add.s32 %r554, %r10, 1792;
cvt.s64.s32	%rd358, %r554;
add.s64 %rd359, %rd358, %rd37;
shl.b64 %rd360, %rd359, 2;
add.s64 %rd357, %rd136, %rd360;

	ld.global.nc.u32 %r1317, [%rd357];


BB47_105:
bar.sync 0;
cvt.s64.s32	%rd361, %r10;
add.s64 %rd362, %rd361, %rd37;
shl.b64 %rd363, %rd362, 2;
add.s64 %rd38, %rd1, %rd363;
setp.le.s32	%p66, %r99, %r10;
@%p66 bra BB47_107;

st.global.u32 [%rd38], %r1303;

BB47_107:
add.s32 %r555, %r10, 128;
setp.ge.s32	%p67, %r555, %r99;
@%p67 bra BB47_109;

st.global.u32 [%rd38+512], %r1304;

BB47_109:
add.s32 %r556, %r10, 256;
setp.ge.s32	%p68, %r556, %r99;
@%p68 bra BB47_111;

st.global.u32 [%rd38+1024], %r1305;

BB47_111:
add.s32 %r557, %r10, 384;
setp.ge.s32	%p69, %r557, %r99;
@%p69 bra BB47_113;

st.global.u32 [%rd38+1536], %r1306;

BB47_113:
add.s32 %r558, %r10, 512;
setp.ge.s32	%p70, %r558, %r99;
@%p70 bra BB47_115;

st.global.u32 [%rd38+2048], %r1307;

BB47_115:
add.s32 %r559, %r10, 640;
setp.ge.s32	%p71, %r559, %r99;
@%p71 bra BB47_117;

st.global.u32 [%rd38+2560], %r1308;

BB47_117:
add.s32 %r560, %r10, 768;
setp.ge.s32	%p72, %r560, %r99;
@%p72 bra BB47_119;

st.global.u32 [%rd38+3072], %r1309;

BB47_119:
add.s32 %r561, %r10, 896;
setp.ge.s32	%p73, %r561, %r99;
@%p73 bra BB47_121;

st.global.u32 [%rd38+3584], %r1310;

BB47_121:
add.s32 %r562, %r10, 1024;
setp.ge.s32	%p74, %r562, %r99;
@%p74 bra BB47_123;

st.global.u32 [%rd38+4096], %r1311;

BB47_123:
add.s32 %r563, %r10, 1152;
setp.ge.s32	%p75, %r563, %r99;
@%p75 bra BB47_125;

st.global.u32 [%rd38+4608], %r1312;

BB47_125:
add.s32 %r564, %r10, 1280;
setp.ge.s32	%p76, %r564, %r99;
@%p76 bra BB47_127;

st.global.u32 [%rd38+5120], %r1313;

BB47_127:
add.s32 %r565, %r10, 1408;
setp.ge.s32	%p77, %r565, %r99;
@%p77 bra BB47_129;

st.global.u32 [%rd38+5632], %r1314;

BB47_129:
add.s32 %r566, %r10, 1536;
setp.ge.s32	%p78, %r566, %r99;
@%p78 bra BB47_131;

st.global.u32 [%rd38+6144], %r1315;

BB47_131:
add.s32 %r567, %r10, 1664;
setp.ge.s32	%p79, %r567, %r99;
@%p79 bra BB47_133;

st.global.u32 [%rd38+6656], %r1316;

BB47_133:
add.s32 %r568, %r10, 1792;
setp.ge.s32	%p80, %r568, %r99;
@%p80 bra BB47_271;

st.global.u32 [%rd38+7168], %r1317;
bra.uni BB47_271;

BB47_135:
setp.gt.s32	%p81, %r13, %r1302;
mov.u32 %r1333, %r9;
@%p81 bra BB47_144;

shr.s32 %r571, %r10, 31;
shr.u32 %r572, %r571, 27;
add.s32 %r573, %r10, %r572;
shr.s32 %r574, %r573, 5;
mul.wide.s32 %rd364, %r574, 8;
mov.u64 %rd365, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage;
add.s64 %rd366, %rd365, %rd364;
add.s64 %rd39, %rd366, 80;

	mov.u32 %r710, %laneid;

	mov.u32 %r1334, %r9;
mov.u32 %r1335, %r13;

BB47_137:
mov.u32 %r1331, %r1335;
mov.u32 %r132, %r1334;
mov.u32 %r1334, %r1331;
mul.lo.s32 %r590, %r10, 15;
cvt.s64.s32	%rd382, %r590;
cvt.s64.s32	%rd383, %r132;
add.s64 %rd384, %rd382, %rd383;
shl.b64 %rd385, %rd384, 2;
add.s64 %rd367, %rd134, %rd385;

	ld.global.nc.u32 %r575, [%rd367];

	add.s32 %r591, %r590, 1;
cvt.s64.s32	%rd386, %r591;
add.s64 %rd387, %rd386, %rd383;
shl.b64 %rd388, %rd387, 2;
add.s64 %rd368, %rd134, %rd388;

	ld.global.nc.u32 %r576, [%rd368];

	add.s32 %r592, %r590, 2;
cvt.s64.s32	%rd389, %r592;
add.s64 %rd390, %rd389, %rd383;
shl.b64 %rd391, %rd390, 2;
add.s64 %rd369, %rd134, %rd391;

	ld.global.nc.u32 %r577, [%rd369];

	add.s32 %r593, %r590, 3;
cvt.s64.s32	%rd392, %r593;
add.s64 %rd393, %rd392, %rd383;
shl.b64 %rd394, %rd393, 2;
add.s64 %rd370, %rd134, %rd394;

	ld.global.nc.u32 %r578, [%rd370];

	add.s32 %r594, %r590, 4;
cvt.s64.s32	%rd395, %r594;
add.s64 %rd396, %rd395, %rd383;
shl.b64 %rd397, %rd396, 2;
add.s64 %rd371, %rd134, %rd397;

	ld.global.nc.u32 %r579, [%rd371];

	add.s32 %r595, %r590, 5;
cvt.s64.s32	%rd398, %r595;
add.s64 %rd399, %rd398, %rd383;
shl.b64 %rd400, %rd399, 2;
add.s64 %rd372, %rd134, %rd400;

	ld.global.nc.u32 %r580, [%rd372];

	add.s32 %r596, %r590, 6;
cvt.s64.s32	%rd401, %r596;
add.s64 %rd402, %rd401, %rd383;
shl.b64 %rd403, %rd402, 2;
add.s64 %rd373, %rd134, %rd403;

	ld.global.nc.u32 %r581, [%rd373];

	add.s32 %r597, %r590, 7;
cvt.s64.s32	%rd404, %r597;
add.s64 %rd405, %rd404, %rd383;
shl.b64 %rd406, %rd405, 2;
add.s64 %rd374, %rd134, %rd406;

	ld.global.nc.u32 %r582, [%rd374];

	add.s32 %r598, %r590, 8;
cvt.s64.s32	%rd407, %r598;
add.s64 %rd408, %rd407, %rd383;
shl.b64 %rd409, %rd408, 2;
add.s64 %rd375, %rd134, %rd409;

	ld.global.nc.u32 %r583, [%rd375];

	add.s32 %r599, %r590, 9;
cvt.s64.s32	%rd410, %r599;
add.s64 %rd411, %rd410, %rd383;
shl.b64 %rd412, %rd411, 2;
add.s64 %rd376, %rd134, %rd412;

	ld.global.nc.u32 %r584, [%rd376];

	add.s32 %r600, %r590, 10;
cvt.s64.s32	%rd413, %r600;
add.s64 %rd414, %rd413, %rd383;
shl.b64 %rd415, %rd414, 2;
add.s64 %rd377, %rd134, %rd415;

	ld.global.nc.u32 %r585, [%rd377];

	add.s32 %r601, %r590, 11;
cvt.s64.s32	%rd416, %r601;
add.s64 %rd417, %rd416, %rd383;
shl.b64 %rd418, %rd417, 2;
add.s64 %rd378, %rd134, %rd418;

	ld.global.nc.u32 %r586, [%rd378];

	add.s32 %r602, %r590, 12;
cvt.s64.s32	%rd419, %r602;
add.s64 %rd420, %rd419, %rd383;
shl.b64 %rd421, %rd420, 2;
add.s64 %rd379, %rd134, %rd421;

	ld.global.nc.u32 %r587, [%rd379];

	add.s32 %r603, %r590, 13;
cvt.s64.s32	%rd422, %r603;
add.s64 %rd423, %rd422, %rd383;
shl.b64 %rd424, %rd423, 2;
add.s64 %rd380, %rd134, %rd424;

	ld.global.nc.u32 %r588, [%rd380];

	add.s32 %r604, %r590, 14;
cvt.s64.s32	%rd425, %r604;
add.s64 %rd426, %rd425, %rd383;
shl.b64 %rd427, %rd426, 2;
add.s64 %rd381, %rd134, %rd427;

	ld.global.nc.u32 %r589, [%rd381];

	bar.sync 0;
xor.b32 %r606, %r575, -2147483648;
xor.b32 %r610, %r576, -2147483648;
xor.b32 %r614, %r577, -2147483648;
xor.b32 %r618, %r578, -2147483648;
xor.b32 %r622, %r579, -2147483648;
xor.b32 %r626, %r580, -2147483648;
xor.b32 %r630, %r581, -2147483648;
xor.b32 %r634, %r582, -2147483648;
xor.b32 %r638, %r583, -2147483648;
xor.b32 %r642, %r584, -2147483648;
xor.b32 %r646, %r585, -2147483648;
xor.b32 %r650, %r586, -2147483648;
xor.b32 %r654, %r587, -2147483648;
xor.b32 %r658, %r588, -2147483648;
xor.b32 %r662, %r589, -2147483648;
cvt.s64.s32	%rd40, %r10;
mul.wide.s32 %rd428, %r10, 8;
add.s64 %rd430, %rd365, 120;
add.s64 %rd431, %rd430, %rd428;
mov.u64 %rd432, 0;
st.shared.u64 [%rd431], %rd432;
st.shared.u64 [%rd431+1024], %rd432;
st.shared.u64 [%rd431+2048], %rd432;
st.shared.u64 [%rd431+3072], %rd432;
st.shared.u64 [%rd431+4096], %rd432;

	bfe.u32 %r605, %r606, %r390, %r391;

	shr.u32 %r665, %r605, 2;
and.b32 %r666, %r605, 3;
mul.wide.u32 %rd433, %r666, 1024;
add.s64 %rd434, %rd430, %rd433;
add.s64 %rd435, %rd434, %rd428;
mul.wide.u32 %rd436, %r665, 2;
add.s64 %rd41, %rd435, %rd436;
ld.shared.u16 %r165, [%rd41];
add.s32 %r667, %r165, 1;
st.shared.u16 [%rd41], %r667;

	bfe.u32 %r609, %r610, %r390, %r391;

	and.b32 %r668, %r609, 3;
shr.u32 %r669, %r609, 2;
mul.wide.u32 %rd437, %r668, 1024;
add.s64 %rd438, %rd430, %rd437;
add.s64 %rd439, %rd438, %rd428;
mul.wide.u32 %rd440, %r669, 2;
add.s64 %rd42, %rd439, %rd440;
ld.shared.u16 %r166, [%rd42];
add.s32 %r670, %r166, 1;
st.shared.u16 [%rd42], %r670;

	bfe.u32 %r613, %r614, %r390, %r391;

	shr.u32 %r671, %r613, 2;
and.b32 %r672, %r613, 3;
mul.wide.u32 %rd441, %r672, 1024;
add.s64 %rd442, %rd430, %rd441;
add.s64 %rd443, %rd442, %rd428;
mul.wide.u32 %rd444, %r671, 2;
add.s64 %rd43, %rd443, %rd444;
ld.shared.u16 %r167, [%rd43];
add.s32 %r673, %r167, 1;
st.shared.u16 [%rd43], %r673;

	bfe.u32 %r617, %r618, %r390, %r391;

	shr.u32 %r674, %r617, 2;
and.b32 %r675, %r617, 3;
mul.wide.u32 %rd445, %r675, 1024;
add.s64 %rd446, %rd430, %rd445;
add.s64 %rd447, %rd446, %rd428;
mul.wide.u32 %rd448, %r674, 2;
add.s64 %rd44, %rd447, %rd448;
ld.shared.u16 %r168, [%rd44];
add.s32 %r676, %r168, 1;
st.shared.u16 [%rd44], %r676;

	bfe.u32 %r621, %r622, %r390, %r391;

	shr.u32 %r677, %r621, 2;
and.b32 %r678, %r621, 3;
mul.wide.u32 %rd449, %r678, 1024;
add.s64 %rd450, %rd430, %rd449;
add.s64 %rd451, %rd450, %rd428;
mul.wide.u32 %rd452, %r677, 2;
add.s64 %rd45, %rd451, %rd452;
ld.shared.u16 %r169, [%rd45];
add.s32 %r679, %r169, 1;
st.shared.u16 [%rd45], %r679;

	bfe.u32 %r625, %r626, %r390, %r391;

	shr.u32 %r680, %r625, 2;
and.b32 %r681, %r625, 3;
mul.wide.u32 %rd453, %r681, 1024;
add.s64 %rd454, %rd430, %rd453;
add.s64 %rd455, %rd454, %rd428;
mul.wide.u32 %rd456, %r680, 2;
add.s64 %rd46, %rd455, %rd456;
ld.shared.u16 %r170, [%rd46];
add.s32 %r682, %r170, 1;
st.shared.u16 [%rd46], %r682;

	bfe.u32 %r629, %r630, %r390, %r391;

	shr.u32 %r683, %r629, 2;
and.b32 %r684, %r629, 3;
mul.wide.u32 %rd457, %r684, 1024;
add.s64 %rd458, %rd430, %rd457;
add.s64 %rd459, %rd458, %rd428;
mul.wide.u32 %rd460, %r683, 2;
add.s64 %rd47, %rd459, %rd460;
ld.shared.u16 %r171, [%rd47];
add.s32 %r685, %r171, 1;
st.shared.u16 [%rd47], %r685;

	bfe.u32 %r633, %r634, %r390, %r391;

	shr.u32 %r686, %r633, 2;
and.b32 %r687, %r633, 3;
mul.wide.u32 %rd461, %r687, 1024;
add.s64 %rd462, %rd430, %rd461;
add.s64 %rd463, %rd462, %rd428;
mul.wide.u32 %rd464, %r686, 2;
add.s64 %rd48, %rd463, %rd464;
ld.shared.u16 %r172, [%rd48];
add.s32 %r688, %r172, 1;
st.shared.u16 [%rd48], %r688;

	bfe.u32 %r637, %r638, %r390, %r391;

	shr.u32 %r689, %r637, 2;
and.b32 %r690, %r637, 3;
mul.wide.u32 %rd465, %r690, 1024;
add.s64 %rd466, %rd430, %rd465;
add.s64 %rd467, %rd466, %rd428;
mul.wide.u32 %rd468, %r689, 2;
add.s64 %rd49, %rd467, %rd468;
ld.shared.u16 %r173, [%rd49];
add.s32 %r691, %r173, 1;
st.shared.u16 [%rd49], %r691;

	bfe.u32 %r641, %r642, %r390, %r391;

	shr.u32 %r692, %r641, 2;
and.b32 %r693, %r641, 3;
mul.wide.u32 %rd469, %r693, 1024;
add.s64 %rd470, %rd430, %rd469;
add.s64 %rd471, %rd470, %rd428;
mul.wide.u32 %rd472, %r692, 2;
add.s64 %rd50, %rd471, %rd472;
ld.shared.u16 %r174, [%rd50];
add.s32 %r694, %r174, 1;
st.shared.u16 [%rd50], %r694;

	bfe.u32 %r645, %r646, %r390, %r391;

	shr.u32 %r695, %r645, 2;
and.b32 %r696, %r645, 3;
mul.wide.u32 %rd473, %r696, 1024;
add.s64 %rd474, %rd430, %rd473;
add.s64 %rd475, %rd474, %rd428;
mul.wide.u32 %rd476, %r695, 2;
add.s64 %rd51, %rd475, %rd476;
ld.shared.u16 %r175, [%rd51];
add.s32 %r697, %r175, 1;
st.shared.u16 [%rd51], %r697;

	bfe.u32 %r649, %r650, %r390, %r391;

	shr.u32 %r698, %r649, 2;
and.b32 %r699, %r649, 3;
mul.wide.u32 %rd477, %r699, 1024;
add.s64 %rd478, %rd430, %rd477;
add.s64 %rd479, %rd478, %rd428;
mul.wide.u32 %rd480, %r698, 2;
add.s64 %rd52, %rd479, %rd480;
ld.shared.u16 %r176, [%rd52];
add.s32 %r700, %r176, 1;
st.shared.u16 [%rd52], %r700;

	bfe.u32 %r653, %r654, %r390, %r391;

	shr.u32 %r701, %r653, 2;
and.b32 %r702, %r653, 3;
mul.wide.u32 %rd481, %r702, 1024;
add.s64 %rd482, %rd430, %rd481;
add.s64 %rd483, %rd482, %rd428;
mul.wide.u32 %rd484, %r701, 2;
add.s64 %rd53, %rd483, %rd484;
ld.shared.u16 %r177, [%rd53];
add.s32 %r703, %r177, 1;
st.shared.u16 [%rd53], %r703;

	bfe.u32 %r657, %r658, %r390, %r391;

	shr.u32 %r704, %r657, 2;
and.b32 %r705, %r657, 3;
mul.wide.u32 %rd485, %r705, 1024;
add.s64 %rd486, %rd430, %rd485;
add.s64 %rd487, %rd486, %rd428;
mul.wide.u32 %rd488, %r704, 2;
add.s64 %rd54, %rd487, %rd488;
ld.shared.u16 %r178, [%rd54];
add.s32 %r706, %r178, 1;
st.shared.u16 [%rd54], %r706;

	bfe.u32 %r661, %r662, %r390, %r391;

	shr.u32 %r707, %r661, 2;
and.b32 %r708, %r661, 3;
mul.wide.u32 %rd489, %r708, 1024;
add.s64 %rd490, %rd430, %rd489;
add.s64 %rd491, %rd490, %rd428;
mul.wide.u32 %rd492, %r707, 2;
add.s64 %rd55, %rd491, %rd492;
ld.shared.u16 %r179, [%rd55];
add.s32 %r709, %r179, 1;
st.shared.u16 [%rd55], %r709;
bar.sync 0;
mul.lo.s64 %rd503, %rd40, 40;
add.s64 %rd505, %rd365, %rd503;
ld.shared.u64 %rd56, [%rd505+128];
ld.shared.u64 %rd57, [%rd505+120];
add.s64 %rd506, %rd56, %rd57;
ld.shared.u64 %rd58, [%rd505+136];
add.s64 %rd507, %rd506, %rd58;
ld.shared.u64 %rd59, [%rd505+144];
add.s64 %rd508, %rd507, %rd59;
ld.shared.u64 %rd509, [%rd505+152];
add.s64 %rd494, %rd508, %rd509;
mov.u32 %r711, 1;
mov.u32 %r720, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd494; shfl.up.b32 lo|p, lo, %r711, %r720; shfl.up.b32 hi|p, hi, %r711, %r720; mov.b64 %rd493, {lo, hi}; @p add.u64 %rd493, %rd493, %rd494;}

	mov.u32 %r713, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd493; shfl.up.b32 lo|p, lo, %r713, %r720; shfl.up.b32 hi|p, hi, %r713, %r720; mov.b64 %rd495, {lo, hi}; @p add.u64 %rd495, %rd495, %rd493;}

	mov.u32 %r715, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd495; shfl.up.b32 lo|p, lo, %r715, %r720; shfl.up.b32 hi|p, hi, %r715, %r720; mov.b64 %rd497, {lo, hi}; @p add.u64 %rd497, %rd497, %rd495;}

	mov.u32 %r717, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd497; shfl.up.b32 lo|p, lo, %r717, %r720; shfl.up.b32 hi|p, hi, %r717, %r720; mov.b64 %rd499, {lo, hi}; @p add.u64 %rd499, %rd499, %rd497;}

	mov.u32 %r719, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd499; shfl.up.b32 lo|p, lo, %r719, %r720; shfl.up.b32 hi|p, hi, %r719, %r720; mov.b64 %rd501, {lo, hi}; @p add.u64 %rd501, %rd501, %rd499;}

	setp.ne.s32	%p82, %r710, 31;
@%p82 bra BB47_139;

st.shared.u64 [%rd39], %rd501;

BB47_139:
sub.s64 %rd62, %rd501, %rd494;
setp.lt.s32	%p1, %r10, 16;
and.b32 %r721, %r10, -32;
setp.eq.s32	%p2, %r721, 96;
setp.eq.s32	%p3, %r721, 64;
setp.eq.s32	%p4, %r721, 32;
bar.sync 0;
ld.shared.u64 %rd511, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+80];
selp.b64	%rd512, %rd511, 0, %p4;
add.s64 %rd513, %rd62, %rd512;
ld.shared.u64 %rd514, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+88];
add.s64 %rd515, %rd514, %rd511;
selp.b64	%rd516, %rd515, 0, %p3;
add.s64 %rd517, %rd513, %rd516;
ld.shared.u64 %rd518, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+96];
add.s64 %rd519, %rd515, %rd518;
selp.b64	%rd520, %rd519, 0, %p2;
add.s64 %rd521, %rd517, %rd520;
ld.shared.u64 %rd522, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+104];
add.s64 %rd523, %rd519, %rd522;
shl.b64 %rd524, %rd523, 16;
add.s64 %rd525, %rd524, %rd521;
shl.b64 %rd526, %rd523, 32;
add.s64 %rd527, %rd526, %rd525;
shl.b64 %rd528, %rd523, 48;
add.s64 %rd529, %rd528, %rd527;
add.s64 %rd530, %rd57, %rd529;
add.s64 %rd531, %rd530, %rd56;
add.s64 %rd532, %rd531, %rd58;
add.s64 %rd533, %rd532, %rd59;
mul.wide.s32 %rd534, %r10, 40;
add.s64 %rd535, %rd365, %rd534;
st.shared.u64 [%rd535+120], %rd529;
st.shared.u64 [%rd535+128], %rd530;
st.shared.u64 [%rd535+136], %rd531;
st.shared.u64 [%rd535+144], %rd532;
st.shared.u64 [%rd535+152], %rd533;
bar.sync 0;
ld.shared.u16 %r722, [%rd41];
add.s32 %r180, %r722, %r165;
ld.shared.u16 %r723, [%rd42];
add.s32 %r181, %r723, %r166;
ld.shared.u16 %r724, [%rd43];
add.s32 %r182, %r724, %r167;
ld.shared.u16 %r725, [%rd44];
add.s32 %r183, %r725, %r168;
ld.shared.u16 %r726, [%rd45];
add.s32 %r184, %r726, %r169;
ld.shared.u16 %r727, [%rd46];
add.s32 %r185, %r727, %r170;
ld.shared.u16 %r728, [%rd47];
add.s32 %r186, %r728, %r171;
ld.shared.u16 %r729, [%rd48];
add.s32 %r187, %r729, %r172;
ld.shared.u16 %r730, [%rd49];
add.s32 %r188, %r730, %r173;
ld.shared.u16 %r731, [%rd50];
add.s32 %r189, %r731, %r174;
ld.shared.u16 %r732, [%rd51];
add.s32 %r190, %r732, %r175;
ld.shared.u16 %r733, [%rd52];
add.s32 %r191, %r733, %r176;
ld.shared.u16 %r734, [%rd53];
add.s32 %r192, %r734, %r177;
ld.shared.u16 %r735, [%rd54];
add.s32 %r193, %r735, %r178;
ld.shared.u16 %r736, [%rd55];
add.s32 %r194, %r736, %r179;
@!%p1 bra BB47_141;
bra.uni BB47_140;

BB47_140:
and.b32 %r737, %r10, 3;
add.s32 %r738, %r737, 1;
shr.s32 %r739, %r10, 2;
mul.wide.u32 %rd536, %r738, 1024;
add.s64 %rd538, %rd365, %rd536;
mul.wide.s32 %rd539, %r739, 2;
add.s64 %rd540, %rd538, %rd539;
ld.shared.u16 %r1318, [%rd540+120];

BB47_141:
@%p9 bra BB47_143;

mov.u32 %r1296, 0;
mov.u32 %r1295, 1;
setp.eq.s32	%p84, %r10, 0;

	shfl.up.b32 %r740, %r1318, %r1295, %r1296;

	selp.b32	%r744, 0, %r740, %p84;
sub.s32 %r745, %r1343, %r744;
mul.wide.u32 %rd541, %r10, 4;
add.s64 %rd543, %rd365, %rd541;
st.shared.u32 [%rd543], %r745;
add.s32 %r1343, %r745, %r1318;

BB47_143:
bar.sync 0;
mul.wide.u32 %rd544, %r180, 4;
add.s64 %rd546, %rd365, 72;
add.s64 %rd64, %rd546, %rd544;
st.shared.u32 [%rd64], %r606;
mul.wide.u32 %rd547, %r181, 4;
add.s64 %rd65, %rd546, %rd547;
st.shared.u32 [%rd65], %r610;
mul.wide.u32 %rd548, %r182, 4;
add.s64 %rd66, %rd546, %rd548;
st.shared.u32 [%rd66], %r614;
mul.wide.u32 %rd549, %r183, 4;
add.s64 %rd67, %rd546, %rd549;
st.shared.u32 [%rd67], %r618;
mul.wide.u32 %rd550, %r184, 4;
add.s64 %rd68, %rd546, %rd550;
st.shared.u32 [%rd68], %r622;
mul.wide.u32 %rd551, %r185, 4;
add.s64 %rd69, %rd546, %rd551;
st.shared.u32 [%rd69], %r626;
mul.wide.u32 %rd552, %r186, 4;
add.s64 %rd70, %rd546, %rd552;
st.shared.u32 [%rd70], %r630;
mul.wide.u32 %rd553, %r187, 4;
add.s64 %rd71, %rd546, %rd553;
st.shared.u32 [%rd71], %r634;
mul.wide.u32 %rd554, %r188, 4;
add.s64 %rd72, %rd546, %rd554;
st.shared.u32 [%rd72], %r638;
mul.wide.u32 %rd555, %r189, 4;
add.s64 %rd73, %rd546, %rd555;
st.shared.u32 [%rd73], %r642;
mul.wide.u32 %rd556, %r190, 4;
add.s64 %rd74, %rd546, %rd556;
st.shared.u32 [%rd74], %r646;
mul.wide.u32 %rd557, %r191, 4;
add.s64 %rd75, %rd546, %rd557;
st.shared.u32 [%rd75], %r650;
mul.wide.u32 %rd558, %r192, 4;
add.s64 %rd76, %rd546, %rd558;
st.shared.u32 [%rd76], %r654;
mul.wide.u32 %rd559, %r193, 4;
add.s64 %rd77, %rd546, %rd559;
st.shared.u32 [%rd77], %r658;
mul.wide.u32 %rd560, %r194, 4;
add.s64 %rd78, %rd546, %rd560;
st.shared.u32 [%rd78], %r662;
bar.sync 0;
shl.b64 %rd561, %rd40, 2;
add.s64 %rd79, %rd365, %rd561;
ld.shared.u32 %r747, [%rd79+72];
ld.shared.u32 %r751, [%rd79+584];
ld.shared.u32 %r755, [%rd79+1096];
ld.shared.u32 %r759, [%rd79+1608];
ld.shared.u32 %r763, [%rd79+2120];
ld.shared.u32 %r767, [%rd79+2632];
ld.shared.u32 %r771, [%rd79+3144];
ld.shared.u32 %r775, [%rd79+3656];
ld.shared.u32 %r779, [%rd79+4168];
ld.shared.u32 %r783, [%rd79+4680];
ld.shared.u32 %r787, [%rd79+5192];
ld.shared.u32 %r791, [%rd79+5704];
ld.shared.u32 %r795, [%rd79+6216];
ld.shared.u32 %r799, [%rd79+6728];
ld.shared.u32 %r803, [%rd79+7240];

	bfe.u32 %r746, %r747, %r390, %r391;

	mul.wide.u32 %rd563, %r746, 4;
add.s64 %rd564, %rd365, %rd563;
ld.shared.u32 %r806, [%rd564];

	bfe.u32 %r750, %r751, %r390, %r391;

	mul.wide.u32 %rd565, %r750, 4;
add.s64 %rd566, %rd365, %rd565;
ld.shared.u32 %r807, [%rd566];

	bfe.u32 %r754, %r755, %r390, %r391;

	mul.wide.u32 %rd567, %r754, 4;
add.s64 %rd568, %rd365, %rd567;
ld.shared.u32 %r808, [%rd568];

	bfe.u32 %r758, %r759, %r390, %r391;

	mul.wide.u32 %rd569, %r758, 4;
add.s64 %rd570, %rd365, %rd569;
ld.shared.u32 %r809, [%rd570];

	bfe.u32 %r762, %r763, %r390, %r391;

	mul.wide.u32 %rd571, %r762, 4;
add.s64 %rd572, %rd365, %rd571;
ld.shared.u32 %r810, [%rd572];

	bfe.u32 %r766, %r767, %r390, %r391;

	mul.wide.u32 %rd573, %r766, 4;
add.s64 %rd574, %rd365, %rd573;
ld.shared.u32 %r811, [%rd574];

	bfe.u32 %r770, %r771, %r390, %r391;

	mul.wide.u32 %rd575, %r770, 4;
add.s64 %rd576, %rd365, %rd575;
ld.shared.u32 %r812, [%rd576];

	bfe.u32 %r774, %r775, %r390, %r391;

	mul.wide.u32 %rd577, %r774, 4;
add.s64 %rd578, %rd365, %rd577;
ld.shared.u32 %r813, [%rd578];

	bfe.u32 %r778, %r779, %r390, %r391;

	mul.wide.u32 %rd579, %r778, 4;
add.s64 %rd580, %rd365, %rd579;
ld.shared.u32 %r814, [%rd580];

	bfe.u32 %r782, %r783, %r390, %r391;

	mul.wide.u32 %rd581, %r782, 4;
add.s64 %rd582, %rd365, %rd581;
ld.shared.u32 %r815, [%rd582];

	bfe.u32 %r786, %r787, %r390, %r391;

	mul.wide.u32 %rd583, %r786, 4;
add.s64 %rd584, %rd365, %rd583;
ld.shared.u32 %r816, [%rd584];

	bfe.u32 %r790, %r791, %r390, %r391;

	mul.wide.u32 %rd585, %r790, 4;
add.s64 %rd586, %rd365, %rd585;
ld.shared.u32 %r817, [%rd586];

	bfe.u32 %r794, %r795, %r390, %r391;

	mul.wide.u32 %rd587, %r794, 4;
add.s64 %rd588, %rd365, %rd587;
ld.shared.u32 %r818, [%rd588];

	bfe.u32 %r798, %r799, %r390, %r391;

	mul.wide.u32 %rd589, %r798, 4;
add.s64 %rd590, %rd365, %rd589;
ld.shared.u32 %r819, [%rd590];

	bfe.u32 %r802, %r803, %r390, %r391;

	mul.wide.u32 %rd591, %r802, 4;
add.s64 %rd592, %rd365, %rd591;
ld.shared.u32 %r820, [%rd592];
xor.b32 %r821, %r803, -2147483648;
xor.b32 %r822, %r799, -2147483648;
xor.b32 %r823, %r795, -2147483648;
xor.b32 %r824, %r791, -2147483648;
xor.b32 %r825, %r787, -2147483648;
xor.b32 %r826, %r783, -2147483648;
xor.b32 %r827, %r779, -2147483648;
xor.b32 %r828, %r775, -2147483648;
xor.b32 %r829, %r771, -2147483648;
xor.b32 %r830, %r767, -2147483648;
xor.b32 %r831, %r763, -2147483648;
xor.b32 %r832, %r759, -2147483648;
xor.b32 %r833, %r755, -2147483648;
xor.b32 %r834, %r751, -2147483648;
xor.b32 %r835, %r747, -2147483648;
add.s32 %r836, %r10, %r806;
cvt.s64.s32	%rd80, %r836;
mul.wide.s32 %rd594, %r836, 4;
add.s64 %rd595, %rd2, %rd594;
st.global.u32 [%rd595], %r835;
add.s32 %r837, %r10, 128;
add.s32 %r838, %r837, %r807;
cvt.s64.s32	%rd81, %r838;
mul.wide.s32 %rd596, %r838, 4;
add.s64 %rd597, %rd2, %rd596;
st.global.u32 [%rd597], %r834;
add.s32 %r839, %r837, %r808;
add.s32 %r840, %r839, 128;
cvt.s64.s32	%rd82, %r840;
mul.wide.s32 %rd598, %r840, 4;
add.s64 %rd599, %rd2, %rd598;
st.global.u32 [%rd599], %r833;
add.s32 %r841, %r837, %r809;
add.s32 %r842, %r841, 256;
cvt.s64.s32	%rd83, %r842;
mul.wide.s32 %rd600, %r842, 4;
add.s64 %rd601, %rd2, %rd600;
st.global.u32 [%rd601], %r832;
add.s32 %r843, %r837, %r810;
add.s32 %r844, %r843, 384;
cvt.s64.s32	%rd84, %r844;
mul.wide.s32 %rd602, %r844, 4;
add.s64 %rd603, %rd2, %rd602;
st.global.u32 [%rd603], %r831;
add.s32 %r845, %r837, %r811;
add.s32 %r846, %r845, 512;
cvt.s64.s32	%rd85, %r846;
mul.wide.s32 %rd604, %r846, 4;
add.s64 %rd605, %rd2, %rd604;
st.global.u32 [%rd605], %r830;
add.s32 %r847, %r837, %r812;
add.s32 %r848, %r847, 640;
cvt.s64.s32	%rd86, %r848;
mul.wide.s32 %rd606, %r848, 4;
add.s64 %rd607, %rd2, %rd606;
st.global.u32 [%rd607], %r829;
add.s32 %r849, %r837, %r813;
add.s32 %r850, %r849, 768;
cvt.s64.s32	%rd87, %r850;
mul.wide.s32 %rd608, %r850, 4;
add.s64 %rd609, %rd2, %rd608;
st.global.u32 [%rd609], %r828;
add.s32 %r851, %r837, %r814;
add.s32 %r852, %r851, 896;
cvt.s64.s32	%rd88, %r852;
mul.wide.s32 %rd610, %r852, 4;
add.s64 %rd611, %rd2, %rd610;
st.global.u32 [%rd611], %r827;
add.s32 %r853, %r837, %r815;
add.s32 %r854, %r853, 1024;
cvt.s64.s32	%rd89, %r854;
mul.wide.s32 %rd612, %r854, 4;
add.s64 %rd613, %rd2, %rd612;
st.global.u32 [%rd613], %r826;
add.s32 %r855, %r837, %r816;
add.s32 %r856, %r855, 1152;
cvt.s64.s32	%rd90, %r856;
mul.wide.s32 %rd614, %r856, 4;
add.s64 %rd615, %rd2, %rd614;
st.global.u32 [%rd615], %r825;
add.s32 %r857, %r837, %r817;
add.s32 %r858, %r857, 1280;
cvt.s64.s32	%rd91, %r858;
mul.wide.s32 %rd616, %r858, 4;
add.s64 %rd617, %rd2, %rd616;
st.global.u32 [%rd617], %r824;
add.s32 %r859, %r837, %r818;
add.s32 %r860, %r859, 1408;
cvt.s64.s32	%rd92, %r860;
mul.wide.s32 %rd618, %r860, 4;
add.s64 %rd619, %rd2, %rd618;
st.global.u32 [%rd619], %r823;
add.s32 %r861, %r837, %r819;
add.s32 %r862, %r861, 1536;
cvt.s64.s32	%rd93, %r862;
mul.wide.s32 %rd620, %r862, 4;
add.s64 %rd621, %rd2, %rd620;
st.global.u32 [%rd621], %r822;
add.s32 %r863, %r837, %r820;
add.s32 %r864, %r863, 1664;
cvt.s64.s32	%rd94, %r864;
mul.wide.s32 %rd622, %r864, 4;
add.s64 %rd623, %rd2, %rd622;
st.global.u32 [%rd623], %r821;
bar.sync 0;
add.s64 %rd624, %rd136, %rd385;

	ld.global.nc.u32 %r865, [%rd624];

	add.s64 %rd625, %rd136, %rd388;

	ld.global.nc.u32 %r866, [%rd625];

	add.s64 %rd626, %rd136, %rd391;

	ld.global.nc.u32 %r867, [%rd626];

	add.s64 %rd627, %rd136, %rd394;

	ld.global.nc.u32 %r868, [%rd627];

	add.s64 %rd628, %rd136, %rd397;

	ld.global.nc.u32 %r869, [%rd628];

	add.s64 %rd629, %rd136, %rd400;

	ld.global.nc.u32 %r870, [%rd629];

	add.s64 %rd630, %rd136, %rd403;

	ld.global.nc.u32 %r871, [%rd630];

	add.s64 %rd631, %rd136, %rd406;

	ld.global.nc.u32 %r872, [%rd631];

	add.s64 %rd632, %rd136, %rd409;

	ld.global.nc.u32 %r873, [%rd632];

	add.s64 %rd633, %rd136, %rd412;

	ld.global.nc.u32 %r874, [%rd633];

	add.s64 %rd634, %rd136, %rd415;

	ld.global.nc.u32 %r875, [%rd634];

	add.s64 %rd635, %rd136, %rd418;

	ld.global.nc.u32 %r876, [%rd635];

	add.s64 %rd636, %rd136, %rd421;

	ld.global.nc.u32 %r877, [%rd636];

	add.s64 %rd637, %rd136, %rd424;

	ld.global.nc.u32 %r878, [%rd637];

	add.s64 %rd638, %rd136, %rd427;

	ld.global.nc.u32 %r879, [%rd638];

	bar.sync 0;
st.shared.u32 [%rd64], %r865;
st.shared.u32 [%rd65], %r866;
st.shared.u32 [%rd66], %r867;
st.shared.u32 [%rd67], %r868;
st.shared.u32 [%rd68], %r869;
st.shared.u32 [%rd69], %r870;
st.shared.u32 [%rd70], %r871;
st.shared.u32 [%rd71], %r872;
st.shared.u32 [%rd72], %r873;
st.shared.u32 [%rd73], %r874;
st.shared.u32 [%rd74], %r875;
st.shared.u32 [%rd75], %r876;
st.shared.u32 [%rd76], %r877;
st.shared.u32 [%rd77], %r878;
st.shared.u32 [%rd78], %r879;
bar.sync 0;
ld.shared.u32 %r1374, [%rd79+72];
ld.shared.u32 %r1375, [%rd79+584];
ld.shared.u32 %r1376, [%rd79+1096];
ld.shared.u32 %r1377, [%rd79+1608];
ld.shared.u32 %r1378, [%rd79+2120];
ld.shared.u32 %r1379, [%rd79+2632];
ld.shared.u32 %r1380, [%rd79+3144];
ld.shared.u32 %r1381, [%rd79+3656];
ld.shared.u32 %r1382, [%rd79+4168];
ld.shared.u32 %r1383, [%rd79+4680];
ld.shared.u32 %r1384, [%rd79+5192];
ld.shared.u32 %r1385, [%rd79+5704];
ld.shared.u32 %r1386, [%rd79+6216];
ld.shared.u32 %r1387, [%rd79+6728];
ld.shared.u32 %r1388, [%rd79+7240];
shl.b64 %rd686, %rd80, 2;
add.s64 %rd687, %rd1, %rd686;
st.global.u32 [%rd687], %r1374;
shl.b64 %rd688, %rd81, 2;
add.s64 %rd689, %rd1, %rd688;
st.global.u32 [%rd689], %r1375;
shl.b64 %rd690, %rd82, 2;
add.s64 %rd691, %rd1, %rd690;
st.global.u32 [%rd691], %r1376;
shl.b64 %rd692, %rd83, 2;
add.s64 %rd693, %rd1, %rd692;
st.global.u32 [%rd693], %r1377;
shl.b64 %rd694, %rd84, 2;
add.s64 %rd695, %rd1, %rd694;
st.global.u32 [%rd695], %r1378;
shl.b64 %rd696, %rd85, 2;
add.s64 %rd697, %rd1, %rd696;
st.global.u32 [%rd697], %r1379;
shl.b64 %rd698, %rd86, 2;
add.s64 %rd699, %rd1, %rd698;
st.global.u32 [%rd699], %r1380;
shl.b64 %rd700, %rd87, 2;
add.s64 %rd701, %rd1, %rd700;
st.global.u32 [%rd701], %r1381;
shl.b64 %rd702, %rd88, 2;
add.s64 %rd703, %rd1, %rd702;
st.global.u32 [%rd703], %r1382;
shl.b64 %rd704, %rd89, 2;
add.s64 %rd705, %rd1, %rd704;
st.global.u32 [%rd705], %r1383;
shl.b64 %rd706, %rd90, 2;
add.s64 %rd707, %rd1, %rd706;
st.global.u32 [%rd707], %r1384;
shl.b64 %rd708, %rd91, 2;
add.s64 %rd709, %rd1, %rd708;
st.global.u32 [%rd709], %r1385;
shl.b64 %rd710, %rd92, 2;
add.s64 %rd711, %rd1, %rd710;
st.global.u32 [%rd711], %r1386;
shl.b64 %rd712, %rd93, 2;
add.s64 %rd713, %rd1, %rd712;
st.global.u32 [%rd713], %r1387;
shl.b64 %rd714, %rd94, 2;
add.s64 %rd715, %rd1, %rd714;
st.global.u32 [%rd715], %r1388;
bar.sync 0;
add.s32 %r1335, %r1334, 1920;
setp.le.s32	%p85, %r1335, %r1302;
mov.u32 %r1333, %r1334;
@%p85 bra BB47_137;

BB47_144:
setp.le.s32	%p86, %r1302, %r1333;
@%p86 bra BB47_271;

sub.s32 %r247, %r1302, %r1333;
cvt.s64.s32	%rd95, %r1333;
mad.lo.s32 %r248, %r10, -15, %r247;
mul.lo.s32 %r249, %r10, 15;
mov.u32 %r895, -1;
setp.lt.s32	%p87, %r248, 1;
mov.u32 %r1372, %r895;
@%p87 bra BB47_147;

cvt.s64.s32	%rd717, %r249;
add.s64 %rd718, %rd717, %rd95;
shl.b64 %rd719, %rd718, 2;
add.s64 %rd716, %rd134, %rd719;

	ld.global.nc.u32 %r896, [%rd716];

	xor.b32 %r250, %r896, -2147483648;
mov.u32 %r1372, %r250;

BB47_147:
mov.u32 %r251, %r1372;
setp.lt.s32	%p88, %r248, 2;
mov.u32 %r1371, %r895;
@%p88 bra BB47_149;

add.s32 %r899, %r249, 1;
cvt.s64.s32	%rd721, %r899;
add.s64 %rd722, %rd721, %rd95;
shl.b64 %rd723, %rd722, 2;
add.s64 %rd720, %rd134, %rd723;

	ld.global.nc.u32 %r898, [%rd720];

	xor.b32 %r1371, %r898, -2147483648;

BB47_149:
setp.lt.s32	%p89, %r248, 3;
mov.u32 %r1370, %r895;
@%p89 bra BB47_151;

add.s32 %r902, %r249, 2;
cvt.s64.s32	%rd725, %r902;
add.s64 %rd726, %rd725, %rd95;
shl.b64 %rd727, %rd726, 2;
add.s64 %rd724, %rd134, %rd727;

	ld.global.nc.u32 %r901, [%rd724];

	xor.b32 %r1370, %r901, -2147483648;

BB47_151:
setp.lt.s32	%p90, %r248, 4;
mov.u32 %r1369, %r895;
@%p90 bra BB47_153;

add.s32 %r905, %r249, 3;
cvt.s64.s32	%rd729, %r905;
add.s64 %rd730, %rd729, %rd95;
shl.b64 %rd731, %rd730, 2;
add.s64 %rd728, %rd134, %rd731;

	ld.global.nc.u32 %r904, [%rd728];

	xor.b32 %r1369, %r904, -2147483648;

BB47_153:
setp.lt.s32	%p91, %r248, 5;
mov.u32 %r1368, %r895;
@%p91 bra BB47_155;

add.s32 %r908, %r249, 4;
cvt.s64.s32	%rd733, %r908;
add.s64 %rd734, %rd733, %rd95;
shl.b64 %rd735, %rd734, 2;
add.s64 %rd732, %rd134, %rd735;

	ld.global.nc.u32 %r907, [%rd732];

	xor.b32 %r1368, %r907, -2147483648;

BB47_155:
setp.lt.s32	%p92, %r248, 6;
mov.u32 %r1367, %r895;
@%p92 bra BB47_157;

add.s32 %r911, %r249, 5;
cvt.s64.s32	%rd737, %r911;
add.s64 %rd738, %rd737, %rd95;
shl.b64 %rd739, %rd738, 2;
add.s64 %rd736, %rd134, %rd739;

	ld.global.nc.u32 %r910, [%rd736];

	xor.b32 %r1367, %r910, -2147483648;

BB47_157:
setp.lt.s32	%p93, %r248, 7;
mov.u32 %r1366, %r895;
@%p93 bra BB47_159;

add.s32 %r914, %r249, 6;
cvt.s64.s32	%rd741, %r914;
add.s64 %rd742, %rd741, %rd95;
shl.b64 %rd743, %rd742, 2;
add.s64 %rd740, %rd134, %rd743;

	ld.global.nc.u32 %r913, [%rd740];

	xor.b32 %r1366, %r913, -2147483648;

BB47_159:
setp.lt.s32	%p94, %r248, 8;
mov.u32 %r1365, %r895;
@%p94 bra BB47_161;

add.s32 %r917, %r249, 7;
cvt.s64.s32	%rd745, %r917;
add.s64 %rd746, %rd745, %rd95;
shl.b64 %rd747, %rd746, 2;
add.s64 %rd744, %rd134, %rd747;

	ld.global.nc.u32 %r916, [%rd744];

	xor.b32 %r1365, %r916, -2147483648;

BB47_161:
setp.lt.s32	%p95, %r248, 9;
mov.u32 %r1364, %r895;
@%p95 bra BB47_163;

add.s32 %r920, %r249, 8;
cvt.s64.s32	%rd749, %r920;
add.s64 %rd750, %rd749, %rd95;
shl.b64 %rd751, %rd750, 2;
add.s64 %rd748, %rd134, %rd751;

	ld.global.nc.u32 %r919, [%rd748];

	xor.b32 %r1364, %r919, -2147483648;

BB47_163:
setp.lt.s32	%p96, %r248, 10;
mov.u32 %r1363, %r895;
@%p96 bra BB47_165;

add.s32 %r923, %r249, 9;
cvt.s64.s32	%rd753, %r923;
add.s64 %rd754, %rd753, %rd95;
shl.b64 %rd755, %rd754, 2;
add.s64 %rd752, %rd134, %rd755;

	ld.global.nc.u32 %r922, [%rd752];

	xor.b32 %r1363, %r922, -2147483648;

BB47_165:
setp.lt.s32	%p97, %r248, 11;
mov.u32 %r1362, %r895;
@%p97 bra BB47_167;

add.s32 %r926, %r249, 10;
cvt.s64.s32	%rd757, %r926;
add.s64 %rd758, %rd757, %rd95;
shl.b64 %rd759, %rd758, 2;
add.s64 %rd756, %rd134, %rd759;

	ld.global.nc.u32 %r925, [%rd756];

	xor.b32 %r1362, %r925, -2147483648;

BB47_167:
setp.lt.s32	%p98, %r248, 12;
mov.u32 %r1361, %r895;
@%p98 bra BB47_169;

add.s32 %r929, %r249, 11;
cvt.s64.s32	%rd761, %r929;
add.s64 %rd762, %rd761, %rd95;
shl.b64 %rd763, %rd762, 2;
add.s64 %rd760, %rd134, %rd763;

	ld.global.nc.u32 %r928, [%rd760];

	xor.b32 %r1361, %r928, -2147483648;

BB47_169:
setp.lt.s32	%p99, %r248, 13;
mov.u32 %r1360, %r895;
@%p99 bra BB47_171;

add.s32 %r932, %r249, 12;
cvt.s64.s32	%rd765, %r932;
add.s64 %rd766, %rd765, %rd95;
shl.b64 %rd767, %rd766, 2;
add.s64 %rd764, %rd134, %rd767;

	ld.global.nc.u32 %r931, [%rd764];

	xor.b32 %r1360, %r931, -2147483648;

BB47_171:
setp.lt.s32	%p100, %r248, 14;
mov.u32 %r1359, %r895;
@%p100 bra BB47_173;

add.s32 %r935, %r249, 13;
cvt.s64.s32	%rd769, %r935;
add.s64 %rd770, %rd769, %rd95;
shl.b64 %rd771, %rd770, 2;
add.s64 %rd768, %rd134, %rd771;

	ld.global.nc.u32 %r934, [%rd768];

	xor.b32 %r1359, %r934, -2147483648;

BB47_173:
setp.lt.s32	%p101, %r248, 15;
mov.u32 %r1358, %r895;
@%p101 bra BB47_175;

add.s32 %r938, %r249, 14;
cvt.s64.s32	%rd773, %r938;
add.s64 %rd774, %rd773, %rd95;
shl.b64 %rd775, %rd774, 2;
add.s64 %rd772, %rd134, %rd775;

	ld.global.nc.u32 %r937, [%rd772];

	xor.b32 %r1358, %r937, -2147483648;

BB47_175:
bar.sync 0;
cvt.s64.s32	%rd96, %r10;
mul.wide.s32 %rd776, %r10, 8;
mov.u64 %rd777, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage;
add.s64 %rd778, %rd777, 120;
add.s64 %rd779, %rd778, %rd776;
mov.u64 %rd780, 0;
st.shared.u64 [%rd779], %rd780;
st.shared.u64 [%rd779+1024], %rd780;
st.shared.u64 [%rd779+2048], %rd780;
st.shared.u64 [%rd779+3072], %rd780;
st.shared.u64 [%rd779+4096], %rd780;

	bfe.u32 %r939, %r251, %r390, %r391;

	shr.u32 %r999, %r939, 2;
and.b32 %r1000, %r939, 3;
mul.wide.u32 %rd781, %r1000, 1024;
add.s64 %rd782, %rd778, %rd781;
add.s64 %rd783, %rd782, %rd776;
mul.wide.u32 %rd784, %r999, 2;
add.s64 %rd97, %rd783, %rd784;
ld.shared.u16 %r280, [%rd97];
add.s32 %r1001, %r280, 1;
st.shared.u16 [%rd97], %r1001;

	bfe.u32 %r943, %r1371, %r390, %r391;

	and.b32 %r1002, %r943, 3;
shr.u32 %r1003, %r943, 2;
mul.wide.u32 %rd785, %r1002, 1024;
add.s64 %rd786, %rd778, %rd785;
add.s64 %rd787, %rd786, %rd776;
mul.wide.u32 %rd788, %r1003, 2;
add.s64 %rd98, %rd787, %rd788;
ld.shared.u16 %r281, [%rd98];
add.s32 %r1004, %r281, 1;
st.shared.u16 [%rd98], %r1004;

	bfe.u32 %r947, %r1370, %r390, %r391;

	shr.u32 %r1005, %r947, 2;
and.b32 %r1006, %r947, 3;
mul.wide.u32 %rd789, %r1006, 1024;
add.s64 %rd790, %rd778, %rd789;
add.s64 %rd791, %rd790, %rd776;
mul.wide.u32 %rd792, %r1005, 2;
add.s64 %rd99, %rd791, %rd792;
ld.shared.u16 %r282, [%rd99];
add.s32 %r1007, %r282, 1;
st.shared.u16 [%rd99], %r1007;

	bfe.u32 %r951, %r1369, %r390, %r391;

	shr.u32 %r1008, %r951, 2;
and.b32 %r1009, %r951, 3;
mul.wide.u32 %rd793, %r1009, 1024;
add.s64 %rd794, %rd778, %rd793;
add.s64 %rd795, %rd794, %rd776;
mul.wide.u32 %rd796, %r1008, 2;
add.s64 %rd100, %rd795, %rd796;
ld.shared.u16 %r283, [%rd100];
add.s32 %r1010, %r283, 1;
st.shared.u16 [%rd100], %r1010;

	bfe.u32 %r955, %r1368, %r390, %r391;

	shr.u32 %r1011, %r955, 2;
and.b32 %r1012, %r955, 3;
mul.wide.u32 %rd797, %r1012, 1024;
add.s64 %rd798, %rd778, %rd797;
add.s64 %rd799, %rd798, %rd776;
mul.wide.u32 %rd800, %r1011, 2;
add.s64 %rd101, %rd799, %rd800;
ld.shared.u16 %r284, [%rd101];
add.s32 %r1013, %r284, 1;
st.shared.u16 [%rd101], %r1013;

	bfe.u32 %r959, %r1367, %r390, %r391;

	shr.u32 %r1014, %r959, 2;
and.b32 %r1015, %r959, 3;
mul.wide.u32 %rd801, %r1015, 1024;
add.s64 %rd802, %rd778, %rd801;
add.s64 %rd803, %rd802, %rd776;
mul.wide.u32 %rd804, %r1014, 2;
add.s64 %rd102, %rd803, %rd804;
ld.shared.u16 %r285, [%rd102];
add.s32 %r1016, %r285, 1;
st.shared.u16 [%rd102], %r1016;

	bfe.u32 %r963, %r1366, %r390, %r391;

	shr.u32 %r1017, %r963, 2;
and.b32 %r1018, %r963, 3;
mul.wide.u32 %rd805, %r1018, 1024;
add.s64 %rd806, %rd778, %rd805;
add.s64 %rd807, %rd806, %rd776;
mul.wide.u32 %rd808, %r1017, 2;
add.s64 %rd103, %rd807, %rd808;
ld.shared.u16 %r286, [%rd103];
add.s32 %r1019, %r286, 1;
st.shared.u16 [%rd103], %r1019;

	bfe.u32 %r967, %r1365, %r390, %r391;

	shr.u32 %r1020, %r967, 2;
and.b32 %r1021, %r967, 3;
mul.wide.u32 %rd809, %r1021, 1024;
add.s64 %rd810, %rd778, %rd809;
add.s64 %rd811, %rd810, %rd776;
mul.wide.u32 %rd812, %r1020, 2;
add.s64 %rd104, %rd811, %rd812;
ld.shared.u16 %r287, [%rd104];
add.s32 %r1022, %r287, 1;
st.shared.u16 [%rd104], %r1022;

	bfe.u32 %r971, %r1364, %r390, %r391;

	shr.u32 %r1023, %r971, 2;
and.b32 %r1024, %r971, 3;
mul.wide.u32 %rd813, %r1024, 1024;
add.s64 %rd814, %rd778, %rd813;
add.s64 %rd815, %rd814, %rd776;
mul.wide.u32 %rd816, %r1023, 2;
add.s64 %rd105, %rd815, %rd816;
ld.shared.u16 %r288, [%rd105];
add.s32 %r1025, %r288, 1;
st.shared.u16 [%rd105], %r1025;

	bfe.u32 %r975, %r1363, %r390, %r391;

	shr.u32 %r1026, %r975, 2;
and.b32 %r1027, %r975, 3;
mul.wide.u32 %rd817, %r1027, 1024;
add.s64 %rd818, %rd778, %rd817;
add.s64 %rd819, %rd818, %rd776;
mul.wide.u32 %rd820, %r1026, 2;
add.s64 %rd106, %rd819, %rd820;
ld.shared.u16 %r289, [%rd106];
add.s32 %r1028, %r289, 1;
st.shared.u16 [%rd106], %r1028;

	bfe.u32 %r979, %r1362, %r390, %r391;

	shr.u32 %r1029, %r979, 2;
and.b32 %r1030, %r979, 3;
mul.wide.u32 %rd821, %r1030, 1024;
add.s64 %rd822, %rd778, %rd821;
add.s64 %rd823, %rd822, %rd776;
mul.wide.u32 %rd824, %r1029, 2;
add.s64 %rd107, %rd823, %rd824;
ld.shared.u16 %r290, [%rd107];
add.s32 %r1031, %r290, 1;
st.shared.u16 [%rd107], %r1031;

	bfe.u32 %r983, %r1361, %r390, %r391;

	shr.u32 %r1032, %r983, 2;
and.b32 %r1033, %r983, 3;
mul.wide.u32 %rd825, %r1033, 1024;
add.s64 %rd826, %rd778, %rd825;
add.s64 %rd827, %rd826, %rd776;
mul.wide.u32 %rd828, %r1032, 2;
add.s64 %rd108, %rd827, %rd828;
ld.shared.u16 %r291, [%rd108];
add.s32 %r1034, %r291, 1;
st.shared.u16 [%rd108], %r1034;

	bfe.u32 %r987, %r1360, %r390, %r391;

	shr.u32 %r1035, %r987, 2;
and.b32 %r1036, %r987, 3;
mul.wide.u32 %rd829, %r1036, 1024;
add.s64 %rd830, %rd778, %rd829;
add.s64 %rd831, %rd830, %rd776;
mul.wide.u32 %rd832, %r1035, 2;
add.s64 %rd109, %rd831, %rd832;
ld.shared.u16 %r292, [%rd109];
add.s32 %r1037, %r292, 1;
st.shared.u16 [%rd109], %r1037;

	bfe.u32 %r991, %r1359, %r390, %r391;

	shr.u32 %r1038, %r991, 2;
and.b32 %r1039, %r991, 3;
mul.wide.u32 %rd833, %r1039, 1024;
add.s64 %rd834, %rd778, %rd833;
add.s64 %rd835, %rd834, %rd776;
mul.wide.u32 %rd836, %r1038, 2;
add.s64 %rd110, %rd835, %rd836;
ld.shared.u16 %r293, [%rd110];
add.s32 %r1040, %r293, 1;
st.shared.u16 [%rd110], %r1040;

	bfe.u32 %r995, %r1358, %r390, %r391;

	shr.u32 %r1041, %r995, 2;
and.b32 %r1042, %r995, 3;
mul.wide.u32 %rd837, %r1042, 1024;
add.s64 %rd838, %rd778, %rd837;
add.s64 %rd839, %rd838, %rd776;
mul.wide.u32 %rd840, %r1041, 2;
add.s64 %rd111, %rd839, %rd840;
ld.shared.u16 %r294, [%rd111];
add.s32 %r1043, %r294, 1;
st.shared.u16 [%rd111], %r1043;
bar.sync 0;
mul.lo.s64 %rd851, %rd96, 40;
add.s64 %rd853, %rd777, %rd851;
ld.shared.u64 %rd112, [%rd853+128];
ld.shared.u64 %rd113, [%rd853+120];
add.s64 %rd854, %rd112, %rd113;
ld.shared.u64 %rd114, [%rd853+136];
add.s64 %rd855, %rd854, %rd114;
ld.shared.u64 %rd115, [%rd853+144];
add.s64 %rd856, %rd855, %rd115;
ld.shared.u64 %rd857, [%rd853+152];
add.s64 %rd842, %rd856, %rd857;

	mov.u32 %r1044, %laneid;

	mov.u32 %r1045, 1;
mov.u32 %r1054, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd842; shfl.up.b32 lo|p, lo, %r1045, %r1054; shfl.up.b32 hi|p, hi, %r1045, %r1054; mov.b64 %rd841, {lo, hi}; @p add.u64 %rd841, %rd841, %rd842;}

	mov.u32 %r1047, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd841; shfl.up.b32 lo|p, lo, %r1047, %r1054; shfl.up.b32 hi|p, hi, %r1047, %r1054; mov.b64 %rd843, {lo, hi}; @p add.u64 %rd843, %rd843, %rd841;}

	mov.u32 %r1049, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd843; shfl.up.b32 lo|p, lo, %r1049, %r1054; shfl.up.b32 hi|p, hi, %r1049, %r1054; mov.b64 %rd845, {lo, hi}; @p add.u64 %rd845, %rd845, %rd843;}

	mov.u32 %r1051, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd845; shfl.up.b32 lo|p, lo, %r1051, %r1054; shfl.up.b32 hi|p, hi, %r1051, %r1054; mov.b64 %rd847, {lo, hi}; @p add.u64 %rd847, %rd847, %rd845;}

	mov.u32 %r1053, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd847; shfl.up.b32 lo|p, lo, %r1053, %r1054; shfl.up.b32 hi|p, hi, %r1053, %r1054; mov.b64 %rd849, {lo, hi}; @p add.u64 %rd849, %rd849, %rd847;}

	setp.ne.s32	%p102, %r1044, 31;
@%p102 bra BB47_177;

shr.s32 %r1056, %r10, 31;
shr.u32 %r1057, %r1056, 27;
add.s32 %r1058, %r10, %r1057;
shr.s32 %r1059, %r1058, 5;
mul.wide.s32 %rd858, %r1059, 8;
add.s64 %rd860, %rd777, %rd858;
st.shared.u64 [%rd860+80], %rd849;

BB47_177:
sub.s64 %rd118, %rd849, %rd842;
bar.sync 0;
and.b32 %r1060, %r10, -32;
setp.eq.s32	%p103, %r1060, 32;
ld.shared.u64 %rd862, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+80];
selp.b64	%rd863, %rd862, 0, %p103;
add.s64 %rd864, %rd118, %rd863;
ld.shared.u64 %rd865, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+88];
add.s64 %rd866, %rd865, %rd862;
setp.eq.s32	%p104, %r1060, 64;
selp.b64	%rd867, %rd866, 0, %p104;
add.s64 %rd868, %rd864, %rd867;
ld.shared.u64 %rd869, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+96];
add.s64 %rd870, %rd866, %rd869;
setp.eq.s32	%p105, %r1060, 96;
selp.b64	%rd871, %rd870, 0, %p105;
add.s64 %rd872, %rd868, %rd871;
ld.shared.u64 %rd873, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+104];
add.s64 %rd874, %rd870, %rd873;
shl.b64 %rd875, %rd874, 16;
add.s64 %rd876, %rd875, %rd872;
shl.b64 %rd877, %rd874, 32;
add.s64 %rd878, %rd877, %rd876;
shl.b64 %rd879, %rd874, 48;
add.s64 %rd880, %rd879, %rd878;
add.s64 %rd881, %rd113, %rd880;
add.s64 %rd882, %rd881, %rd112;
add.s64 %rd883, %rd882, %rd114;
add.s64 %rd884, %rd883, %rd115;
mul.wide.s32 %rd885, %r10, 40;
add.s64 %rd886, %rd777, %rd885;
st.shared.u64 [%rd886+120], %rd880;
st.shared.u64 [%rd886+128], %rd881;
st.shared.u64 [%rd886+136], %rd882;
st.shared.u64 [%rd886+144], %rd883;
st.shared.u64 [%rd886+152], %rd884;
bar.sync 0;
ld.shared.u16 %r1062, [%rd97];
add.s32 %r296, %r1062, %r280;
ld.shared.u16 %r1063, [%rd98];
add.s32 %r297, %r1063, %r281;
ld.shared.u16 %r1064, [%rd99];
add.s32 %r298, %r1064, %r282;
ld.shared.u16 %r1065, [%rd100];
add.s32 %r299, %r1065, %r283;
ld.shared.u16 %r1066, [%rd101];
add.s32 %r300, %r1066, %r284;
ld.shared.u16 %r1067, [%rd102];
add.s32 %r301, %r1067, %r285;
ld.shared.u16 %r1068, [%rd103];
add.s32 %r302, %r1068, %r286;
ld.shared.u16 %r1069, [%rd104];
add.s32 %r303, %r1069, %r287;
ld.shared.u16 %r1070, [%rd105];
add.s32 %r304, %r1070, %r288;
ld.shared.u16 %r1071, [%rd106];
add.s32 %r305, %r1071, %r289;
ld.shared.u16 %r1072, [%rd107];
add.s32 %r306, %r1072, %r290;
ld.shared.u16 %r1073, [%rd108];
add.s32 %r307, %r1073, %r291;
ld.shared.u16 %r1074, [%rd109];
add.s32 %r308, %r1074, %r292;
ld.shared.u16 %r1075, [%rd110];
add.s32 %r309, %r1075, %r293;
ld.shared.u16 %r1076, [%rd111];
add.s32 %r310, %r1076, %r294;
setp.gt.s32	%p106, %r10, 15;
@%p106 bra BB47_179;

and.b32 %r1078, %r10, 3;
shr.s32 %r1079, %r10, 2;
add.s32 %r1080, %r1078, 1;
mul.wide.u32 %rd887, %r1080, 1024;
add.s64 %rd889, %rd777, %rd887;
mul.wide.s32 %rd890, %r1079, 2;
add.s64 %rd891, %rd889, %rd890;
ld.shared.u16 %r1373, [%rd891+120];

BB47_179:
@%p9 bra BB47_181;

mov.u32 %r1301, 0;
mov.u32 %r1300, 1;

	shfl.up.b32 %r1082, %r1373, %r1300, %r1301;

	setp.eq.s32	%p108, %r10, 0;
selp.b32	%r1087, 0, %r1082, %p108;
sub.s32 %r1088, %r1343, %r1087;
mul.wide.u32 %rd892, %r10, 4;
add.s64 %rd894, %rd777, %rd892;
st.shared.u32 [%rd894], %r1088;

BB47_181:
bar.sync 0;
mul.wide.u32 %rd895, %r296, 4;
add.s64 %rd897, %rd777, 72;
add.s64 %rd119, %rd897, %rd895;
st.shared.u32 [%rd119], %r251;
mul.wide.u32 %rd898, %r297, 4;
add.s64 %rd120, %rd897, %rd898;
st.shared.u32 [%rd120], %r1371;
mul.wide.u32 %rd899, %r298, 4;
add.s64 %rd121, %rd897, %rd899;
st.shared.u32 [%rd121], %r1370;
mul.wide.u32 %rd900, %r299, 4;
add.s64 %rd122, %rd897, %rd900;
st.shared.u32 [%rd122], %r1369;
mul.wide.u32 %rd901, %r300, 4;
add.s64 %rd123, %rd897, %rd901;
st.shared.u32 [%rd123], %r1368;
mul.wide.u32 %rd902, %r301, 4;
add.s64 %rd124, %rd897, %rd902;
st.shared.u32 [%rd124], %r1367;
mul.wide.u32 %rd903, %r302, 4;
add.s64 %rd125, %rd897, %rd903;
st.shared.u32 [%rd125], %r1366;
mul.wide.u32 %rd904, %r303, 4;
add.s64 %rd126, %rd897, %rd904;
st.shared.u32 [%rd126], %r1365;
mul.wide.u32 %rd905, %r304, 4;
add.s64 %rd127, %rd897, %rd905;
st.shared.u32 [%rd127], %r1364;
mul.wide.u32 %rd906, %r305, 4;
add.s64 %rd128, %rd897, %rd906;
st.shared.u32 [%rd128], %r1363;
mul.wide.u32 %rd907, %r306, 4;
add.s64 %rd129, %rd897, %rd907;
st.shared.u32 [%rd129], %r1362;
mul.wide.u32 %rd908, %r307, 4;
add.s64 %rd130, %rd897, %rd908;
st.shared.u32 [%rd130], %r1361;
mul.wide.u32 %rd909, %r308, 4;
add.s64 %rd131, %rd897, %rd909;
st.shared.u32 [%rd131], %r1360;
mul.wide.u32 %rd910, %r309, 4;
add.s64 %rd132, %rd897, %rd910;
st.shared.u32 [%rd132], %r1359;
mul.wide.u32 %rd911, %r310, 4;
add.s64 %rd133, %rd897, %rd911;
st.shared.u32 [%rd133], %r1358;
bar.sync 0;
ld.param.u32 %r1298, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r1297, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EiiiE21PtxAltDownsweepPolicyELb0EiiiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
mul.wide.s32 %rd912, %r10, 4;
add.s64 %rd914, %rd777, %rd912;
ld.shared.u32 %r313, [%rd914+72];
add.s32 %r314, %r10, 128;
ld.shared.u32 %r315, [%rd914+584];
ld.shared.u32 %r316, [%rd914+1096];
ld.shared.u32 %r317, [%rd914+1608];
ld.shared.u32 %r318, [%rd914+2120];
ld.shared.u32 %r319, [%rd914+2632];
ld.shared.u32 %r320, [%rd914+3144];
ld.shared.u32 %r321, [%rd914+3656];
ld.shared.u32 %r322, [%rd914+4168];
ld.shared.u32 %r323, [%rd914+4680];
ld.shared.u32 %r324, [%rd914+5192];
ld.shared.u32 %r325, [%rd914+5704];
ld.shared.u32 %r326, [%rd914+6216];
ld.shared.u32 %r327, [%rd914+6728];
ld.shared.u32 %r328, [%rd914+7240];

	bfe.u32 %r1089, %r313, %r1297, %r1298;

	mul.wide.u32 %rd915, %r1089, 4;
add.s64 %rd916, %rd777, %rd915;
ld.shared.u32 %r329, [%rd916];

	bfe.u32 %r1093, %r315, %r1297, %r1298;

	mul.wide.u32 %rd917, %r1093, 4;
add.s64 %rd918, %rd777, %rd917;
ld.shared.u32 %r330, [%rd918];

	bfe.u32 %r1097, %r316, %r1297, %r1298;

	mul.wide.u32 %rd919, %r1097, 4;
add.s64 %rd920, %rd777, %rd919;
ld.shared.u32 %r331, [%rd920];

	bfe.u32 %r1101, %r317, %r1297, %r1298;

	mul.wide.u32 %rd921, %r1101, 4;
add.s64 %rd922, %rd777, %rd921;
ld.shared.u32 %r332, [%rd922];

	bfe.u32 %r1105, %r318, %r1297, %r1298;

	mul.wide.u32 %rd923, %r1105, 4;
add.s64 %rd924, %rd777, %rd923;
ld.shared.u32 %r333, [%rd924];

	bfe.u32 %r1109, %r319, %r1297, %r1298;

	mul.wide.u32 %rd925, %r1109, 4;
add.s64 %rd926, %rd777, %rd925;
ld.shared.u32 %r334, [%rd926];

	bfe.u32 %r1113, %r320, %r1297, %r1298;

	mul.wide.u32 %rd927, %r1113, 4;
add.s64 %rd928, %rd777, %rd927;
ld.shared.u32 %r335, [%rd928];

	bfe.u32 %r1117, %r321, %r1297, %r1298;

	mul.wide.u32 %rd929, %r1117, 4;
add.s64 %rd930, %rd777, %rd929;
ld.shared.u32 %r336, [%rd930];

	bfe.u32 %r1121, %r322, %r1297, %r1298;

	mul.wide.u32 %rd931, %r1121, 4;
add.s64 %rd932, %rd777, %rd931;
ld.shared.u32 %r337, [%rd932];

	bfe.u32 %r1125, %r323, %r1297, %r1298;

	mul.wide.u32 %rd933, %r1125, 4;
add.s64 %rd934, %rd777, %rd933;
ld.shared.u32 %r338, [%rd934];

	bfe.u32 %r1129, %r324, %r1297, %r1298;

	mul.wide.u32 %rd935, %r1129, 4;
add.s64 %rd936, %rd777, %rd935;
ld.shared.u32 %r339, [%rd936];

	bfe.u32 %r1133, %r325, %r1297, %r1298;

	mul.wide.u32 %rd937, %r1133, 4;
add.s64 %rd938, %rd777, %rd937;
ld.shared.u32 %r340, [%rd938];

	bfe.u32 %r1137, %r326, %r1297, %r1298;

	mul.wide.u32 %rd939, %r1137, 4;
add.s64 %rd940, %rd777, %rd939;
ld.shared.u32 %r341, [%rd940];

	bfe.u32 %r1141, %r327, %r1297, %r1298;

	mul.wide.u32 %rd941, %r1141, 4;
add.s64 %rd942, %rd777, %rd941;
ld.shared.u32 %r342, [%rd942];

	bfe.u32 %r1145, %r328, %r1297, %r1298;

	mul.wide.u32 %rd943, %r1145, 4;
add.s64 %rd944, %rd777, %rd943;
ld.shared.u32 %r343, [%rd944];
setp.ge.s32	%p109, %r10, %r247;
@%p109 bra BB47_183;

xor.b32 %r1150, %r313, -2147483648;
add.s32 %r1152, %r10, %r329;
mul.wide.s32 %rd946, %r1152, 4;
add.s64 %rd947, %rd2, %rd946;
st.global.u32 [%rd947], %r1150;

BB47_183:
setp.ge.s32	%p110, %r314, %r247;
@%p110 bra BB47_185;

xor.b32 %r1153, %r315, -2147483648;
add.s32 %r1154, %r314, %r330;
mul.wide.s32 %rd949, %r1154, 4;
add.s64 %rd950, %rd2, %rd949;
st.global.u32 [%rd950], %r1153;

BB47_185:
add.s32 %r1155, %r314, 128;
setp.ge.s32	%p111, %r1155, %r247;
@%p111 bra BB47_187;

xor.b32 %r1156, %r316, -2147483648;
add.s32 %r1157, %r314, %r331;
add.s32 %r1158, %r1157, 128;
mul.wide.s32 %rd952, %r1158, 4;
add.s64 %rd953, %rd2, %rd952;
st.global.u32 [%rd953], %r1156;

BB47_187:
add.s32 %r1159, %r314, 256;
setp.ge.s32	%p112, %r1159, %r247;
@%p112 bra BB47_189;

xor.b32 %r1160, %r317, -2147483648;
add.s32 %r1161, %r314, %r332;
add.s32 %r1162, %r1161, 256;
mul.wide.s32 %rd955, %r1162, 4;
add.s64 %rd956, %rd2, %rd955;
st.global.u32 [%rd956], %r1160;

BB47_189:
add.s32 %r1163, %r314, 384;
setp.ge.s32	%p113, %r1163, %r247;
@%p113 bra BB47_191;

xor.b32 %r1164, %r318, -2147483648;
add.s32 %r1165, %r314, %r333;
add.s32 %r1166, %r1165, 384;
mul.wide.s32 %rd958, %r1166, 4;
add.s64 %rd959, %rd2, %rd958;
st.global.u32 [%rd959], %r1164;

BB47_191:
add.s32 %r1167, %r314, 512;
setp.ge.s32	%p114, %r1167, %r247;
@%p114 bra BB47_193;

xor.b32 %r1168, %r319, -2147483648;
add.s32 %r1169, %r314, %r334;
add.s32 %r1170, %r1169, 512;
mul.wide.s32 %rd961, %r1170, 4;
add.s64 %rd962, %rd2, %rd961;
st.global.u32 [%rd962], %r1168;

BB47_193:
add.s32 %r1171, %r314, 640;
setp.ge.s32	%p115, %r1171, %r247;
@%p115 bra BB47_195;

xor.b32 %r1172, %r320, -2147483648;
add.s32 %r1173, %r314, %r335;
add.s32 %r1174, %r1173, 640;
mul.wide.s32 %rd964, %r1174, 4;
add.s64 %rd965, %rd2, %rd964;
st.global.u32 [%rd965], %r1172;

BB47_195:
add.s32 %r1175, %r314, 768;
setp.ge.s32	%p116, %r1175, %r247;
@%p116 bra BB47_197;

xor.b32 %r1176, %r321, -2147483648;
add.s32 %r1177, %r314, %r336;
add.s32 %r1178, %r1177, 768;
mul.wide.s32 %rd967, %r1178, 4;
add.s64 %rd968, %rd2, %rd967;
st.global.u32 [%rd968], %r1176;

BB47_197:
add.s32 %r1179, %r314, 896;
setp.ge.s32	%p117, %r1179, %r247;
@%p117 bra BB47_199;

xor.b32 %r1180, %r322, -2147483648;
add.s32 %r1181, %r314, %r337;
add.s32 %r1182, %r1181, 896;
mul.wide.s32 %rd970, %r1182, 4;
add.s64 %rd971, %rd2, %rd970;
st.global.u32 [%rd971], %r1180;

BB47_199:
add.s32 %r1183, %r314, 1024;
setp.ge.s32	%p118, %r1183, %r247;
@%p118 bra BB47_201;

xor.b32 %r1184, %r323, -2147483648;
add.s32 %r1185, %r314, %r338;
add.s32 %r1186, %r1185, 1024;
mul.wide.s32 %rd973, %r1186, 4;
add.s64 %rd974, %rd2, %rd973;
st.global.u32 [%rd974], %r1184;

BB47_201:
add.s32 %r1187, %r314, 1152;
setp.ge.s32	%p119, %r1187, %r247;
@%p119 bra BB47_203;

xor.b32 %r1188, %r324, -2147483648;
add.s32 %r1189, %r314, %r339;
add.s32 %r1190, %r1189, 1152;
mul.wide.s32 %rd976, %r1190, 4;
add.s64 %rd977, %rd2, %rd976;
st.global.u32 [%rd977], %r1188;

BB47_203:
add.s32 %r1191, %r314, 1280;
setp.ge.s32	%p120, %r1191, %r247;
@%p120 bra BB47_205;

xor.b32 %r1192, %r325, -2147483648;
add.s32 %r1193, %r314, %r340;
add.s32 %r1194, %r1193, 1280;
mul.wide.s32 %rd979, %r1194, 4;
add.s64 %rd980, %rd2, %rd979;
st.global.u32 [%rd980], %r1192;

BB47_205:
add.s32 %r1195, %r314, 1408;
setp.ge.s32	%p121, %r1195, %r247;
@%p121 bra BB47_207;

xor.b32 %r1196, %r326, -2147483648;
add.s32 %r1197, %r314, %r341;
add.s32 %r1198, %r1197, 1408;
mul.wide.s32 %rd982, %r1198, 4;
add.s64 %rd983, %rd2, %rd982;
st.global.u32 [%rd983], %r1196;

BB47_207:
add.s32 %r1199, %r314, 1536;
setp.ge.s32	%p122, %r1199, %r247;
@%p122 bra BB47_209;

xor.b32 %r1200, %r327, -2147483648;
add.s32 %r1201, %r314, %r342;
add.s32 %r1202, %r1201, 1536;
mul.wide.s32 %rd985, %r1202, 4;
add.s64 %rd986, %rd2, %rd985;
st.global.u32 [%rd986], %r1200;

BB47_209:
add.s32 %r1203, %r314, 1664;
setp.ge.s32	%p123, %r1203, %r247;
@%p123 bra BB47_211;

xor.b32 %r1204, %r328, -2147483648;
add.s32 %r1205, %r314, %r343;
add.s32 %r1206, %r1205, 1664;
mul.wide.s32 %rd988, %r1206, 4;
add.s64 %rd989, %rd2, %rd988;
st.global.u32 [%rd989], %r1204;

BB47_211:
setp.gt.s32	%p5, %r248, 0;
bar.sync 0;
@!%p5 bra BB47_213;
bra.uni BB47_212;

BB47_212:
mul.lo.s32 %r1299, %r10, 15;
cvt.s64.s32	%rd991, %r1299;
add.s64 %rd992, %rd991, %rd95;
shl.b64 %rd993, %rd992, 2;
add.s64 %rd990, %rd136, %rd993;

	ld.global.nc.u32 %r1374, [%rd990];


BB47_213:
@%p88 bra BB47_215;

mad.lo.s32 %r1212, %r10, 15, 1;
cvt.s64.s32	%rd995, %r1212;
add.s64 %rd996, %rd995, %rd95;
shl.b64 %rd997, %rd996, 2;
add.s64 %rd994, %rd136, %rd997;

	ld.global.nc.u32 %r1375, [%rd994];


BB47_215:
@%p89 bra BB47_217;

mad.lo.s32 %r1215, %r10, 15, 2;
cvt.s64.s32	%rd999, %r1215;
add.s64 %rd1000, %rd999, %rd95;
shl.b64 %rd1001, %rd1000, 2;
add.s64 %rd998, %rd136, %rd1001;

	ld.global.nc.u32 %r1376, [%rd998];


BB47_217:
@%p90 bra BB47_219;

mad.lo.s32 %r1218, %r10, 15, 3;
cvt.s64.s32	%rd1003, %r1218;
add.s64 %rd1004, %rd1003, %rd95;
shl.b64 %rd1005, %rd1004, 2;
add.s64 %rd1002, %rd136, %rd1005;

	ld.global.nc.u32 %r1377, [%rd1002];


BB47_219:
@%p91 bra BB47_221;

mad.lo.s32 %r1221, %r10, 15, 4;
cvt.s64.s32	%rd1007, %r1221;
add.s64 %rd1008, %rd1007, %rd95;
shl.b64 %rd1009, %rd1008, 2;
add.s64 %rd1006, %rd136, %rd1009;

	ld.global.nc.u32 %r1378, [%rd1006];


BB47_221:
@%p92 bra BB47_223;

mad.lo.s32 %r1224, %r10, 15, 5;
cvt.s64.s32	%rd1011, %r1224;
add.s64 %rd1012, %rd1011, %rd95;
shl.b64 %rd1013, %rd1012, 2;
add.s64 %rd1010, %rd136, %rd1013;

	ld.global.nc.u32 %r1379, [%rd1010];


BB47_223:
@%p93 bra BB47_225;

mad.lo.s32 %r1227, %r10, 15, 6;
cvt.s64.s32	%rd1015, %r1227;
add.s64 %rd1016, %rd1015, %rd95;
shl.b64 %rd1017, %rd1016, 2;
add.s64 %rd1014, %rd136, %rd1017;

	ld.global.nc.u32 %r1380, [%rd1014];


BB47_225:
@%p94 bra BB47_227;

mad.lo.s32 %r1230, %r10, 15, 7;
cvt.s64.s32	%rd1019, %r1230;
add.s64 %rd1020, %rd1019, %rd95;
shl.b64 %rd1021, %rd1020, 2;
add.s64 %rd1018, %rd136, %rd1021;

	ld.global.nc.u32 %r1381, [%rd1018];


BB47_227:
@%p95 bra BB47_229;

mad.lo.s32 %r1233, %r10, 15, 8;
cvt.s64.s32	%rd1023, %r1233;
add.s64 %rd1024, %rd1023, %rd95;
shl.b64 %rd1025, %rd1024, 2;
add.s64 %rd1022, %rd136, %rd1025;

	ld.global.nc.u32 %r1382, [%rd1022];


BB47_229:
@%p96 bra BB47_231;

mad.lo.s32 %r1236, %r10, 15, 9;
cvt.s64.s32	%rd1027, %r1236;
add.s64 %rd1028, %rd1027, %rd95;
shl.b64 %rd1029, %rd1028, 2;
add.s64 %rd1026, %rd136, %rd1029;

	ld.global.nc.u32 %r1383, [%rd1026];


BB47_231:
@%p97 bra BB47_233;

mad.lo.s32 %r1239, %r10, 15, 10;
cvt.s64.s32	%rd1031, %r1239;
add.s64 %rd1032, %rd1031, %rd95;
shl.b64 %rd1033, %rd1032, 2;
add.s64 %rd1030, %rd136, %rd1033;

	ld.global.nc.u32 %r1384, [%rd1030];


BB47_233:
@%p98 bra BB47_235;

mad.lo.s32 %r1242, %r10, 15, 11;
cvt.s64.s32	%rd1035, %r1242;
add.s64 %rd1036, %rd1035, %rd95;
shl.b64 %rd1037, %rd1036, 2;
add.s64 %rd1034, %rd136, %rd1037;

	ld.global.nc.u32 %r1385, [%rd1034];


BB47_235:
@%p99 bra BB47_237;

mad.lo.s32 %r1245, %r10, 15, 12;
cvt.s64.s32	%rd1039, %r1245;
add.s64 %rd1040, %rd1039, %rd95;
shl.b64 %rd1041, %rd1040, 2;
add.s64 %rd1038, %rd136, %rd1041;

	ld.global.nc.u32 %r1386, [%rd1038];


BB47_237:
@%p100 bra BB47_239;

mad.lo.s32 %r1248, %r10, 15, 13;
cvt.s64.s32	%rd1043, %r1248;
add.s64 %rd1044, %rd1043, %rd95;
shl.b64 %rd1045, %rd1044, 2;
add.s64 %rd1042, %rd136, %rd1045;

	ld.global.nc.u32 %r1387, [%rd1042];


BB47_239:
@%p101 bra BB47_241;

mad.lo.s32 %r1251, %r10, 15, 14;
cvt.s64.s32	%rd1047, %r1251;
add.s64 %rd1048, %rd1047, %rd95;
shl.b64 %rd1049, %rd1048, 2;
add.s64 %rd1046, %rd136, %rd1049;

	ld.global.nc.u32 %r1388, [%rd1046];


BB47_241:
setp.lt.s32	%p6, %r10, %r247;
bar.sync 0;
st.shared.u32 [%rd119], %r1374;
st.shared.u32 [%rd120], %r1375;
st.shared.u32 [%rd121], %r1376;
st.shared.u32 [%rd122], %r1377;
st.shared.u32 [%rd123], %r1378;
st.shared.u32 [%rd124], %r1379;
st.shared.u32 [%rd125], %r1380;
st.shared.u32 [%rd126], %r1381;
st.shared.u32 [%rd127], %r1382;
st.shared.u32 [%rd128], %r1383;
st.shared.u32 [%rd129], %r1384;
st.shared.u32 [%rd130], %r1385;
st.shared.u32 [%rd131], %r1386;
st.shared.u32 [%rd132], %r1387;
st.shared.u32 [%rd133], %r1388;
bar.sync 0;
ld.shared.u32 %r375, [%rd914+584];
ld.shared.u32 %r376, [%rd914+1096];
ld.shared.u32 %r377, [%rd914+1608];
ld.shared.u32 %r378, [%rd914+2120];
ld.shared.u32 %r379, [%rd914+2632];
ld.shared.u32 %r380, [%rd914+3144];
ld.shared.u32 %r381, [%rd914+3656];
ld.shared.u32 %r382, [%rd914+4168];
ld.shared.u32 %r383, [%rd914+4680];
ld.shared.u32 %r384, [%rd914+5192];
ld.shared.u32 %r385, [%rd914+5704];
ld.shared.u32 %r386, [%rd914+6216];
ld.shared.u32 %r387, [%rd914+6728];
ld.shared.u32 %r388, [%rd914+7240];
@!%p6 bra BB47_243;
bra.uni BB47_242;

BB47_242:
ld.shared.u32 %r1253, [%rd914+72];
add.s32 %r1254, %r10, %r329;
mul.wide.s32 %rd1057, %r1254, 4;
add.s64 %rd1058, %rd1, %rd1057;
st.global.u32 [%rd1058], %r1253;

BB47_243:
@%p110 bra BB47_245;

add.s32 %r1255, %r314, %r330;
mul.wide.s32 %rd1060, %r1255, 4;
add.s64 %rd1061, %rd1, %rd1060;
st.global.u32 [%rd1061], %r375;

BB47_245:
@%p111 bra BB47_247;

add.s32 %r1257, %r314, %r331;
add.s32 %r1258, %r1257, 128;
mul.wide.s32 %rd1063, %r1258, 4;
add.s64 %rd1064, %rd1, %rd1063;
st.global.u32 [%rd1064], %r376;

BB47_247:
@%p112 bra BB47_249;

add.s32 %r1260, %r314, %r332;
add.s32 %r1261, %r1260, 256;
mul.wide.s32 %rd1066, %r1261, 4;
add.s64 %rd1067, %rd1, %rd1066;
st.global.u32 [%rd1067], %r377;

BB47_249:
@%p113 bra BB47_251;

add.s32 %r1263, %r314, %r333;
add.s32 %r1264, %r1263, 384;
mul.wide.s32 %rd1069, %r1264, 4;
add.s64 %rd1070, %rd1, %rd1069;
st.global.u32 [%rd1070], %r378;

BB47_251:
@%p114 bra BB47_253;

add.s32 %r1266, %r314, %r334;
add.s32 %r1267, %r1266, 512;
mul.wide.s32 %rd1072, %r1267, 4;
add.s64 %rd1073, %rd1, %rd1072;
st.global.u32 [%rd1073], %r379;

BB47_253:
@%p115 bra BB47_255;

add.s32 %r1269, %r314, %r335;
add.s32 %r1270, %r1269, 640;
mul.wide.s32 %rd1075, %r1270, 4;
add.s64 %rd1076, %rd1, %rd1075;
st.global.u32 [%rd1076], %r380;

BB47_255:
@%p116 bra BB47_257;

add.s32 %r1272, %r314, %r336;
add.s32 %r1273, %r1272, 768;
mul.wide.s32 %rd1078, %r1273, 4;
add.s64 %rd1079, %rd1, %rd1078;
st.global.u32 [%rd1079], %r381;

BB47_257:
@%p117 bra BB47_259;

add.s32 %r1275, %r314, %r337;
add.s32 %r1276, %r1275, 896;
mul.wide.s32 %rd1081, %r1276, 4;
add.s64 %rd1082, %rd1, %rd1081;
st.global.u32 [%rd1082], %r382;

BB47_259:
@%p118 bra BB47_261;

add.s32 %r1278, %r314, %r338;
add.s32 %r1279, %r1278, 1024;
mul.wide.s32 %rd1084, %r1279, 4;
add.s64 %rd1085, %rd1, %rd1084;
st.global.u32 [%rd1085], %r383;

BB47_261:
@%p119 bra BB47_263;

add.s32 %r1281, %r314, %r339;
add.s32 %r1282, %r1281, 1152;
mul.wide.s32 %rd1087, %r1282, 4;
add.s64 %rd1088, %rd1, %rd1087;
st.global.u32 [%rd1088], %r384;

BB47_263:
@%p120 bra BB47_265;

add.s32 %r1284, %r314, %r340;
add.s32 %r1285, %r1284, 1280;
mul.wide.s32 %rd1090, %r1285, 4;
add.s64 %rd1091, %rd1, %rd1090;
st.global.u32 [%rd1091], %r385;

BB47_265:
@%p121 bra BB47_267;

add.s32 %r1287, %r314, %r341;
add.s32 %r1288, %r1287, 1408;
mul.wide.s32 %rd1093, %r1288, 4;
add.s64 %rd1094, %rd1, %rd1093;
st.global.u32 [%rd1094], %r386;

BB47_267:
@%p122 bra BB47_269;

add.s32 %r1290, %r314, %r342;
add.s32 %r1291, %r1290, 1536;
mul.wide.s32 %rd1096, %r1291, 4;
add.s64 %rd1097, %rd1, %rd1096;
st.global.u32 [%rd1097], %r387;

BB47_269:
@%p123 bra BB47_271;

add.s32 %r1293, %r314, %r343;
add.s32 %r1294, %r1293, 1664;
mul.wide.s32 %rd1099, %r1294, 4;
add.s64 %rd1100, %rd1, %rd1099;
st.global.u32 [%rd1100], %r388;

BB47_271:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<95>;
.reg .b32 %r<357>;
.reg .b64 %rd<272>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_250320_74_non_const_temp_storage[4224];

ld.param.u64 %rd27, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd28, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r79, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r80, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r88, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r86, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r84, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r83, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r82, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r82;
@%p3 bra BB48_3;
bra.uni BB48_1;

BB48_3:
mul.lo.s32 %r346, %r1, %r83;
add.s32 %r333, %r346, %r83;
bra.uni BB48_4;

BB48_1:
mov.u32 %r333, %r89;
mov.u32 %r346, %r88;
setp.ge.s32	%p4, %r1, %r81;
@%p4 bra BB48_4;

mad.lo.s32 %r346, %r1, %r84, %r85;
add.s32 %r90, %r346, %r84;
min.s32 %r333, %r90, %r86;

BB48_4:
mov.u32 %r8, %r346;
mov.u32 %r99, %tid.x;
mul.wide.u32 %rd29, %r99, 4;
mov.u64 %rd30, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE16PtxUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_250320_74_non_const_temp_storage;
add.s64 %rd31, %rd30, %rd29;
mov.u32 %r355, 0;
st.shared.u32 [%rd31], %r355;
st.shared.u32 [%rd31+512], %r355;
st.shared.u32 [%rd31+1024], %r355;
st.shared.u32 [%rd31+1536], %r355;
st.shared.u32 [%rd31+2048], %r355;
st.shared.u32 [%rd31+2560], %r355;
st.shared.u32 [%rd31+3072], %r355;
st.shared.u32 [%rd31+3584], %r355;
add.s32 %r100, %r8, 32256;
setp.gt.s32	%p5, %r100, %r333;
mov.u32 %r351, %r355;
mov.u32 %r350, %r355;
mov.u32 %r349, %r355;
mov.u32 %r348, %r355;
mov.u32 %r354, %r355;
mov.u32 %r353, %r355;
mov.u32 %r352, %r355;
mov.u32 %r345, %r8;
@%p5 bra BB48_13;

add.s32 %r335, %r8, 31360;
mov.u32 %r355, 0;
mov.u32 %r351, %r355;
mov.u32 %r350, %r355;
mov.u32 %r349, %r355;
mov.u32 %r348, %r355;
mov.u32 %r354, %r355;
mov.u32 %r353, %r355;
mov.u32 %r352, %r355;
mov.u32 %r334, %r355;

BB48_6:
mov.u32 %r20, %r335;
add.s32 %r111, %r8, %r334;
mul.wide.s32 %rd32, %r99, 8;
add.s64 %rd33, %rd27, %rd32;
mul.wide.s32 %rd34, %r111, 8;
add.s64 %rd270, %rd33, %rd34;
mov.u32 %r336, -36;

BB48_7:

	ld.global.nc.u64 %rd35, [%rd270];

	add.s64 %rd38, %rd270, 1024;

	ld.global.nc.u64 %rd37, [%rd38];

	add.s64 %rd40, %rd270, 2048;

	ld.global.nc.u64 %rd39, [%rd40];

	add.s64 %rd42, %rd270, 3072;

	ld.global.nc.u64 %rd41, [%rd42];

	add.s64 %rd44, %rd270, 4096;

	ld.global.nc.u64 %rd43, [%rd44];

	add.s64 %rd46, %rd270, 5120;

	ld.global.nc.u64 %rd45, [%rd46];

	add.s64 %rd48, %rd270, 6144;

	ld.global.nc.u64 %rd47, [%rd48];

	bar.sync 0;
xor.b64 %rd49, %rd35, -9223372036854775808;
shr.u64 %rd50, %rd49, %r79;
mov.u64 %rd51, 1;
shl.b64 %rd52, %rd51, %r80;
add.s64 %rd53, %rd52, 4294967295;
and.b64 %rd54, %rd53, %rd50;
and.b64 %rd55, %rd54, 3;
shl.b64 %rd56, %rd54, 7;
and.b64 %rd57, %rd56, 549755813376;
add.s64 %rd59, %rd30, %rd57;
add.s64 %rd61, %rd59, %rd29;
add.s64 %rd62, %rd61, %rd55;
ld.shared.u8 %rs1, [%rd62];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd62], %rs2;
xor.b64 %rd63, %rd37, -9223372036854775808;
shr.u64 %rd64, %rd63, %r79;
and.b64 %rd65, %rd53, %rd64;
and.b64 %rd66, %rd65, 3;
shl.b64 %rd67, %rd65, 7;
and.b64 %rd68, %rd67, 549755813376;
add.s64 %rd69, %rd30, %rd68;
add.s64 %rd70, %rd69, %rd29;
add.s64 %rd71, %rd70, %rd66;
ld.shared.u8 %rs3, [%rd71];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd71], %rs4;
xor.b64 %rd72, %rd39, -9223372036854775808;
shr.u64 %rd73, %rd72, %r79;
and.b64 %rd74, %rd53, %rd73;
and.b64 %rd75, %rd74, 3;
shl.b64 %rd76, %rd74, 7;
and.b64 %rd77, %rd76, 549755813376;
add.s64 %rd78, %rd30, %rd77;
add.s64 %rd79, %rd78, %rd29;
add.s64 %rd80, %rd79, %rd75;
ld.shared.u8 %rs5, [%rd80];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd80], %rs6;
xor.b64 %rd81, %rd41, -9223372036854775808;
shr.u64 %rd82, %rd81, %r79;
and.b64 %rd83, %rd53, %rd82;
and.b64 %rd84, %rd83, 3;
shl.b64 %rd85, %rd83, 7;
and.b64 %rd86, %rd85, 549755813376;
add.s64 %rd87, %rd30, %rd86;
add.s64 %rd88, %rd87, %rd29;
add.s64 %rd89, %rd88, %rd84;
ld.shared.u8 %rs7, [%rd89];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd89], %rs8;
xor.b64 %rd90, %rd43, -9223372036854775808;
shr.u64 %rd91, %rd90, %r79;
and.b64 %rd92, %rd53, %rd91;
and.b64 %rd93, %rd92, 3;
shl.b64 %rd94, %rd92, 7;
and.b64 %rd95, %rd94, 549755813376;
add.s64 %rd96, %rd30, %rd95;
add.s64 %rd97, %rd96, %rd29;
add.s64 %rd98, %rd97, %rd93;
ld.shared.u8 %rs9, [%rd98];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd98], %rs10;
xor.b64 %rd99, %rd45, -9223372036854775808;
shr.u64 %rd100, %rd99, %r79;
and.b64 %rd101, %rd53, %rd100;
and.b64 %rd102, %rd101, 3;
shl.b64 %rd103, %rd101, 7;
and.b64 %rd104, %rd103, 549755813376;
add.s64 %rd105, %rd30, %rd104;
add.s64 %rd106, %rd105, %rd29;
add.s64 %rd107, %rd106, %rd102;
ld.shared.u8 %rs11, [%rd107];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd107], %rs12;
xor.b64 %rd108, %rd47, -9223372036854775808;
shr.u64 %rd109, %rd108, %r79;
and.b64 %rd110, %rd53, %rd109;
and.b64 %rd111, %rd110, 3;
shl.b64 %rd112, %rd110, 7;
and.b64 %rd113, %rd112, 549755813376;
add.s64 %rd114, %rd30, %rd113;
add.s64 %rd115, %rd114, %rd29;
add.s64 %rd116, %rd115, %rd111;
ld.shared.u8 %rs13, [%rd116];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd116], %rs14;
add.s64 %rd270, %rd270, 7168;
add.s32 %r336, %r336, 1;
setp.ne.s32	%p6, %r336, 0;
@%p6 bra BB48_7;

setp.lt.u32	%p1, %r99, 256;
bar.sync 0;
@!%p1 bra BB48_10;
bra.uni BB48_9;

BB48_9:
shr.u32 %r116, %r99, 5;
and.b32 %r117, %r99, 31;
mul.wide.u32 %rd117, %r116, 512;
add.s64 %rd119, %rd30, %rd117;
mul.wide.u32 %rd120, %r117, 4;
add.s64 %rd121, %rd119, %rd120;
ld.shared.v4.u8 {%rs15, %rs16, %rs17, %rs18}, [%rd121];
cvt.u32.u16	%r118, %rs18;
cvt.u32.u16	%r119, %rs17;
cvt.u32.u16	%r120, %rs16;
cvt.u32.u16	%r121, %rs15;
add.s32 %r122, %r351, %r121;
add.s32 %r123, %r350, %r120;
add.s32 %r124, %r349, %r119;
add.s32 %r125, %r348, %r118;
ld.shared.v4.u8 {%rs19, %rs20, %rs21, %rs22}, [%rd121+128];
cvt.u32.u16	%r126, %rs22;
cvt.u32.u16	%r127, %rs21;
cvt.u32.u16	%r128, %rs20;
cvt.u32.u16	%r129, %rs19;
add.s32 %r130, %r122, %r129;
add.s32 %r131, %r123, %r128;
add.s32 %r132, %r124, %r127;
add.s32 %r133, %r125, %r126;
ld.shared.v4.u8 {%rs23, %rs24, %rs25, %rs26}, [%rd121+256];
cvt.u32.u16	%r134, %rs26;
cvt.u32.u16	%r135, %rs25;
cvt.u32.u16	%r136, %rs24;
cvt.u32.u16	%r137, %rs23;
add.s32 %r138, %r130, %r137;
add.s32 %r139, %r131, %r136;
add.s32 %r140, %r132, %r135;
add.s32 %r141, %r133, %r134;
ld.shared.v4.u8 {%rs27, %rs28, %rs29, %rs30}, [%rd121+384];
cvt.u32.u16	%r142, %rs30;
cvt.u32.u16	%r143, %rs29;
cvt.u32.u16	%r144, %rs28;
cvt.u32.u16	%r145, %rs27;
add.s32 %r351, %r138, %r145;
add.s32 %r350, %r139, %r144;
add.s32 %r349, %r140, %r143;
add.s32 %r348, %r141, %r142;

BB48_10:
shr.u32 %r147, %r99, 5;
add.s32 %r148, %r147, 4;
setp.gt.u32	%p7, %r148, 7;
@%p7 bra BB48_12;

and.b32 %r151, %r99, 31;
mul.wide.u32 %rd122, %r147, 512;
add.s64 %rd124, %rd30, %rd122;
mul.wide.u32 %rd125, %r151, 4;
add.s64 %rd126, %rd124, %rd125;
ld.shared.v4.u8 {%rs31, %rs32, %rs33, %rs34}, [%rd126+2048];
cvt.u32.u16	%r152, %rs34;
cvt.u32.u16	%r153, %rs33;
cvt.u32.u16	%r154, %rs32;
cvt.u32.u16	%r155, %rs31;
add.s32 %r156, %r354, %r155;
add.s32 %r157, %r353, %r154;
add.s32 %r158, %r352, %r153;
add.s32 %r159, %r355, %r152;
ld.shared.v4.u8 {%rs35, %rs36, %rs37, %rs38}, [%rd126+2176];
cvt.u32.u16	%r160, %rs38;
cvt.u32.u16	%r161, %rs37;
cvt.u32.u16	%r162, %rs36;
cvt.u32.u16	%r163, %rs35;
add.s32 %r164, %r156, %r163;
add.s32 %r165, %r157, %r162;
add.s32 %r166, %r158, %r161;
add.s32 %r167, %r159, %r160;
ld.shared.v4.u8 {%rs39, %rs40, %rs41, %rs42}, [%rd126+2304];
cvt.u32.u16	%r168, %rs42;
cvt.u32.u16	%r169, %rs41;
cvt.u32.u16	%r170, %rs40;
cvt.u32.u16	%r171, %rs39;
add.s32 %r172, %r164, %r171;
add.s32 %r173, %r165, %r170;
add.s32 %r174, %r166, %r169;
add.s32 %r175, %r167, %r168;
ld.shared.v4.u8 {%rs43, %rs44, %rs45, %rs46}, [%rd126+2432];
cvt.u32.u16	%r176, %rs46;
cvt.u32.u16	%r177, %rs45;
cvt.u32.u16	%r178, %rs44;
cvt.u32.u16	%r179, %rs43;
add.s32 %r354, %r172, %r179;
add.s32 %r353, %r173, %r178;
add.s32 %r352, %r174, %r177;
add.s32 %r355, %r175, %r176;

BB48_12:
bar.sync 0;
mov.u32 %r181, 0;
st.shared.u32 [%rd31], %r181;
st.shared.u32 [%rd31+512], %r181;
st.shared.u32 [%rd31+1024], %r181;
st.shared.u32 [%rd31+1536], %r181;
st.shared.u32 [%rd31+2048], %r181;
st.shared.u32 [%rd31+2560], %r181;
st.shared.u32 [%rd31+3072], %r181;
st.shared.u32 [%rd31+3584], %r181;
add.s32 %r182, %r20, 33152;
add.s32 %r335, %r20, 32256;
add.s32 %r334, %r334, 32256;
add.s32 %r41, %r20, 896;
setp.le.s32	%p8, %r182, %r333;
mov.u32 %r345, %r41;
@%p8 bra BB48_6;

BB48_13:
mov.u32 %r342, %r345;
add.s32 %r344, %r342, 896;
setp.gt.s32	%p9, %r344, %r333;
@%p9 bra BB48_16;

cvt.u64.u32	%rd11, %r99;
shl.b64 %rd177, %rd11, 2;
mov.u32 %r343, %r342;

BB48_15:
mov.u32 %r340, %r344;
mov.u32 %r53, %r343;
mov.u32 %r343, %r340;
cvt.s64.s32	%rd144, %r99;
cvt.s64.s32	%rd145, %r53;
add.s64 %rd146, %rd144, %rd145;
shl.b64 %rd147, %rd146, 3;
add.s64 %rd131, %rd27, %rd147;

	ld.global.nc.u64 %rd130, [%rd131];

	add.s32 %r185, %r99, 128;
cvt.s64.s32	%rd148, %r185;
add.s64 %rd149, %rd148, %rd145;
shl.b64 %rd150, %rd149, 3;
add.s64 %rd133, %rd27, %rd150;

	ld.global.nc.u64 %rd132, [%rd133];

	add.s32 %r186, %r99, 256;
cvt.s64.s32	%rd151, %r186;
add.s64 %rd152, %rd151, %rd145;
shl.b64 %rd153, %rd152, 3;
add.s64 %rd135, %rd27, %rd153;

	ld.global.nc.u64 %rd134, [%rd135];

	add.s32 %r187, %r99, 384;
cvt.s64.s32	%rd154, %r187;
add.s64 %rd155, %rd154, %rd145;
shl.b64 %rd156, %rd155, 3;
add.s64 %rd137, %rd27, %rd156;

	ld.global.nc.u64 %rd136, [%rd137];

	add.s32 %r188, %r99, 512;
cvt.s64.s32	%rd157, %r188;
add.s64 %rd158, %rd157, %rd145;
shl.b64 %rd159, %rd158, 3;
add.s64 %rd139, %rd27, %rd159;

	ld.global.nc.u64 %rd138, [%rd139];

	add.s32 %r189, %r99, 640;
cvt.s64.s32	%rd160, %r189;
add.s64 %rd161, %rd160, %rd145;
shl.b64 %rd162, %rd161, 3;
add.s64 %rd141, %rd27, %rd162;

	ld.global.nc.u64 %rd140, [%rd141];

	add.s32 %r190, %r99, 768;
cvt.s64.s32	%rd163, %r190;
add.s64 %rd164, %rd163, %rd145;
shl.b64 %rd165, %rd164, 3;
add.s64 %rd143, %rd27, %rd165;

	ld.global.nc.u64 %rd142, [%rd143];

	bar.sync 0;
xor.b64 %rd166, %rd130, -9223372036854775808;
shr.u64 %rd167, %rd166, %r79;
mov.u64 %rd168, 1;
shl.b64 %rd169, %rd168, %r80;
add.s64 %rd170, %rd169, 4294967295;
and.b64 %rd171, %rd170, %rd167;
and.b64 %rd172, %rd171, 3;
shl.b64 %rd173, %rd171, 7;
and.b64 %rd174, %rd173, 549755813376;
add.s64 %rd176, %rd30, %rd174;
add.s64 %rd178, %rd176, %rd177;
add.s64 %rd179, %rd178, %rd172;
ld.shared.u8 %rs47, [%rd179];
add.s16 %rs48, %rs47, 1;
st.shared.u8 [%rd179], %rs48;
xor.b64 %rd180, %rd132, -9223372036854775808;
shr.u64 %rd181, %rd180, %r79;
and.b64 %rd182, %rd170, %rd181;
and.b64 %rd183, %rd182, 3;
shl.b64 %rd184, %rd182, 7;
and.b64 %rd185, %rd184, 549755813376;
add.s64 %rd186, %rd30, %rd185;
add.s64 %rd187, %rd186, %rd177;
add.s64 %rd188, %rd187, %rd183;
ld.shared.u8 %rs49, [%rd188];
add.s16 %rs50, %rs49, 1;
st.shared.u8 [%rd188], %rs50;
xor.b64 %rd189, %rd134, -9223372036854775808;
shr.u64 %rd190, %rd189, %r79;
and.b64 %rd191, %rd170, %rd190;
and.b64 %rd192, %rd191, 3;
shl.b64 %rd193, %rd191, 7;
and.b64 %rd194, %rd193, 549755813376;
add.s64 %rd195, %rd30, %rd194;
add.s64 %rd196, %rd195, %rd177;
add.s64 %rd197, %rd196, %rd192;
ld.shared.u8 %rs51, [%rd197];
add.s16 %rs52, %rs51, 1;
st.shared.u8 [%rd197], %rs52;
xor.b64 %rd198, %rd136, -9223372036854775808;
shr.u64 %rd199, %rd198, %r79;
and.b64 %rd200, %rd170, %rd199;
and.b64 %rd201, %rd200, 3;
shl.b64 %rd202, %rd200, 7;
and.b64 %rd203, %rd202, 549755813376;
add.s64 %rd204, %rd30, %rd203;
add.s64 %rd205, %rd204, %rd177;
add.s64 %rd206, %rd205, %rd201;
ld.shared.u8 %rs53, [%rd206];
add.s16 %rs54, %rs53, 1;
st.shared.u8 [%rd206], %rs54;
xor.b64 %rd207, %rd138, -9223372036854775808;
shr.u64 %rd208, %rd207, %r79;
and.b64 %rd209, %rd170, %rd208;
and.b64 %rd210, %rd209, 3;
shl.b64 %rd211, %rd209, 7;
and.b64 %rd212, %rd211, 549755813376;
add.s64 %rd213, %rd30, %rd212;
add.s64 %rd214, %rd213, %rd177;
add.s64 %rd215, %rd214, %rd210;
ld.shared.u8 %rs55, [%rd215];
add.s16 %rs56, %rs55, 1;
st.shared.u8 [%rd215], %rs56;
xor.b64 %rd216, %rd140, -9223372036854775808;
shr.u64 %rd217, %rd216, %r79;
and.b64 %rd218, %rd170, %rd217;
and.b64 %rd219, %rd218, 3;
shl.b64 %rd220, %rd218, 7;
and.b64 %rd221, %rd220, 549755813376;
add.s64 %rd222, %rd30, %rd221;
add.s64 %rd223, %rd222, %rd177;
add.s64 %rd224, %rd223, %rd219;
ld.shared.u8 %rs57, [%rd224];
add.s16 %rs58, %rs57, 1;
st.shared.u8 [%rd224], %rs58;
xor.b64 %rd225, %rd142, -9223372036854775808;
shr.u64 %rd226, %rd225, %r79;
and.b64 %rd227, %rd170, %rd226;
and.b64 %rd228, %rd227, 3;
shl.b64 %rd229, %rd227, 7;
and.b64 %rd230, %rd229, 549755813376;
add.s64 %rd231, %rd30, %rd230;
add.s64 %rd232, %rd231, %rd177;
add.s64 %rd233, %rd232, %rd228;
ld.shared.u8 %rs59, [%rd233];
add.s16 %rs60, %rs59, 1;
st.shared.u8 [%rd233], %rs60;
add.s32 %r344, %r343, 896;
setp.le.s32	%p10, %r344, %r333;
mov.u32 %r342, %r343;
@%p10 bra BB48_15;

BB48_16:
add.s32 %r347, %r99, %r342;
setp.ge.s32	%p11, %r347, %r333;
@%p11 bra BB48_19;

mov.u64 %rd234, 1;
shl.b64 %rd235, %rd234, %r80;
add.s64 %rd19, %rd235, 4294967295;
cvt.u64.u32	%rd20, %r79;
add.s32 %r193, %r99, %r342;
mul.wide.s32 %rd236, %r193, 8;
add.s64 %rd271, %rd27, %rd236;
cvt.u64.u32	%rd22, %r99;
shl.b64 %rd247, %rd22, 2;

BB48_18:

	ld.global.nc.u64 %rd237, [%rd271];

	xor.b64 %rd239, %rd237, -9223372036854775808;
cvt.u32.u64	%r194, %rd20;
shr.u64 %rd240, %rd239, %r194;
and.b64 %rd241, %rd19, %rd240;
and.b64 %rd242, %rd241, 4294967292;
and.b64 %rd243, %rd241, 3;
shl.b64 %rd244, %rd242, 7;
add.s64 %rd246, %rd30, %rd244;
add.s64 %rd248, %rd246, %rd247;
add.s64 %rd249, %rd248, %rd243;
ld.shared.u8 %rs61, [%rd249];
add.s16 %rs62, %rs61, 1;
st.shared.u8 [%rd249], %rs62;
add.s64 %rd271, %rd271, 1024;
add.s32 %r347, %r347, 128;
setp.lt.s32	%p12, %r347, %r333;
@%p12 bra BB48_18;

BB48_19:
bar.sync 0;
setp.gt.u32	%p13, %r99, 255;
@%p13 bra BB48_21;

shr.u32 %r197, %r99, 5;
and.b32 %r198, %r99, 31;
mul.wide.u32 %rd250, %r197, 512;
add.s64 %rd252, %rd30, %rd250;
mul.wide.u32 %rd253, %r198, 4;
add.s64 %rd254, %rd252, %rd253;
ld.shared.v4.u8 {%rs63, %rs64, %rs65, %rs66}, [%rd254];
cvt.u32.u16	%r199, %rs66;
cvt.u32.u16	%r200, %rs65;
cvt.u32.u16	%r201, %rs64;
cvt.u32.u16	%r202, %rs63;
add.s32 %r203, %r351, %r202;
add.s32 %r204, %r350, %r201;
add.s32 %r205, %r349, %r200;
add.s32 %r206, %r348, %r199;
ld.shared.v4.u8 {%rs67, %rs68, %rs69, %rs70}, [%rd254+128];
cvt.u32.u16	%r207, %rs70;
cvt.u32.u16	%r208, %rs69;
cvt.u32.u16	%r209, %rs68;
cvt.u32.u16	%r210, %rs67;
add.s32 %r211, %r203, %r210;
add.s32 %r212, %r204, %r209;
add.s32 %r213, %r205, %r208;
add.s32 %r214, %r206, %r207;
ld.shared.v4.u8 {%rs71, %rs72, %rs73, %rs74}, [%rd254+256];
cvt.u32.u16	%r215, %rs74;
cvt.u32.u16	%r216, %rs73;
cvt.u32.u16	%r217, %rs72;
cvt.u32.u16	%r218, %rs71;
add.s32 %r219, %r211, %r218;
add.s32 %r220, %r212, %r217;
add.s32 %r221, %r213, %r216;
add.s32 %r222, %r214, %r215;
ld.shared.v4.u8 {%rs75, %rs76, %rs77, %rs78}, [%rd254+384];
cvt.u32.u16	%r223, %rs78;
cvt.u32.u16	%r224, %rs77;
cvt.u32.u16	%r225, %rs76;
cvt.u32.u16	%r226, %rs75;
add.s32 %r351, %r219, %r226;
add.s32 %r350, %r220, %r225;
add.s32 %r349, %r221, %r224;
add.s32 %r348, %r222, %r223;

BB48_21:
shr.u32 %r228, %r99, 5;
add.s32 %r67, %r228, 4;
setp.gt.u32	%p14, %r67, 7;
@%p14 bra BB48_23;

and.b32 %r231, %r99, 31;
mul.wide.u32 %rd255, %r228, 512;
add.s64 %rd257, %rd30, %rd255;
mul.wide.u32 %rd258, %r231, 4;
add.s64 %rd259, %rd257, %rd258;
ld.shared.v4.u8 {%rs79, %rs80, %rs81, %rs82}, [%rd259+2048];
cvt.u32.u16	%r232, %rs82;
cvt.u32.u16	%r233, %rs81;
cvt.u32.u16	%r234, %rs80;
cvt.u32.u16	%r235, %rs79;
add.s32 %r236, %r354, %r235;
add.s32 %r237, %r353, %r234;
add.s32 %r238, %r352, %r233;
add.s32 %r239, %r355, %r232;
ld.shared.v4.u8 {%rs83, %rs84, %rs85, %rs86}, [%rd259+2176];
cvt.u32.u16	%r240, %rs86;
cvt.u32.u16	%r241, %rs85;
cvt.u32.u16	%r242, %rs84;
cvt.u32.u16	%r243, %rs83;
add.s32 %r244, %r236, %r243;
add.s32 %r245, %r237, %r242;
add.s32 %r246, %r238, %r241;
add.s32 %r247, %r239, %r240;
ld.shared.v4.u8 {%rs87, %rs88, %rs89, %rs90}, [%rd259+2304];
cvt.u32.u16	%r248, %rs90;
cvt.u32.u16	%r249, %rs89;
cvt.u32.u16	%r250, %rs88;
cvt.u32.u16	%r251, %rs87;
add.s32 %r252, %r244, %r251;
add.s32 %r253, %r245, %r250;
add.s32 %r254, %r246, %r249;
add.s32 %r255, %r247, %r248;
ld.shared.v4.u8 {%rs91, %rs92, %rs93, %rs94}, [%rd259+2432];
cvt.u32.u16	%r256, %rs94;
cvt.u32.u16	%r257, %rs93;
cvt.u32.u16	%r258, %rs92;
cvt.u32.u16	%r259, %rs91;
add.s32 %r354, %r252, %r259;
add.s32 %r353, %r253, %r258;
add.s32 %r352, %r254, %r257;
add.s32 %r355, %r255, %r256;

BB48_23:
setp.lt.u32	%p2, %r99, 256;
and.b32 %r260, %r99, 31;
cvt.u64.u32	%rd25, %r260;
bar.sync 0;
shr.u32 %r261, %r99, 3;
and.b32 %r262, %r261, 536870908;
mul.wide.u32 %rd260, %r262, 132;
add.s64 %rd262, %rd30, %rd260;
shl.b64 %rd263, %rd25, 2;
add.s64 %rd26, %rd262, %rd263;
@!%p2 bra BB48_25;
bra.uni BB48_24;

BB48_24:
st.shared.u32 [%rd26], %r351;
st.shared.u32 [%rd26+132], %r350;
st.shared.u32 [%rd26+264], %r349;
st.shared.u32 [%rd26+396], %r348;

BB48_25:
@%p14 bra BB48_27;

st.shared.u32 [%rd26+2112], %r354;
st.shared.u32 [%rd26+2244], %r353;
st.shared.u32 [%rd26+2376], %r352;
st.shared.u32 [%rd26+2508], %r355;

BB48_27:
bar.sync 0;
setp.gt.u32	%p16, %r99, 31;
@%p16 bra BB48_29;

mul.wide.u32 %rd264, %r99, 132;
add.s64 %rd266, %rd30, %rd264;
ld.shared.u32 %r266, [%rd266+4];
ld.shared.u32 %r267, [%rd266];
add.s32 %r268, %r266, %r267;
ld.shared.u32 %r269, [%rd266+8];
add.s32 %r270, %r268, %r269;
ld.shared.u32 %r271, [%rd266+12];
add.s32 %r272, %r270, %r271;
ld.shared.u32 %r273, [%rd266+16];
add.s32 %r274, %r272, %r273;
ld.shared.u32 %r275, [%rd266+20];
add.s32 %r276, %r274, %r275;
ld.shared.u32 %r277, [%rd266+24];
add.s32 %r278, %r276, %r277;
ld.shared.u32 %r279, [%rd266+28];
add.s32 %r280, %r278, %r279;
ld.shared.u32 %r281, [%rd266+32];
add.s32 %r282, %r280, %r281;
ld.shared.u32 %r283, [%rd266+36];
add.s32 %r284, %r282, %r283;
ld.shared.u32 %r285, [%rd266+40];
add.s32 %r286, %r284, %r285;
ld.shared.u32 %r287, [%rd266+44];
add.s32 %r288, %r286, %r287;
ld.shared.u32 %r289, [%rd266+48];
add.s32 %r290, %r288, %r289;
ld.shared.u32 %r291, [%rd266+52];
add.s32 %r292, %r290, %r291;
ld.shared.u32 %r293, [%rd266+56];
add.s32 %r294, %r292, %r293;
ld.shared.u32 %r295, [%rd266+60];
add.s32 %r296, %r294, %r295;
ld.shared.u32 %r297, [%rd266+64];
add.s32 %r298, %r296, %r297;
ld.shared.u32 %r299, [%rd266+68];
add.s32 %r300, %r298, %r299;
ld.shared.u32 %r301, [%rd266+72];
add.s32 %r302, %r300, %r301;
ld.shared.u32 %r303, [%rd266+76];
add.s32 %r304, %r302, %r303;
ld.shared.u32 %r305, [%rd266+80];
add.s32 %r306, %r304, %r305;
ld.shared.u32 %r307, [%rd266+84];
add.s32 %r308, %r306, %r307;
ld.shared.u32 %r309, [%rd266+88];
add.s32 %r310, %r308, %r309;
ld.shared.u32 %r311, [%rd266+92];
add.s32 %r312, %r310, %r311;
ld.shared.u32 %r313, [%rd266+96];
add.s32 %r314, %r312, %r313;
ld.shared.u32 %r315, [%rd266+100];
add.s32 %r316, %r314, %r315;
ld.shared.u32 %r317, [%rd266+104];
add.s32 %r318, %r316, %r317;
ld.shared.u32 %r319, [%rd266+108];
add.s32 %r320, %r318, %r319;
ld.shared.u32 %r321, [%rd266+112];
add.s32 %r322, %r320, %r321;
ld.shared.u32 %r323, [%rd266+116];
add.s32 %r324, %r322, %r323;
ld.shared.u32 %r325, [%rd266+120];
add.s32 %r326, %r324, %r325;
ld.shared.u32 %r327, [%rd266+124];
add.s32 %r356, %r326, %r327;

BB48_29:
@%p16 bra BB48_31;

mov.u32 %r329, %nctaid.x;
mad.lo.s32 %r332, %r329, %r99, %r1;
cvta.to.global.u64 %rd267, %rd28;
mul.wide.u32 %rd268, %r332, 4;
add.s64 %rd269, %rd267, %rd268;
st.global.u32 [%rd269], %r356;

BB48_31:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_2,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3,
.param .u32 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4,
.param .u8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_5,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<63>;
.reg .b32 %r<254>;
.reg .b64 %rd<261>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_250320_74_non_const_temp_storage[2112];

ld.param.u64 %rd29, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_0];
ld.param.u64 %rd30, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_1];
ld.param.u32 %r54, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_3];
ld.param.u32 %r55, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_4];
ld.param.u32 %r64, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+32];
ld.param.u32 %r63, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+28];
ld.param.u32 %r61, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+20];
ld.param.u32 %r60, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+16];
ld.param.u32 %r59, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+12];
ld.param.u32 %r58, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+8];
ld.param.u32 %r56, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6];
ld.param.u32 %r57, [_ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE_param_6+4];
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p3, %r1, %r57;
@%p3 bra BB49_3;
bra.uni BB49_1;

BB49_3:
mul.lo.s32 %r247, %r1, %r58;
add.s32 %r234, %r247, %r58;
bra.uni BB49_4;

BB49_1:
mov.u32 %r234, %r64;
mov.u32 %r247, %r63;
setp.ge.s32	%p4, %r1, %r56;
@%p4 bra BB49_4;

mad.lo.s32 %r247, %r1, %r59, %r60;
add.s32 %r65, %r247, %r59;
min.s32 %r234, %r65, %r61;

BB49_4:
mov.u32 %r8, %r247;
mov.u32 %r70, %tid.x;
mul.wide.u32 %rd31, %r70, 4;
mov.u64 %rd32, _ZN6thrust6system4cuda6detail4cub_28DeviceRadixSortUpsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE19PtxAltUpsweepPolicyELb0EliEEvPT1_PT2_SA_iibNS3_13GridEvenShareISA_EE$__cuda_local_var_250320_74_non_const_temp_storage;
add.s64 %rd33, %rd32, %rd31;
mov.u32 %r252, 0;
st.shared.u32 [%rd33], %r252;
st.shared.u32 [%rd33+512], %r252;
st.shared.u32 [%rd33+1024], %r252;
st.shared.u32 [%rd33+1536], %r252;
add.s32 %r71, %r8, 32256;
setp.gt.s32	%p5, %r71, %r234;
mov.u32 %r251, %r252;
mov.u32 %r250, %r252;
mov.u32 %r249, %r252;
mov.u32 %r246, %r8;
@%p5 bra BB49_11;

add.s32 %r236, %r8, 31360;
mov.u32 %r252, 0;
mov.u32 %r251, %r252;
mov.u32 %r250, %r252;
mov.u32 %r249, %r252;
mov.u32 %r235, %r252;

BB49_6:
add.s32 %r78, %r8, %r235;
mul.wide.s32 %rd34, %r70, 8;
add.s64 %rd35, %rd29, %rd34;
mul.wide.s32 %rd36, %r78, 8;
add.s64 %rd259, %rd35, %rd36;
mov.u32 %r237, -36;

BB49_7:

	ld.global.nc.u64 %rd37, [%rd259];

	add.s64 %rd40, %rd259, 1024;

	ld.global.nc.u64 %rd39, [%rd40];

	add.s64 %rd42, %rd259, 2048;

	ld.global.nc.u64 %rd41, [%rd42];

	add.s64 %rd44, %rd259, 3072;

	ld.global.nc.u64 %rd43, [%rd44];

	add.s64 %rd46, %rd259, 4096;

	ld.global.nc.u64 %rd45, [%rd46];

	add.s64 %rd48, %rd259, 5120;

	ld.global.nc.u64 %rd47, [%rd48];

	add.s64 %rd50, %rd259, 6144;

	ld.global.nc.u64 %rd49, [%rd50];

	bar.sync 0;
xor.b64 %rd51, %rd37, -9223372036854775808;
shr.u64 %rd52, %rd51, %r54;
mov.u64 %rd53, 1;
shl.b64 %rd54, %rd53, %r55;
add.s64 %rd55, %rd54, 4294967295;
and.b64 %rd56, %rd55, %rd52;
and.b64 %rd57, %rd56, 3;
shl.b64 %rd58, %rd56, 7;
and.b64 %rd59, %rd58, 549755813376;
add.s64 %rd61, %rd32, %rd59;
add.s64 %rd63, %rd61, %rd31;
add.s64 %rd64, %rd63, %rd57;
ld.shared.u8 %rs1, [%rd64];
add.s16 %rs2, %rs1, 1;
st.shared.u8 [%rd64], %rs2;
xor.b64 %rd65, %rd39, -9223372036854775808;
shr.u64 %rd66, %rd65, %r54;
and.b64 %rd67, %rd55, %rd66;
and.b64 %rd68, %rd67, 3;
shl.b64 %rd69, %rd67, 7;
and.b64 %rd70, %rd69, 549755813376;
add.s64 %rd71, %rd32, %rd70;
add.s64 %rd72, %rd71, %rd31;
add.s64 %rd73, %rd72, %rd68;
ld.shared.u8 %rs3, [%rd73];
add.s16 %rs4, %rs3, 1;
st.shared.u8 [%rd73], %rs4;
xor.b64 %rd74, %rd41, -9223372036854775808;
shr.u64 %rd75, %rd74, %r54;
and.b64 %rd76, %rd55, %rd75;
and.b64 %rd77, %rd76, 3;
shl.b64 %rd78, %rd76, 7;
and.b64 %rd79, %rd78, 549755813376;
add.s64 %rd80, %rd32, %rd79;
add.s64 %rd81, %rd80, %rd31;
add.s64 %rd82, %rd81, %rd77;
ld.shared.u8 %rs5, [%rd82];
add.s16 %rs6, %rs5, 1;
st.shared.u8 [%rd82], %rs6;
xor.b64 %rd83, %rd43, -9223372036854775808;
shr.u64 %rd84, %rd83, %r54;
and.b64 %rd85, %rd55, %rd84;
and.b64 %rd86, %rd85, 3;
shl.b64 %rd87, %rd85, 7;
and.b64 %rd88, %rd87, 549755813376;
add.s64 %rd89, %rd32, %rd88;
add.s64 %rd90, %rd89, %rd31;
add.s64 %rd91, %rd90, %rd86;
ld.shared.u8 %rs7, [%rd91];
add.s16 %rs8, %rs7, 1;
st.shared.u8 [%rd91], %rs8;
xor.b64 %rd92, %rd45, -9223372036854775808;
shr.u64 %rd93, %rd92, %r54;
and.b64 %rd94, %rd55, %rd93;
and.b64 %rd95, %rd94, 3;
shl.b64 %rd96, %rd94, 7;
and.b64 %rd97, %rd96, 549755813376;
add.s64 %rd98, %rd32, %rd97;
add.s64 %rd99, %rd98, %rd31;
add.s64 %rd100, %rd99, %rd95;
ld.shared.u8 %rs9, [%rd100];
add.s16 %rs10, %rs9, 1;
st.shared.u8 [%rd100], %rs10;
xor.b64 %rd101, %rd47, -9223372036854775808;
shr.u64 %rd102, %rd101, %r54;
and.b64 %rd103, %rd55, %rd102;
and.b64 %rd104, %rd103, 3;
shl.b64 %rd105, %rd103, 7;
and.b64 %rd106, %rd105, 549755813376;
add.s64 %rd107, %rd32, %rd106;
add.s64 %rd108, %rd107, %rd31;
add.s64 %rd109, %rd108, %rd104;
ld.shared.u8 %rs11, [%rd109];
add.s16 %rs12, %rs11, 1;
st.shared.u8 [%rd109], %rs12;
xor.b64 %rd110, %rd49, -9223372036854775808;
shr.u64 %rd111, %rd110, %r54;
and.b64 %rd112, %rd55, %rd111;
and.b64 %rd113, %rd112, 3;
shl.b64 %rd114, %rd112, 7;
and.b64 %rd115, %rd114, 549755813376;
add.s64 %rd116, %rd32, %rd115;
add.s64 %rd117, %rd116, %rd31;
add.s64 %rd118, %rd117, %rd113;
ld.shared.u8 %rs13, [%rd118];
add.s16 %rs14, %rs13, 1;
st.shared.u8 [%rd118], %rs14;
add.s64 %rd259, %rd259, 7168;
add.s32 %r237, %r237, 1;
setp.ne.s32	%p6, %r237, 0;
@%p6 bra BB49_7;

setp.lt.u32	%p1, %r70, 128;
bar.sync 0;
@!%p1 bra BB49_10;
bra.uni BB49_9;

BB49_9:
shr.u32 %r83, %r70, 5;
and.b32 %r84, %r70, 31;
mul.wide.u32 %rd119, %r83, 512;
add.s64 %rd121, %rd32, %rd119;
mul.wide.u32 %rd122, %r84, 4;
add.s64 %rd123, %rd121, %rd122;
ld.shared.v4.u8 {%rs15, %rs16, %rs17, %rs18}, [%rd123];
cvt.u32.u16	%r85, %rs18;
cvt.u32.u16	%r86, %rs17;
cvt.u32.u16	%r87, %rs16;
cvt.u32.u16	%r88, %rs15;
add.s32 %r89, %r251, %r88;
add.s32 %r90, %r250, %r87;
add.s32 %r91, %r249, %r86;
add.s32 %r92, %r252, %r85;
ld.shared.v4.u8 {%rs19, %rs20, %rs21, %rs22}, [%rd123+128];
cvt.u32.u16	%r93, %rs22;
cvt.u32.u16	%r94, %rs21;
cvt.u32.u16	%r95, %rs20;
cvt.u32.u16	%r96, %rs19;
add.s32 %r97, %r89, %r96;
add.s32 %r98, %r90, %r95;
add.s32 %r99, %r91, %r94;
add.s32 %r100, %r92, %r93;
ld.shared.v4.u8 {%rs23, %rs24, %rs25, %rs26}, [%rd123+256];
cvt.u32.u16	%r101, %rs26;
cvt.u32.u16	%r102, %rs25;
cvt.u32.u16	%r103, %rs24;
cvt.u32.u16	%r104, %rs23;
add.s32 %r105, %r97, %r104;
add.s32 %r106, %r98, %r103;
add.s32 %r107, %r99, %r102;
add.s32 %r108, %r100, %r101;
ld.shared.v4.u8 {%rs27, %rs28, %rs29, %rs30}, [%rd123+384];
cvt.u32.u16	%r109, %rs30;
cvt.u32.u16	%r110, %rs29;
cvt.u32.u16	%r111, %rs28;
cvt.u32.u16	%r112, %rs27;
add.s32 %r251, %r105, %r112;
add.s32 %r250, %r106, %r111;
add.s32 %r249, %r107, %r110;
add.s32 %r252, %r108, %r109;

BB49_10:
bar.sync 0;
mov.u32 %r114, 0;
st.shared.u32 [%rd33], %r114;
st.shared.u32 [%rd33+512], %r114;
st.shared.u32 [%rd33+1024], %r114;
st.shared.u32 [%rd33+1536], %r114;
add.s32 %r27, %r236, 896;
add.s32 %r115, %r236, 33152;
add.s32 %r236, %r236, 32256;
add.s32 %r235, %r235, 32256;
setp.le.s32	%p7, %r115, %r234;
mov.u32 %r246, %r27;
@%p7 bra BB49_6;

BB49_11:
mov.u32 %r243, %r246;
add.s32 %r245, %r243, 896;
setp.gt.s32	%p8, %r245, %r234;
@%p8 bra BB49_14;

mov.u64 %rd127, 1;
shl.b64 %rd128, %rd127, %r55;
add.s64 %rd11, %rd128, 4294967295;
add.s32 %r117, %r70, 128;
cvt.s64.s32	%rd12, %r117;
add.s32 %r118, %r70, 640;
cvt.s64.s32	%rd13, %r118;
add.s32 %r119, %r70, 768;
cvt.s64.s32	%rd14, %r119;
cvt.u64.u32	%rd15, %r70;
shl.b64 %rd170, %rd15, 2;
mov.u32 %r244, %r243;

BB49_13:
mov.u32 %r241, %r245;
mov.u32 %r37, %r244;
mov.u32 %r244, %r241;
cvt.s64.s32	%rd143, %r70;
cvt.s64.s32	%rd144, %r37;
add.s64 %rd145, %rd143, %rd144;
shl.b64 %rd146, %rd145, 3;
add.s64 %rd130, %rd29, %rd146;

	ld.global.nc.u64 %rd129, [%rd130];

	add.s64 %rd147, %rd12, %rd144;
shl.b64 %rd148, %rd147, 3;
add.s64 %rd132, %rd29, %rd148;

	ld.global.nc.u64 %rd131, [%rd132];

	add.s32 %r121, %r70, 256;
cvt.s64.s32	%rd149, %r121;
add.s64 %rd150, %rd149, %rd144;
shl.b64 %rd151, %rd150, 3;
add.s64 %rd134, %rd29, %rd151;

	ld.global.nc.u64 %rd133, [%rd134];

	add.s32 %r122, %r70, 384;
cvt.s64.s32	%rd152, %r122;
add.s64 %rd153, %rd152, %rd144;
shl.b64 %rd154, %rd153, 3;
add.s64 %rd136, %rd29, %rd154;

	ld.global.nc.u64 %rd135, [%rd136];

	add.s32 %r123, %r70, 512;
cvt.s64.s32	%rd155, %r123;
add.s64 %rd156, %rd155, %rd144;
shl.b64 %rd157, %rd156, 3;
add.s64 %rd138, %rd29, %rd157;

	ld.global.nc.u64 %rd137, [%rd138];

	add.s64 %rd158, %rd13, %rd144;
shl.b64 %rd159, %rd158, 3;
add.s64 %rd140, %rd29, %rd159;

	ld.global.nc.u64 %rd139, [%rd140];

	add.s64 %rd160, %rd14, %rd144;
shl.b64 %rd161, %rd160, 3;
add.s64 %rd142, %rd29, %rd161;

	ld.global.nc.u64 %rd141, [%rd142];

	bar.sync 0;
xor.b64 %rd162, %rd129, -9223372036854775808;
shr.u64 %rd163, %rd162, %r54;
and.b64 %rd164, %rd11, %rd163;
and.b64 %rd165, %rd164, 3;
shl.b64 %rd166, %rd164, 7;
and.b64 %rd167, %rd166, 549755813376;
add.s64 %rd169, %rd32, %rd167;
add.s64 %rd171, %rd169, %rd170;
add.s64 %rd172, %rd171, %rd165;
ld.shared.u8 %rs31, [%rd172];
add.s16 %rs32, %rs31, 1;
st.shared.u8 [%rd172], %rs32;
xor.b64 %rd173, %rd131, -9223372036854775808;
shr.u64 %rd174, %rd173, %r54;
and.b64 %rd175, %rd11, %rd174;
and.b64 %rd176, %rd175, 3;
shl.b64 %rd177, %rd175, 7;
and.b64 %rd178, %rd177, 549755813376;
add.s64 %rd179, %rd32, %rd178;
add.s64 %rd180, %rd179, %rd170;
add.s64 %rd181, %rd180, %rd176;
ld.shared.u8 %rs33, [%rd181];
add.s16 %rs34, %rs33, 1;
st.shared.u8 [%rd181], %rs34;
xor.b64 %rd182, %rd133, -9223372036854775808;
shr.u64 %rd183, %rd182, %r54;
and.b64 %rd184, %rd11, %rd183;
and.b64 %rd185, %rd184, 3;
shl.b64 %rd186, %rd184, 7;
and.b64 %rd187, %rd186, 549755813376;
add.s64 %rd188, %rd32, %rd187;
add.s64 %rd189, %rd188, %rd170;
add.s64 %rd190, %rd189, %rd185;
ld.shared.u8 %rs35, [%rd190];
add.s16 %rs36, %rs35, 1;
st.shared.u8 [%rd190], %rs36;
xor.b64 %rd191, %rd135, -9223372036854775808;
shr.u64 %rd192, %rd191, %r54;
and.b64 %rd193, %rd11, %rd192;
and.b64 %rd194, %rd193, 3;
shl.b64 %rd195, %rd193, 7;
and.b64 %rd196, %rd195, 549755813376;
add.s64 %rd197, %rd32, %rd196;
add.s64 %rd198, %rd197, %rd170;
add.s64 %rd199, %rd198, %rd194;
ld.shared.u8 %rs37, [%rd199];
add.s16 %rs38, %rs37, 1;
st.shared.u8 [%rd199], %rs38;
xor.b64 %rd200, %rd137, -9223372036854775808;
shr.u64 %rd201, %rd200, %r54;
and.b64 %rd202, %rd11, %rd201;
and.b64 %rd203, %rd202, 3;
shl.b64 %rd204, %rd202, 7;
and.b64 %rd205, %rd204, 549755813376;
add.s64 %rd206, %rd32, %rd205;
add.s64 %rd207, %rd206, %rd170;
add.s64 %rd208, %rd207, %rd203;
ld.shared.u8 %rs39, [%rd208];
add.s16 %rs40, %rs39, 1;
st.shared.u8 [%rd208], %rs40;
xor.b64 %rd209, %rd139, -9223372036854775808;
shr.u64 %rd210, %rd209, %r54;
and.b64 %rd211, %rd11, %rd210;
and.b64 %rd212, %rd211, 3;
shl.b64 %rd213, %rd211, 7;
and.b64 %rd214, %rd213, 549755813376;
add.s64 %rd215, %rd32, %rd214;
add.s64 %rd216, %rd215, %rd170;
add.s64 %rd217, %rd216, %rd212;
ld.shared.u8 %rs41, [%rd217];
add.s16 %rs42, %rs41, 1;
st.shared.u8 [%rd217], %rs42;
xor.b64 %rd218, %rd141, -9223372036854775808;
shr.u64 %rd219, %rd218, %r54;
and.b64 %rd220, %rd11, %rd219;
and.b64 %rd221, %rd220, 3;
shl.b64 %rd222, %rd220, 7;
and.b64 %rd223, %rd222, 549755813376;
add.s64 %rd224, %rd32, %rd223;
add.s64 %rd225, %rd224, %rd170;
add.s64 %rd226, %rd225, %rd221;
ld.shared.u8 %rs43, [%rd226];
add.s16 %rs44, %rs43, 1;
st.shared.u8 [%rd226], %rs44;
add.s32 %r245, %r244, 896;
setp.le.s32	%p9, %r245, %r234;
mov.u32 %r243, %r244;
@%p9 bra BB49_13;

BB49_14:
add.s32 %r248, %r70, %r243;
setp.ge.s32	%p10, %r248, %r234;
@%p10 bra BB49_17;

mov.u64 %rd227, 1;
shl.b64 %rd228, %rd227, %r55;
add.s64 %rd23, %rd228, 4294967295;
cvt.u64.u32	%rd24, %r54;
add.s32 %r126, %r70, %r243;
mul.wide.s32 %rd229, %r126, 8;
add.s64 %rd260, %rd29, %rd229;
cvt.u64.u32	%rd26, %r70;
shl.b64 %rd240, %rd26, 2;

BB49_16:

	ld.global.nc.u64 %rd230, [%rd260];

	xor.b64 %rd232, %rd230, -9223372036854775808;
cvt.u32.u64	%r127, %rd24;
shr.u64 %rd233, %rd232, %r127;
and.b64 %rd234, %rd23, %rd233;
and.b64 %rd235, %rd234, 4294967292;
and.b64 %rd236, %rd234, 3;
shl.b64 %rd237, %rd235, 7;
add.s64 %rd239, %rd32, %rd237;
add.s64 %rd241, %rd239, %rd240;
add.s64 %rd242, %rd241, %rd236;
ld.shared.u8 %rs45, [%rd242];
add.s16 %rs46, %rs45, 1;
st.shared.u8 [%rd242], %rs46;
add.s64 %rd260, %rd260, 1024;
add.s32 %r248, %r248, 128;
setp.lt.s32	%p11, %r248, %r234;
@%p11 bra BB49_16;

BB49_17:
bar.sync 0;
setp.gt.u32	%p12, %r70, 127;
@%p12 bra BB49_19;

shr.u32 %r130, %r70, 5;
and.b32 %r131, %r70, 31;
mul.wide.u32 %rd243, %r130, 512;
add.s64 %rd245, %rd32, %rd243;
mul.wide.u32 %rd246, %r131, 4;
add.s64 %rd247, %rd245, %rd246;
ld.shared.v4.u8 {%rs47, %rs48, %rs49, %rs50}, [%rd247];
cvt.u32.u16	%r132, %rs50;
cvt.u32.u16	%r133, %rs49;
cvt.u32.u16	%r134, %rs48;
cvt.u32.u16	%r135, %rs47;
add.s32 %r136, %r251, %r135;
add.s32 %r137, %r250, %r134;
add.s32 %r138, %r249, %r133;
add.s32 %r139, %r252, %r132;
ld.shared.v4.u8 {%rs51, %rs52, %rs53, %rs54}, [%rd247+128];
cvt.u32.u16	%r140, %rs54;
cvt.u32.u16	%r141, %rs53;
cvt.u32.u16	%r142, %rs52;
cvt.u32.u16	%r143, %rs51;
add.s32 %r144, %r136, %r143;
add.s32 %r145, %r137, %r142;
add.s32 %r146, %r138, %r141;
add.s32 %r147, %r139, %r140;
ld.shared.v4.u8 {%rs55, %rs56, %rs57, %rs58}, [%rd247+256];
cvt.u32.u16	%r148, %rs58;
cvt.u32.u16	%r149, %rs57;
cvt.u32.u16	%r150, %rs56;
cvt.u32.u16	%r151, %rs55;
add.s32 %r152, %r144, %r151;
add.s32 %r153, %r145, %r150;
add.s32 %r154, %r146, %r149;
add.s32 %r155, %r147, %r148;
ld.shared.v4.u8 {%rs59, %rs60, %rs61, %rs62}, [%rd247+384];
cvt.u32.u16	%r156, %rs62;
cvt.u32.u16	%r157, %rs61;
cvt.u32.u16	%r158, %rs60;
cvt.u32.u16	%r159, %rs59;
add.s32 %r251, %r152, %r159;
add.s32 %r250, %r153, %r158;
add.s32 %r249, %r154, %r157;
add.s32 %r252, %r155, %r156;

BB49_19:
setp.lt.u32	%p2, %r70, 128;
bar.sync 0;
@!%p2 bra BB49_21;
bra.uni BB49_20;

BB49_20:
and.b32 %r160, %r70, 31;
shr.u32 %r162, %r70, 3;
and.b32 %r163, %r162, 536870908;
mul.wide.u32 %rd248, %r163, 132;
add.s64 %rd250, %rd32, %rd248;
mul.wide.u32 %rd251, %r160, 4;
add.s64 %rd252, %rd250, %rd251;
st.shared.u32 [%rd252], %r251;
st.shared.u32 [%rd252+132], %r250;
st.shared.u32 [%rd252+264], %r249;
st.shared.u32 [%rd252+396], %r252;

BB49_21:
bar.sync 0;
setp.gt.u32	%p13, %r70, 15;
@%p13 bra BB49_23;

mul.wide.u32 %rd253, %r70, 132;
add.s64 %rd255, %rd32, %rd253;
ld.shared.u32 %r167, [%rd255+4];
ld.shared.u32 %r168, [%rd255];
add.s32 %r169, %r167, %r168;
ld.shared.u32 %r170, [%rd255+8];
add.s32 %r171, %r169, %r170;
ld.shared.u32 %r172, [%rd255+12];
add.s32 %r173, %r171, %r172;
ld.shared.u32 %r174, [%rd255+16];
add.s32 %r175, %r173, %r174;
ld.shared.u32 %r176, [%rd255+20];
add.s32 %r177, %r175, %r176;
ld.shared.u32 %r178, [%rd255+24];
add.s32 %r179, %r177, %r178;
ld.shared.u32 %r180, [%rd255+28];
add.s32 %r181, %r179, %r180;
ld.shared.u32 %r182, [%rd255+32];
add.s32 %r183, %r181, %r182;
ld.shared.u32 %r184, [%rd255+36];
add.s32 %r185, %r183, %r184;
ld.shared.u32 %r186, [%rd255+40];
add.s32 %r187, %r185, %r186;
ld.shared.u32 %r188, [%rd255+44];
add.s32 %r189, %r187, %r188;
ld.shared.u32 %r190, [%rd255+48];
add.s32 %r191, %r189, %r190;
ld.shared.u32 %r192, [%rd255+52];
add.s32 %r193, %r191, %r192;
ld.shared.u32 %r194, [%rd255+56];
add.s32 %r195, %r193, %r194;
ld.shared.u32 %r196, [%rd255+60];
add.s32 %r197, %r195, %r196;
ld.shared.u32 %r198, [%rd255+64];
add.s32 %r199, %r197, %r198;
ld.shared.u32 %r200, [%rd255+68];
add.s32 %r201, %r199, %r200;
ld.shared.u32 %r202, [%rd255+72];
add.s32 %r203, %r201, %r202;
ld.shared.u32 %r204, [%rd255+76];
add.s32 %r205, %r203, %r204;
ld.shared.u32 %r206, [%rd255+80];
add.s32 %r207, %r205, %r206;
ld.shared.u32 %r208, [%rd255+84];
add.s32 %r209, %r207, %r208;
ld.shared.u32 %r210, [%rd255+88];
add.s32 %r211, %r209, %r210;
ld.shared.u32 %r212, [%rd255+92];
add.s32 %r213, %r211, %r212;
ld.shared.u32 %r214, [%rd255+96];
add.s32 %r215, %r213, %r214;
ld.shared.u32 %r216, [%rd255+100];
add.s32 %r217, %r215, %r216;
ld.shared.u32 %r218, [%rd255+104];
add.s32 %r219, %r217, %r218;
ld.shared.u32 %r220, [%rd255+108];
add.s32 %r221, %r219, %r220;
ld.shared.u32 %r222, [%rd255+112];
add.s32 %r223, %r221, %r222;
ld.shared.u32 %r224, [%rd255+116];
add.s32 %r225, %r223, %r224;
ld.shared.u32 %r226, [%rd255+120];
add.s32 %r227, %r225, %r226;
ld.shared.u32 %r228, [%rd255+124];
add.s32 %r253, %r227, %r228;

BB49_23:
@%p13 bra BB49_25;

mov.u32 %r230, %nctaid.x;
mad.lo.s32 %r233, %r230, %r70, %r1;
cvta.to.global.u64 %rd256, %rd30;
mul.wide.u32 %rd257, %r233, 4;
add.s64 %rd258, %rd256, %rd257;
st.global.u32 [%rd258], %r253;

BB49_25:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i(
.param .u64 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i_param_0,
.param .u32 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i_param_1
)
.maxntid 1024, 1, 1
.minnctapersm 1
{
.reg .pred %p<39>;
.reg .b32 %r<193>;
.reg .b64 %rd<14>;

	.shared .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage[172];

ld.param.u64 %rd5, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i_param_0];
ld.param.u32 %r20, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i_param_1];
mov.u32 %r21, %ctaid.x;
setp.ne.s32	%p33, %r21, 0;
setp.lt.s32	%p34, %r20, 4096;
or.pred %p35, %p33, %p34;
@%p35 bra BB50_8;

cvta.to.global.u64 %rd13, %rd5;
mov.u32 %r24, %tid.x;
shr.s32 %r25, %r24, 31;
shr.u32 %r26, %r25, 27;
add.s32 %r27, %r24, %r26;
shr.s32 %r28, %r27, 5;
mul.wide.s32 %rd6, %r28, 4;
mov.u64 %rd7, _ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
add.s64 %rd2, %rd8, 36;
mov.u32 %r191, 0;
mov.u32 %r187, 4096;

	mov.u32 %r31, %laneid;


BB50_2:
mov.u32 %r2, %r191;
shl.b32 %r30, %r24, 2;
mul.wide.s32 %rd9, %r30, 4;
add.s64 %rd10, %rd13, %rd9;
ld.global.u32 %r3, [%rd10];
ld.global.u32 %r4, [%rd10+4];
ld.global.u32 %r5, [%rd10+8];
ld.global.u32 %r6, [%rd10+12];
bar.sync 0;
add.s32 %r57, %r4, %r3;
add.s32 %r58, %r57, %r5;
add.s32 %r36, %r58, %r6;
mov.u32 %r34, 1;
mov.u32 %r55, 0;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r36, %r34, %r55; @p add.u32 r0, r0, %r36; mov.u32 %r32, r0;}

	mov.u32 %r39, 2;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r32, %r39, %r55; @p add.u32 r0, r0, %r32; mov.u32 %r37, r0;}

	mov.u32 %r44, 4;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r37, %r44, %r55; @p add.u32 r0, r0, %r37; mov.u32 %r42, r0;}

	mov.u32 %r49, 8;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r42, %r49, %r55; @p add.u32 r0, r0, %r42; mov.u32 %r47, r0;}

	mov.u32 %r54, 16;

	{ .reg .u32 r0; .reg .pred p; shfl.up.b32 r0|p, %r47, %r54, %r55; @p add.u32 r0, r0, %r47; mov.u32 %r52, r0;}

	setp.ne.s32	%p36, %r31, 31;
@%p36 bra BB50_4;

st.shared.u32 [%rd2], %r52;

BB50_4:
sub.s32 %r10, %r52, %r36;
add.s32 %r60, %r24, 31;
setp.lt.u32	%p1, %r60, 63;
and.b32 %r61, %r24, -32;
setp.eq.s32	%p2, %r61, 992;
setp.eq.s32	%p3, %r61, 960;
setp.eq.s32	%p4, %r61, 928;
setp.eq.s32	%p5, %r61, 896;
setp.eq.s32	%p6, %r61, 864;
setp.eq.s32	%p7, %r61, 832;
setp.eq.s32	%p8, %r61, 800;
setp.eq.s32	%p9, %r61, 768;
setp.eq.s32	%p10, %r61, 736;
setp.eq.s32	%p11, %r61, 704;
setp.eq.s32	%p12, %r61, 672;
setp.eq.s32	%p13, %r61, 640;
setp.eq.s32	%p14, %r61, 608;
setp.eq.s32	%p15, %r61, 576;
setp.eq.s32	%p16, %r61, 544;
setp.eq.s32	%p17, %r61, 512;
setp.eq.s32	%p18, %r61, 480;
setp.eq.s32	%p19, %r61, 448;
setp.eq.s32	%p20, %r61, 416;
setp.eq.s32	%p21, %r61, 384;
setp.eq.s32	%p22, %r61, 352;
setp.eq.s32	%p23, %r61, 320;
setp.eq.s32	%p24, %r61, 288;
setp.eq.s32	%p25, %r61, 256;
setp.eq.s32	%p26, %r61, 224;
setp.eq.s32	%p27, %r61, 192;
setp.eq.s32	%p28, %r61, 160;
setp.eq.s32	%p29, %r61, 128;
setp.eq.s32	%p30, %r61, 96;
setp.eq.s32	%p31, %r61, 64;
setp.eq.s32	%p32, %r61, 32;
bar.sync 0;
ld.shared.u32 %r62, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+36];
selp.b32	%r63, %r62, 0, %p32;
add.s32 %r64, %r10, %r63;
ld.shared.u32 %r65, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+40];
add.s32 %r66, %r65, %r62;
selp.b32	%r67, %r66, 0, %p31;
add.s32 %r68, %r64, %r67;
ld.shared.u32 %r69, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+44];
add.s32 %r70, %r66, %r69;
selp.b32	%r71, %r70, 0, %p30;
add.s32 %r72, %r68, %r71;
ld.shared.u32 %r73, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+48];
add.s32 %r74, %r70, %r73;
selp.b32	%r75, %r74, 0, %p29;
add.s32 %r76, %r72, %r75;
ld.shared.u32 %r77, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+52];
add.s32 %r78, %r74, %r77;
selp.b32	%r79, %r78, 0, %p28;
add.s32 %r80, %r76, %r79;
ld.shared.u32 %r81, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+56];
add.s32 %r82, %r78, %r81;
selp.b32	%r83, %r82, 0, %p27;
add.s32 %r84, %r80, %r83;
ld.shared.u32 %r85, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+60];
add.s32 %r86, %r82, %r85;
selp.b32	%r87, %r86, 0, %p26;
add.s32 %r88, %r84, %r87;
ld.shared.u32 %r89, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+64];
add.s32 %r90, %r86, %r89;
selp.b32	%r91, %r90, 0, %p25;
add.s32 %r92, %r88, %r91;
ld.shared.u32 %r93, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+68];
add.s32 %r94, %r90, %r93;
selp.b32	%r95, %r94, 0, %p24;
add.s32 %r96, %r92, %r95;
ld.shared.u32 %r97, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+72];
add.s32 %r98, %r94, %r97;
selp.b32	%r99, %r98, 0, %p23;
add.s32 %r100, %r96, %r99;
ld.shared.u32 %r101, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+76];
add.s32 %r102, %r98, %r101;
selp.b32	%r103, %r102, 0, %p22;
add.s32 %r104, %r100, %r103;
ld.shared.u32 %r105, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+80];
add.s32 %r106, %r102, %r105;
selp.b32	%r107, %r106, 0, %p21;
add.s32 %r108, %r104, %r107;
ld.shared.u32 %r109, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+84];
add.s32 %r110, %r106, %r109;
selp.b32	%r111, %r110, 0, %p20;
add.s32 %r112, %r108, %r111;
ld.shared.u32 %r113, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+88];
add.s32 %r114, %r110, %r113;
selp.b32	%r115, %r114, 0, %p19;
add.s32 %r116, %r112, %r115;
ld.shared.u32 %r117, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+92];
add.s32 %r118, %r114, %r117;
selp.b32	%r119, %r118, 0, %p18;
add.s32 %r120, %r116, %r119;
ld.shared.u32 %r121, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+96];
add.s32 %r122, %r118, %r121;
selp.b32	%r123, %r122, 0, %p17;
add.s32 %r124, %r120, %r123;
ld.shared.u32 %r125, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+100];
add.s32 %r126, %r122, %r125;
selp.b32	%r127, %r126, 0, %p16;
add.s32 %r128, %r124, %r127;
ld.shared.u32 %r129, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+104];
add.s32 %r130, %r126, %r129;
selp.b32	%r131, %r130, 0, %p15;
add.s32 %r132, %r128, %r131;
ld.shared.u32 %r133, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+108];
add.s32 %r134, %r130, %r133;
selp.b32	%r135, %r134, 0, %p14;
add.s32 %r136, %r132, %r135;
ld.shared.u32 %r137, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+112];
add.s32 %r138, %r134, %r137;
selp.b32	%r139, %r138, 0, %p13;
add.s32 %r140, %r136, %r139;
ld.shared.u32 %r141, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+116];
add.s32 %r142, %r138, %r141;
selp.b32	%r143, %r142, 0, %p12;
add.s32 %r144, %r140, %r143;
ld.shared.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+120];
add.s32 %r146, %r142, %r145;
selp.b32	%r147, %r146, 0, %p11;
add.s32 %r148, %r144, %r147;
ld.shared.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+124];
add.s32 %r150, %r146, %r149;
selp.b32	%r151, %r150, 0, %p10;
add.s32 %r152, %r148, %r151;
ld.shared.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+128];
add.s32 %r154, %r150, %r153;
selp.b32	%r155, %r154, 0, %p9;
add.s32 %r156, %r152, %r155;
ld.shared.u32 %r157, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+132];
add.s32 %r158, %r154, %r157;
selp.b32	%r159, %r158, 0, %p8;
add.s32 %r160, %r156, %r159;
ld.shared.u32 %r161, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+136];
add.s32 %r162, %r158, %r161;
selp.b32	%r163, %r162, 0, %p7;
add.s32 %r164, %r160, %r163;
ld.shared.u32 %r165, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+140];
add.s32 %r166, %r162, %r165;
selp.b32	%r167, %r166, 0, %p6;
add.s32 %r168, %r164, %r167;
ld.shared.u32 %r169, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+144];
add.s32 %r170, %r166, %r169;
selp.b32	%r171, %r170, 0, %p5;
add.s32 %r172, %r168, %r171;
ld.shared.u32 %r173, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+148];
add.s32 %r174, %r170, %r173;
selp.b32	%r175, %r174, 0, %p4;
add.s32 %r176, %r172, %r175;
ld.shared.u32 %r177, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+152];
add.s32 %r178, %r174, %r177;
selp.b32	%r179, %r178, 0, %p3;
add.s32 %r180, %r176, %r179;
ld.shared.u32 %r181, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+156];
add.s32 %r11, %r178, %r181;
selp.b32	%r182, %r11, 0, %p2;
add.s32 %r12, %r180, %r182;
mov.u32 %r192, %r2;
@!%p1 bra BB50_7;
bra.uni BB50_5;

BB50_5:
ld.shared.u32 %r183, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+160];
add.s32 %r184, %r183, %r2;
add.s32 %r13, %r184, %r11;
setp.ne.s32	%p37, %r31, 0;
mov.u32 %r192, %r13;
@%p37 bra BB50_7;

st.shared.u32 [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+164], %r2;
mov.u32 %r192, %r13;

BB50_7:
mov.u32 %r191, %r192;
bar.sync 0;
ld.shared.u32 %r185, [_ZN6thrust6system4cuda6detail4cub_23RadixSortScanBinsKernelINS3_23DeviceRadixSortDispatchILb0EliiE13PtxScanPolicyEiEEvPT0_i$__cuda_local_var_250358_67_non_const_temp_storage+164];
add.s32 %r15, %r12, %r185;
add.s32 %r16, %r3, %r15;
add.s32 %r17, %r16, %r4;
add.s32 %r18, %r17, %r5;
bar.sync 0;
mul.wide.s32 %rd11, %r24, 16;
add.s64 %rd12, %rd13, %rd11;
st.global.v4.u32 [%rd12], {%r15, %r16, %r17, %r18};
add.s64 %rd13, %rd13, 16384;
add.s32 %r187, %r187, 4096;
setp.le.s32	%p38, %r187, %r20;
@%p38 bra BB50_2;

BB50_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<88>;
.reg .b16 %rs<3>;
.reg .b32 %r<464>;
.reg .b64 %rd<1000>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage[9400];

ld.param.u64 %rd133, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd134, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd135, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd136, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd137, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r144, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r146, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r155, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r154, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r152, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r151, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r150, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r147, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r148, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd136;
cvta.to.global.u64 %rd2, %rd134;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r148;
@%p7 bra BB51_3;
bra.uni BB51_1;

BB51_3:
mul.lo.s32 %r454, %r1, %r149;
add.s32 %r422, %r454, %r149;
bra.uni BB51_4;

BB51_1:
mov.u32 %r422, %r155;
mov.u32 %r454, %r154;
setp.ge.s32	%p8, %r1, %r147;
@%p8 bra BB51_4;

mad.lo.s32 %r454, %r1, %r150, %r151;
add.s32 %r156, %r454, %r150;
min.s32 %r422, %r156, %r152;

BB51_4:
mov.u32 %r9, %r454;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 31;
@%p9 bra BB51_6;

cvta.to.global.u64 %rd138, %rd137;
mov.u32 %r160, %nctaid.x;
mul.lo.s32 %r161, %r160, %r10;
mul.wide.u32 %rd139, %r161, 4;
add.s64 %rd140, %rd138, %rd139;
ld.global.u32 %r162, [%rd140];
setp.eq.s32	%p10, %r162, 0;
setp.eq.s32	%p11, %r162, %r144;
or.pred %p12, %p10, %p11;
selp.u32	%r159, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r159, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r158, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r158, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+132], %rs1;
add.s32 %r163, %r161, %r1;
mul.wide.u32 %rd141, %r163, 4;
add.s64 %rd142, %rd138, %rd141;
ld.global.u32 %r455, [%rd142];

BB51_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+132];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 896;
@%p14 bra BB51_71;

setp.gt.s32	%p15, %r13, %r422;
mov.u32 %r451, %r9;
@%p15 bra BB51_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r164, %r10, 128;
cvt.s64.s32	%rd4, %r164;
add.s32 %r165, %r10, 256;
cvt.s64.s32	%rd5, %r165;
add.s32 %r166, %r10, 384;
cvt.s64.s32	%rd6, %r166;
add.s32 %r167, %r10, 512;
cvt.s64.s32	%rd7, %r167;
add.s32 %r168, %r10, 640;
cvt.s64.s32	%rd8, %r168;
add.s32 %r169, %r10, 768;
cvt.s64.s32	%rd9, %r169;
mov.u32 %r452, %r9;
mov.u32 %r453, %r13;

BB51_9:
mov.u32 %r439, %r453;
mov.u32 %r15, %r452;
mov.u32 %r452, %r439;
cvt.s64.s32	%rd157, %r15;
add.s64 %rd10, %rd3, %rd157;
shl.b64 %rd158, %rd10, 3;
add.s64 %rd144, %rd133, %rd158;

	ld.global.nc.u64 %rd143, [%rd144];

	add.s64 %rd159, %rd4, %rd157;
shl.b64 %rd160, %rd159, 3;
add.s64 %rd146, %rd133, %rd160;

	ld.global.nc.u64 %rd145, [%rd146];

	add.s64 %rd161, %rd5, %rd157;
shl.b64 %rd162, %rd161, 3;
add.s64 %rd148, %rd133, %rd162;

	ld.global.nc.u64 %rd147, [%rd148];

	add.s64 %rd163, %rd6, %rd157;
shl.b64 %rd164, %rd163, 3;
add.s64 %rd150, %rd133, %rd164;

	ld.global.nc.u64 %rd149, [%rd150];

	add.s64 %rd165, %rd7, %rd157;
shl.b64 %rd166, %rd165, 3;
add.s64 %rd152, %rd133, %rd166;

	ld.global.nc.u64 %rd151, [%rd152];

	add.s64 %rd167, %rd8, %rd157;
shl.b64 %rd168, %rd167, 3;
add.s64 %rd154, %rd133, %rd168;

	ld.global.nc.u64 %rd153, [%rd154];

	add.s64 %rd169, %rd9, %rd157;
shl.b64 %rd170, %rd169, 3;
add.s64 %rd156, %rd133, %rd170;

	ld.global.nc.u64 %rd155, [%rd156];

	bar.sync 0;
add.s64 %rd172, %rd2, %rd158;
st.global.u64 [%rd172], %rd143;
st.global.u64 [%rd172+1024], %rd145;
st.global.u64 [%rd172+2048], %rd147;
st.global.u64 [%rd172+3072], %rd149;
st.global.u64 [%rd172+4096], %rd151;
st.global.u64 [%rd172+5120], %rd153;
st.global.u64 [%rd172+6144], %rd155;
add.s32 %r16, %r452, 896;
setp.le.s32	%p16, %r16, %r422;
mov.u32 %r440, %r452;
mov.u32 %r451, %r440;
mov.u32 %r453, %r16;
@%p16 bra BB51_9;

BB51_10:
mov.u32 %r17, %r451;
setp.le.s32	%p17, %r422, %r17;
@%p17 bra BB51_39;

sub.s32 %r18, %r422, %r17;
cvt.s64.s32	%rd18, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB51_13;

cvt.s64.s32	%rd176, %r10;
add.s64 %rd177, %rd176, %rd18;
shl.b64 %rd178, %rd177, 3;
add.s64 %rd175, %rd133, %rd178;

	ld.global.nc.u64 %rd980, [%rd175];


BB51_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB51_15;

add.s32 %r170, %r10, 128;
cvt.s64.s32	%rd182, %r170;
add.s64 %rd183, %rd182, %rd18;
shl.b64 %rd184, %rd183, 3;
add.s64 %rd181, %rd133, %rd184;

	ld.global.nc.u64 %rd981, [%rd181];


BB51_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB51_17;

add.s32 %r171, %r10, 256;
cvt.s64.s32	%rd188, %r171;
add.s64 %rd189, %rd188, %rd18;
shl.b64 %rd190, %rd189, 3;
add.s64 %rd187, %rd133, %rd190;

	ld.global.nc.u64 %rd982, [%rd187];


BB51_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB51_19;

add.s32 %r172, %r10, 384;
cvt.s64.s32	%rd194, %r172;
add.s64 %rd195, %rd194, %rd18;
shl.b64 %rd196, %rd195, 3;
add.s64 %rd193, %rd133, %rd196;

	ld.global.nc.u64 %rd983, [%rd193];


BB51_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB51_21;

add.s32 %r173, %r10, 512;
cvt.s64.s32	%rd200, %r173;
add.s64 %rd201, %rd200, %rd18;
shl.b64 %rd202, %rd201, 3;
add.s64 %rd199, %rd133, %rd202;

	ld.global.nc.u64 %rd984, [%rd199];


BB51_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB51_23;

add.s32 %r174, %r10, 640;
cvt.s64.s32	%rd206, %r174;
add.s64 %rd207, %rd206, %rd18;
shl.b64 %rd208, %rd207, 3;
add.s64 %rd205, %rd133, %rd208;

	ld.global.nc.u64 %rd985, [%rd205];


BB51_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB51_25;

add.s32 %r175, %r10, 768;
cvt.s64.s32	%rd212, %r175;
add.s64 %rd213, %rd212, %rd18;
shl.b64 %rd214, %rd213, 3;
add.s64 %rd211, %rd133, %rd214;

	ld.global.nc.u64 %rd986, [%rd211];


BB51_25:
bar.sync 0;
cvt.s64.s32	%rd215, %r10;
add.s64 %rd216, %rd215, %rd18;
shl.b64 %rd217, %rd216, 3;
add.s64 %rd33, %rd2, %rd217;
setp.le.s32	%p25, %r18, %r10;
@%p25 bra BB51_27;

st.global.u64 [%rd33], %rd980;

BB51_27:
add.s32 %r176, %r10, 128;
setp.ge.s32	%p26, %r176, %r18;
@%p26 bra BB51_29;

st.global.u64 [%rd33+1024], %rd981;

BB51_29:
add.s32 %r177, %r10, 256;
setp.ge.s32	%p27, %r177, %r18;
@%p27 bra BB51_31;

st.global.u64 [%rd33+2048], %rd982;

BB51_31:
add.s32 %r178, %r10, 384;
setp.ge.s32	%p28, %r178, %r18;
@%p28 bra BB51_33;

st.global.u64 [%rd33+3072], %rd983;

BB51_33:
add.s32 %r179, %r10, 512;
setp.ge.s32	%p29, %r179, %r18;
@%p29 bra BB51_35;

st.global.u64 [%rd33+4096], %rd984;

BB51_35:
add.s32 %r180, %r10, 640;
setp.ge.s32	%p30, %r180, %r18;
@%p30 bra BB51_37;

st.global.u64 [%rd33+5120], %rd985;

BB51_37:
add.s32 %r181, %r10, 768;
setp.ge.s32	%p31, %r181, %r18;
@%p31 bra BB51_39;

st.global.u64 [%rd33+6144], %rd986;

BB51_39:
mov.u32 %r448, %r9;
@%p15 bra BB51_42;

cvt.s64.s32	%rd34, %r10;
add.s32 %r182, %r10, 128;
cvt.s64.s32	%rd35, %r182;
add.s32 %r183, %r10, 256;
cvt.s64.s32	%rd36, %r183;
add.s32 %r184, %r10, 384;
cvt.s64.s32	%rd37, %r184;
add.s32 %r185, %r10, 512;
cvt.s64.s32	%rd38, %r185;
add.s32 %r186, %r10, 640;
cvt.s64.s32	%rd39, %r186;
add.s32 %r187, %r10, 768;
cvt.s64.s32	%rd40, %r187;
mov.u32 %r449, %r9;
mov.u32 %r450, %r13;

BB51_41:
mov.u32 %r441, %r450;
mov.u32 %r21, %r449;
mov.u32 %r449, %r441;
cvt.s64.s32	%rd225, %r21;
add.s64 %rd41, %rd34, %rd225;
shl.b64 %rd226, %rd41, 2;
add.s64 %rd218, %rd135, %rd226;

	ld.global.nc.u32 %r188, [%rd218];

	add.s64 %rd227, %rd35, %rd225;
shl.b64 %rd228, %rd227, 2;
add.s64 %rd219, %rd135, %rd228;

	ld.global.nc.u32 %r189, [%rd219];

	add.s64 %rd229, %rd36, %rd225;
shl.b64 %rd230, %rd229, 2;
add.s64 %rd220, %rd135, %rd230;

	ld.global.nc.u32 %r190, [%rd220];

	add.s64 %rd231, %rd37, %rd225;
shl.b64 %rd232, %rd231, 2;
add.s64 %rd221, %rd135, %rd232;

	ld.global.nc.u32 %r191, [%rd221];

	add.s64 %rd233, %rd38, %rd225;
shl.b64 %rd234, %rd233, 2;
add.s64 %rd222, %rd135, %rd234;

	ld.global.nc.u32 %r192, [%rd222];

	add.s64 %rd235, %rd39, %rd225;
shl.b64 %rd236, %rd235, 2;
add.s64 %rd223, %rd135, %rd236;

	ld.global.nc.u32 %r193, [%rd223];

	add.s64 %rd237, %rd40, %rd225;
shl.b64 %rd238, %rd237, 2;
add.s64 %rd224, %rd135, %rd238;

	ld.global.nc.u32 %r194, [%rd224];

	bar.sync 0;
add.s64 %rd240, %rd1, %rd226;
st.global.u32 [%rd240], %r188;
st.global.u32 [%rd240+512], %r189;
st.global.u32 [%rd240+1024], %r190;
st.global.u32 [%rd240+1536], %r191;
st.global.u32 [%rd240+2048], %r192;
st.global.u32 [%rd240+2560], %r193;
st.global.u32 [%rd240+3072], %r194;
add.s32 %r450, %r449, 896;
setp.le.s32	%p33, %r450, %r422;
mov.u32 %r448, %r449;
@%p33 bra BB51_41;

BB51_42:
setp.le.s32	%p34, %r422, %r448;
@%p34 bra BB51_143;

sub.s32 %r31, %r422, %r448;
cvt.s64.s32	%rd42, %r448;
sub.s32 %r32, %r31, %r10;
setp.lt.s32	%p35, %r32, 1;
@%p35 bra BB51_45;

cvt.s64.s32	%rd242, %r10;
add.s64 %rd243, %rd242, %rd42;
shl.b64 %rd244, %rd243, 2;
add.s64 %rd241, %rd135, %rd244;

	ld.global.nc.u32 %r423, [%rd241];


BB51_45:
setp.lt.s32	%p36, %r32, 129;
@%p36 bra BB51_47;

add.s32 %r199, %r10, 128;
cvt.s64.s32	%rd246, %r199;
add.s64 %rd247, %rd246, %rd42;
shl.b64 %rd248, %rd247, 2;
add.s64 %rd245, %rd135, %rd248;

	ld.global.nc.u32 %r424, [%rd245];


BB51_47:
setp.lt.s32	%p37, %r32, 257;
@%p37 bra BB51_49;

add.s32 %r202, %r10, 256;
cvt.s64.s32	%rd250, %r202;
add.s64 %rd251, %rd250, %rd42;
shl.b64 %rd252, %rd251, 2;
add.s64 %rd249, %rd135, %rd252;

	ld.global.nc.u32 %r425, [%rd249];


BB51_49:
setp.lt.s32	%p38, %r32, 385;
@%p38 bra BB51_51;

add.s32 %r205, %r10, 384;
cvt.s64.s32	%rd254, %r205;
add.s64 %rd255, %rd254, %rd42;
shl.b64 %rd256, %rd255, 2;
add.s64 %rd253, %rd135, %rd256;

	ld.global.nc.u32 %r426, [%rd253];


BB51_51:
setp.lt.s32	%p39, %r32, 513;
@%p39 bra BB51_53;

add.s32 %r208, %r10, 512;
cvt.s64.s32	%rd258, %r208;
add.s64 %rd259, %rd258, %rd42;
shl.b64 %rd260, %rd259, 2;
add.s64 %rd257, %rd135, %rd260;

	ld.global.nc.u32 %r427, [%rd257];


BB51_53:
setp.lt.s32	%p40, %r32, 641;
@%p40 bra BB51_55;

add.s32 %r211, %r10, 640;
cvt.s64.s32	%rd262, %r211;
add.s64 %rd263, %rd262, %rd42;
shl.b64 %rd264, %rd263, 2;
add.s64 %rd261, %rd135, %rd264;

	ld.global.nc.u32 %r428, [%rd261];


BB51_55:
setp.lt.s32	%p41, %r32, 769;
@%p41 bra BB51_57;

add.s32 %r214, %r10, 768;
cvt.s64.s32	%rd266, %r214;
add.s64 %rd267, %rd266, %rd42;
shl.b64 %rd268, %rd267, 2;
add.s64 %rd265, %rd135, %rd268;

	ld.global.nc.u32 %r429, [%rd265];


BB51_57:
bar.sync 0;
cvt.s64.s32	%rd269, %r10;
add.s64 %rd270, %rd269, %rd42;
shl.b64 %rd271, %rd270, 2;
add.s64 %rd43, %rd1, %rd271;
setp.le.s32	%p42, %r31, %r10;
@%p42 bra BB51_59;

st.global.u32 [%rd43], %r423;

BB51_59:
add.s32 %r215, %r10, 128;
setp.ge.s32	%p43, %r215, %r31;
@%p43 bra BB51_61;

st.global.u32 [%rd43+512], %r424;

BB51_61:
add.s32 %r216, %r10, 256;
setp.ge.s32	%p44, %r216, %r31;
@%p44 bra BB51_63;

st.global.u32 [%rd43+1024], %r425;

BB51_63:
add.s32 %r217, %r10, 384;
setp.ge.s32	%p45, %r217, %r31;
@%p45 bra BB51_65;

st.global.u32 [%rd43+1536], %r426;

BB51_65:
add.s32 %r218, %r10, 512;
setp.ge.s32	%p46, %r218, %r31;
@%p46 bra BB51_67;

st.global.u32 [%rd43+2048], %r427;

BB51_67:
add.s32 %r219, %r10, 640;
setp.ge.s32	%p47, %r219, %r31;
@%p47 bra BB51_69;

st.global.u32 [%rd43+2560], %r428;

BB51_69:
add.s32 %r220, %r10, 768;
setp.ge.s32	%p48, %r220, %r31;
@%p48 bra BB51_143;

st.global.u32 [%rd43+3072], %r429;
bra.uni BB51_143;

BB51_71:
setp.gt.s32	%p49, %r13, %r422;
mov.u32 %r445, %r9;
@%p49 bra BB51_80;

shr.s32 %r223, %r10, 31;
shr.u32 %r224, %r223, 27;
add.s32 %r225, %r10, %r224;
shr.s32 %r226, %r225, 5;
mul.wide.s32 %rd272, %r226, 8;
mov.u64 %rd273, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage;
add.s64 %rd274, %rd273, %rd272;
add.s64 %rd44, %rd274, 144;

	mov.u32 %r241, %laneid;

	mov.u32 %r446, %r9;
mov.u32 %r447, %r13;

BB51_73:
mov.u32 %r443, %r447;
mov.u32 %r48, %r446;
mov.u32 %r446, %r443;
mul.lo.s32 %r227, %r10, 7;
cvt.s64.s32	%rd289, %r227;
cvt.s64.s32	%rd290, %r48;
add.s64 %rd291, %rd289, %rd290;
shl.b64 %rd292, %rd291, 3;
add.s64 %rd276, %rd133, %rd292;

	ld.global.nc.u64 %rd275, [%rd276];

	add.s32 %r228, %r227, 1;
cvt.s64.s32	%rd293, %r228;
add.s64 %rd294, %rd293, %rd290;
shl.b64 %rd295, %rd294, 3;
add.s64 %rd278, %rd133, %rd295;

	ld.global.nc.u64 %rd277, [%rd278];

	add.s32 %r229, %r227, 2;
cvt.s64.s32	%rd296, %r229;
add.s64 %rd297, %rd296, %rd290;
shl.b64 %rd298, %rd297, 3;
add.s64 %rd280, %rd133, %rd298;

	ld.global.nc.u64 %rd279, [%rd280];

	add.s32 %r230, %r227, 3;
cvt.s64.s32	%rd299, %r230;
add.s64 %rd300, %rd299, %rd290;
shl.b64 %rd301, %rd300, 3;
add.s64 %rd282, %rd133, %rd301;

	ld.global.nc.u64 %rd281, [%rd282];

	add.s32 %r231, %r227, 4;
cvt.s64.s32	%rd302, %r231;
add.s64 %rd303, %rd302, %rd290;
shl.b64 %rd304, %rd303, 3;
add.s64 %rd284, %rd133, %rd304;

	ld.global.nc.u64 %rd283, [%rd284];

	add.s32 %r232, %r227, 5;
cvt.s64.s32	%rd305, %r232;
add.s64 %rd306, %rd305, %rd290;
shl.b64 %rd307, %rd306, 3;
add.s64 %rd286, %rd133, %rd307;

	ld.global.nc.u64 %rd285, [%rd286];

	add.s32 %r233, %r227, 6;
cvt.s64.s32	%rd308, %r233;
add.s64 %rd309, %rd308, %rd290;
shl.b64 %rd310, %rd309, 3;
add.s64 %rd288, %rd133, %rd310;

	ld.global.nc.u64 %rd287, [%rd288];

	bar.sync 0;
xor.b64 %rd52, %rd275, -9223372036854775808;
xor.b64 %rd53, %rd277, -9223372036854775808;
xor.b64 %rd54, %rd279, -9223372036854775808;
xor.b64 %rd55, %rd281, -9223372036854775808;
xor.b64 %rd56, %rd283, -9223372036854775808;
xor.b64 %rd57, %rd285, -9223372036854775808;
xor.b64 %rd58, %rd287, -9223372036854775808;
cvt.s64.s32	%rd59, %r10;
mul.wide.s32 %rd311, %r10, 8;
add.s64 %rd313, %rd273, 184;
add.s64 %rd314, %rd313, %rd311;
mov.u64 %rd315, 0;
st.shared.u64 [%rd314], %rd315;
st.shared.u64 [%rd314+1024], %rd315;
st.shared.u64 [%rd314+2048], %rd315;
st.shared.u64 [%rd314+3072], %rd315;
st.shared.u64 [%rd314+4096], %rd315;
st.shared.u64 [%rd314+5120], %rd315;
st.shared.u64 [%rd314+6144], %rd315;
st.shared.u64 [%rd314+7168], %rd315;
st.shared.u64 [%rd314+8192], %rd315;
shr.u64 %rd316, %rd52, %r145;
mov.u64 %rd317, 1;
shl.b64 %rd318, %rd317, %r146;
add.s64 %rd319, %rd318, 4294967295;
and.b64 %rd320, %rd316, %rd319;
and.b64 %rd321, %rd320, 4294967288;
shl.b64 %rd322, %rd320, 10;
and.b64 %rd323, %rd322, 7168;
add.s64 %rd324, %rd313, %rd323;
add.s64 %rd325, %rd324, %rd311;
shr.u64 %rd326, %rd321, 2;
add.s64 %rd60, %rd325, %rd326;
ld.shared.u16 %r52, [%rd60];
add.s32 %r234, %r52, 1;
st.shared.u16 [%rd60], %r234;
shr.u64 %rd327, %rd53, %r145;
and.b64 %rd328, %rd327, %rd319;
and.b64 %rd329, %rd328, 4294967288;
shl.b64 %rd330, %rd328, 10;
and.b64 %rd331, %rd330, 7168;
add.s64 %rd332, %rd313, %rd331;
add.s64 %rd333, %rd332, %rd311;
shr.u64 %rd334, %rd329, 2;
add.s64 %rd61, %rd333, %rd334;
ld.shared.u16 %r53, [%rd61];
add.s32 %r235, %r53, 1;
st.shared.u16 [%rd61], %r235;
shr.u64 %rd335, %rd54, %r145;
and.b64 %rd336, %rd335, %rd319;
and.b64 %rd337, %rd336, 4294967288;
shl.b64 %rd338, %rd336, 10;
and.b64 %rd339, %rd338, 7168;
add.s64 %rd340, %rd313, %rd339;
add.s64 %rd341, %rd340, %rd311;
shr.u64 %rd342, %rd337, 2;
add.s64 %rd62, %rd341, %rd342;
ld.shared.u16 %r54, [%rd62];
add.s32 %r236, %r54, 1;
st.shared.u16 [%rd62], %r236;
shr.u64 %rd343, %rd55, %r145;
and.b64 %rd344, %rd343, %rd319;
and.b64 %rd345, %rd344, 4294967288;
shl.b64 %rd346, %rd344, 10;
and.b64 %rd347, %rd346, 7168;
add.s64 %rd348, %rd313, %rd347;
add.s64 %rd349, %rd348, %rd311;
shr.u64 %rd350, %rd345, 2;
add.s64 %rd63, %rd349, %rd350;
ld.shared.u16 %r55, [%rd63];
add.s32 %r237, %r55, 1;
st.shared.u16 [%rd63], %r237;
shr.u64 %rd351, %rd56, %r145;
and.b64 %rd352, %rd351, %rd319;
and.b64 %rd353, %rd352, 4294967288;
shl.b64 %rd354, %rd352, 10;
and.b64 %rd355, %rd354, 7168;
add.s64 %rd356, %rd313, %rd355;
add.s64 %rd357, %rd356, %rd311;
shr.u64 %rd358, %rd353, 2;
add.s64 %rd64, %rd357, %rd358;
ld.shared.u16 %r56, [%rd64];
add.s32 %r238, %r56, 1;
st.shared.u16 [%rd64], %r238;
shr.u64 %rd359, %rd57, %r145;
and.b64 %rd360, %rd359, %rd319;
and.b64 %rd361, %rd360, 4294967288;
shl.b64 %rd362, %rd360, 10;
and.b64 %rd363, %rd362, 7168;
add.s64 %rd364, %rd313, %rd363;
add.s64 %rd365, %rd364, %rd311;
shr.u64 %rd366, %rd361, 2;
add.s64 %rd65, %rd365, %rd366;
ld.shared.u16 %r57, [%rd65];
add.s32 %r239, %r57, 1;
st.shared.u16 [%rd65], %r239;
shr.u64 %rd367, %rd58, %r145;
and.b64 %rd368, %rd367, %rd319;
and.b64 %rd369, %rd368, 4294967288;
shl.b64 %rd370, %rd368, 10;
and.b64 %rd371, %rd370, 7168;
add.s64 %rd372, %rd313, %rd371;
add.s64 %rd373, %rd372, %rd311;
shr.u64 %rd374, %rd369, 2;
add.s64 %rd66, %rd373, %rd374;
ld.shared.u16 %r58, [%rd66];
add.s32 %r240, %r58, 1;
st.shared.u16 [%rd66], %r240;
bar.sync 0;
mul.lo.s64 %rd385, %rd59, 72;
add.s64 %rd387, %rd273, %rd385;
ld.shared.u64 %rd67, [%rd387+192];
ld.shared.u64 %rd68, [%rd387+184];
add.s64 %rd388, %rd67, %rd68;
ld.shared.u64 %rd69, [%rd387+200];
add.s64 %rd389, %rd388, %rd69;
ld.shared.u64 %rd70, [%rd387+208];
add.s64 %rd390, %rd389, %rd70;
ld.shared.u64 %rd71, [%rd387+216];
add.s64 %rd391, %rd390, %rd71;
ld.shared.u64 %rd72, [%rd387+224];
add.s64 %rd392, %rd391, %rd72;
ld.shared.u64 %rd73, [%rd387+232];
add.s64 %rd393, %rd392, %rd73;
ld.shared.u64 %rd74, [%rd387+240];
add.s64 %rd394, %rd393, %rd74;
ld.shared.u64 %rd395, [%rd387+248];
add.s64 %rd376, %rd394, %rd395;
mov.u32 %r242, 1;
mov.u32 %r251, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd376; shfl.up.b32 lo|p, lo, %r242, %r251; shfl.up.b32 hi|p, hi, %r242, %r251; mov.b64 %rd375, {lo, hi}; @p add.u64 %rd375, %rd375, %rd376;}

	mov.u32 %r244, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd375; shfl.up.b32 lo|p, lo, %r244, %r251; shfl.up.b32 hi|p, hi, %r244, %r251; mov.b64 %rd377, {lo, hi}; @p add.u64 %rd377, %rd377, %rd375;}

	mov.u32 %r246, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd377; shfl.up.b32 lo|p, lo, %r246, %r251; shfl.up.b32 hi|p, hi, %r246, %r251; mov.b64 %rd379, {lo, hi}; @p add.u64 %rd379, %rd379, %rd377;}

	mov.u32 %r248, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd379; shfl.up.b32 lo|p, lo, %r248, %r251; shfl.up.b32 hi|p, hi, %r248, %r251; mov.b64 %rd381, {lo, hi}; @p add.u64 %rd381, %rd381, %rd379;}

	mov.u32 %r250, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd381; shfl.up.b32 lo|p, lo, %r250, %r251; shfl.up.b32 hi|p, hi, %r250, %r251; mov.b64 %rd383, {lo, hi}; @p add.u64 %rd383, %rd383, %rd381;}

	sub.s64 %rd76, %rd383, %rd376;
setp.ne.s32	%p50, %r241, 31;
@%p50 bra BB51_75;

st.shared.u64 [%rd44], %rd383;

BB51_75:
setp.lt.s32	%p1, %r10, 32;
and.b32 %r252, %r10, -32;
setp.eq.s32	%p2, %r252, 96;
setp.eq.s32	%p3, %r252, 64;
setp.eq.s32	%p4, %r252, 32;
bar.sync 0;
ld.shared.u64 %rd397, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+144];
selp.b64	%rd398, %rd397, 0, %p4;
add.s64 %rd399, %rd76, %rd398;
ld.shared.u64 %rd400, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+152];
add.s64 %rd401, %rd400, %rd397;
selp.b64	%rd402, %rd401, 0, %p3;
add.s64 %rd403, %rd399, %rd402;
ld.shared.u64 %rd404, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+160];
add.s64 %rd405, %rd401, %rd404;
selp.b64	%rd406, %rd405, 0, %p2;
add.s64 %rd407, %rd403, %rd406;
ld.shared.u64 %rd408, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+168];
add.s64 %rd409, %rd405, %rd408;
shl.b64 %rd410, %rd409, 16;
add.s64 %rd411, %rd410, %rd407;
shl.b64 %rd412, %rd409, 32;
add.s64 %rd413, %rd412, %rd411;
shl.b64 %rd414, %rd409, 48;
add.s64 %rd415, %rd414, %rd413;
add.s64 %rd416, %rd68, %rd415;
add.s64 %rd417, %rd416, %rd67;
add.s64 %rd418, %rd417, %rd69;
add.s64 %rd419, %rd418, %rd70;
add.s64 %rd420, %rd419, %rd71;
add.s64 %rd421, %rd420, %rd72;
add.s64 %rd422, %rd421, %rd73;
add.s64 %rd423, %rd422, %rd74;
mul.wide.s32 %rd424, %r10, 72;
add.s64 %rd425, %rd273, %rd424;
st.shared.u64 [%rd425+184], %rd415;
st.shared.u64 [%rd425+192], %rd416;
st.shared.u64 [%rd425+200], %rd417;
st.shared.u64 [%rd425+208], %rd418;
st.shared.u64 [%rd425+216], %rd419;
st.shared.u64 [%rd425+224], %rd420;
st.shared.u64 [%rd425+232], %rd421;
st.shared.u64 [%rd425+240], %rd422;
st.shared.u64 [%rd425+248], %rd423;
bar.sync 0;
ld.shared.u16 %r253, [%rd60];
add.s32 %r60, %r253, %r52;
ld.shared.u16 %r254, [%rd61];
add.s32 %r61, %r254, %r53;
ld.shared.u16 %r255, [%rd62];
add.s32 %r62, %r255, %r54;
ld.shared.u16 %r256, [%rd63];
add.s32 %r63, %r256, %r55;
ld.shared.u16 %r257, [%rd64];
add.s32 %r64, %r257, %r56;
ld.shared.u16 %r258, [%rd65];
add.s32 %r65, %r258, %r57;
ld.shared.u16 %r259, [%rd66];
add.s32 %r66, %r259, %r58;
@!%p1 bra BB51_77;
bra.uni BB51_76;

BB51_76:
and.b32 %r261, %r10, 7;
add.s32 %r262, %r261, 1;
shr.s32 %r263, %r10, 3;
mul.wide.u32 %rd426, %r262, 1024;
add.s64 %rd428, %rd273, %rd426;
mul.wide.s32 %rd429, %r263, 2;
add.s64 %rd430, %rd428, %rd429;
ld.shared.u16 %r430, [%rd430+184];

BB51_77:
@%p9 bra BB51_79;

mov.u32 %r417, 0;
mov.u32 %r416, 1;
setp.eq.s32	%p52, %r10, 0;

	shfl.up.b32 %r264, %r430, %r416, %r417;

	selp.b32	%r269, 0, %r264, %p52;
sub.s32 %r270, %r455, %r269;
mul.wide.u32 %rd431, %r10, 4;
add.s64 %rd433, %rd273, %rd431;
st.shared.u32 [%rd433], %r270;
add.s32 %r455, %r270, %r430;

BB51_79:
bar.sync 0;
xor.b64 %rd975, %rd287, -9223372036854775808;
xor.b64 %rd974, %rd285, -9223372036854775808;
xor.b64 %rd973, %rd283, -9223372036854775808;
xor.b64 %rd972, %rd281, -9223372036854775808;
xor.b64 %rd971, %rd279, -9223372036854775808;
xor.b64 %rd970, %rd277, -9223372036854775808;
xor.b64 %rd969, %rd275, -9223372036854775808;
cvt.u64.u32	%rd78, %r60;
mul.wide.u32 %rd434, %r60, 8;
add.s64 %rd436, %rd434, %rd273;
st.shared.u64 [%rd436+136], %rd969;
cvt.u64.u32	%rd79, %r61;
mul.wide.u32 %rd437, %r61, 8;
add.s64 %rd438, %rd437, %rd273;
st.shared.u64 [%rd438+136], %rd970;
cvt.u64.u32	%rd80, %r62;
mul.wide.u32 %rd439, %r62, 8;
add.s64 %rd440, %rd439, %rd273;
st.shared.u64 [%rd440+136], %rd971;
cvt.u64.u32	%rd81, %r63;
mul.wide.u32 %rd441, %r63, 8;
add.s64 %rd442, %rd441, %rd273;
st.shared.u64 [%rd442+136], %rd972;
cvt.u64.u32	%rd82, %r64;
mul.wide.u32 %rd443, %r64, 8;
add.s64 %rd444, %rd443, %rd273;
st.shared.u64 [%rd444+136], %rd973;
cvt.u64.u32	%rd83, %r65;
mul.wide.u32 %rd445, %r65, 8;
add.s64 %rd446, %rd445, %rd273;
st.shared.u64 [%rd446+136], %rd974;
cvt.u64.u32	%rd84, %r66;
mul.wide.u32 %rd447, %r66, 8;
add.s64 %rd448, %rd447, %rd273;
st.shared.u64 [%rd448+136], %rd975;
bar.sync 0;
mov.u64 %rd978, 1;
shl.b64 %rd977, %rd978, %r146;
add.s64 %rd976, %rd977, 4294967295;
shl.b64 %rd449, %rd59, 3;
add.s64 %rd451, %rd273, %rd449;
ld.shared.u64 %rd452, [%rd451+136];
shr.u64 %rd453, %rd452, %r145;
and.b64 %rd457, %rd976, 4294967295;
and.b64 %rd458, %rd457, %rd453;
shl.b64 %rd459, %rd458, 2;
add.s64 %rd460, %rd273, %rd459;
ld.shared.u64 %rd461, [%rd451+1160];
shr.u64 %rd462, %rd461, %r145;
and.b64 %rd463, %rd457, %rd462;
shl.b64 %rd464, %rd463, 2;
add.s64 %rd465, %rd273, %rd464;
ld.shared.u32 %r271, [%rd465];
ld.shared.u64 %rd466, [%rd451+2184];
shr.u64 %rd467, %rd466, %r145;
and.b64 %rd468, %rd457, %rd467;
shl.b64 %rd469, %rd468, 2;
add.s64 %rd470, %rd273, %rd469;
ld.shared.u32 %r272, [%rd470];
ld.shared.u64 %rd471, [%rd451+3208];
shr.u64 %rd472, %rd471, %r145;
and.b64 %rd473, %rd457, %rd472;
shl.b64 %rd474, %rd473, 2;
add.s64 %rd475, %rd273, %rd474;
ld.shared.u32 %r273, [%rd475];
ld.shared.u64 %rd476, [%rd451+4232];
shr.u64 %rd477, %rd476, %r145;
and.b64 %rd478, %rd457, %rd477;
shl.b64 %rd479, %rd478, 2;
add.s64 %rd480, %rd273, %rd479;
ld.shared.u32 %r274, [%rd480];
ld.shared.u64 %rd481, [%rd451+5256];
shr.u64 %rd482, %rd481, %r145;
and.b64 %rd483, %rd457, %rd482;
shl.b64 %rd484, %rd483, 2;
add.s64 %rd485, %rd273, %rd484;
ld.shared.u32 %r275, [%rd485];
ld.shared.u64 %rd486, [%rd451+6280];
shr.u64 %rd487, %rd486, %r145;
and.b64 %rd488, %rd457, %rd487;
shl.b64 %rd489, %rd488, 2;
add.s64 %rd490, %rd273, %rd489;
ld.shared.u32 %r276, [%rd490];
xor.b64 %rd491, %rd486, -9223372036854775808;
xor.b64 %rd492, %rd481, -9223372036854775808;
xor.b64 %rd493, %rd476, -9223372036854775808;
xor.b64 %rd494, %rd471, -9223372036854775808;
xor.b64 %rd495, %rd466, -9223372036854775808;
xor.b64 %rd496, %rd461, -9223372036854775808;
xor.b64 %rd497, %rd452, -9223372036854775808;
ld.shared.u32 %r277, [%rd460];
add.s32 %r278, %r10, %r277;
cvt.s64.s32	%rd85, %r278;
mul.wide.s32 %rd499, %r278, 8;
add.s64 %rd500, %rd2, %rd499;
st.global.u64 [%rd500], %rd497;
add.s32 %r279, %r10, 128;
add.s32 %r280, %r279, %r271;
cvt.s64.s32	%rd86, %r280;
mul.wide.s32 %rd501, %r280, 8;
add.s64 %rd502, %rd2, %rd501;
st.global.u64 [%rd502], %rd496;
add.s32 %r281, %r279, %r272;
add.s32 %r282, %r281, 128;
cvt.s64.s32	%rd87, %r282;
mul.wide.s32 %rd503, %r282, 8;
add.s64 %rd504, %rd2, %rd503;
st.global.u64 [%rd504], %rd495;
add.s32 %r283, %r279, %r273;
add.s32 %r284, %r283, 256;
cvt.s64.s32	%rd88, %r284;
mul.wide.s32 %rd505, %r284, 8;
add.s64 %rd506, %rd2, %rd505;
st.global.u64 [%rd506], %rd494;
add.s32 %r285, %r279, %r274;
add.s32 %r286, %r285, 384;
cvt.s64.s32	%rd89, %r286;
mul.wide.s32 %rd507, %r286, 8;
add.s64 %rd508, %rd2, %rd507;
st.global.u64 [%rd508], %rd493;
add.s32 %r287, %r279, %r275;
add.s32 %r288, %r287, 512;
cvt.s64.s32	%rd90, %r288;
mul.wide.s32 %rd509, %r288, 8;
add.s64 %rd510, %rd2, %rd509;
st.global.u64 [%rd510], %rd492;
add.s32 %r289, %r279, %r276;
add.s32 %r290, %r289, 640;
cvt.s64.s32	%rd91, %r290;
mul.wide.s32 %rd511, %r290, 8;
add.s64 %rd512, %rd2, %rd511;
st.global.u64 [%rd512], %rd491;
bar.sync 0;
shl.b64 %rd523, %rd291, 2;
add.s64 %rd513, %rd135, %rd523;

	ld.global.nc.u32 %r291, [%rd513];

	shl.b64 %rd526, %rd294, 2;
add.s64 %rd514, %rd135, %rd526;

	ld.global.nc.u32 %r292, [%rd514];

	shl.b64 %rd529, %rd297, 2;
add.s64 %rd515, %rd135, %rd529;

	ld.global.nc.u32 %r293, [%rd515];

	shl.b64 %rd532, %rd300, 2;
add.s64 %rd516, %rd135, %rd532;

	ld.global.nc.u32 %r294, [%rd516];

	shl.b64 %rd535, %rd303, 2;
add.s64 %rd517, %rd135, %rd535;

	ld.global.nc.u32 %r295, [%rd517];

	shl.b64 %rd538, %rd306, 2;
add.s64 %rd518, %rd135, %rd538;

	ld.global.nc.u32 %r296, [%rd518];

	shl.b64 %rd541, %rd309, 2;
add.s64 %rd519, %rd135, %rd541;

	ld.global.nc.u32 %r297, [%rd519];

	bar.sync 0;
shl.b64 %rd542, %rd78, 2;
add.s64 %rd544, %rd273, 136;
add.s64 %rd545, %rd544, %rd542;
st.shared.u32 [%rd545], %r291;
shl.b64 %rd546, %rd79, 2;
add.s64 %rd547, %rd544, %rd546;
st.shared.u32 [%rd547], %r292;
shl.b64 %rd548, %rd80, 2;
add.s64 %rd549, %rd544, %rd548;
st.shared.u32 [%rd549], %r293;
shl.b64 %rd550, %rd81, 2;
add.s64 %rd551, %rd544, %rd550;
st.shared.u32 [%rd551], %r294;
shl.b64 %rd552, %rd82, 2;
add.s64 %rd553, %rd544, %rd552;
st.shared.u32 [%rd553], %r295;
shl.b64 %rd554, %rd83, 2;
add.s64 %rd555, %rd544, %rd554;
st.shared.u32 [%rd555], %r296;
shl.b64 %rd556, %rd84, 2;
add.s64 %rd557, %rd544, %rd556;
st.shared.u32 [%rd557], %r297;
bar.sync 0;
shl.b64 %rd558, %rd59, 2;
add.s64 %rd560, %rd273, %rd558;
ld.shared.u32 %r457, [%rd560+136];
ld.shared.u32 %r458, [%rd560+648];
ld.shared.u32 %r459, [%rd560+1160];
ld.shared.u32 %r460, [%rd560+1672];
ld.shared.u32 %r461, [%rd560+2184];
ld.shared.u32 %r462, [%rd560+2696];
ld.shared.u32 %r463, [%rd560+3208];
shl.b64 %rd562, %rd85, 2;
add.s64 %rd563, %rd1, %rd562;
st.global.u32 [%rd563], %r457;
shl.b64 %rd564, %rd86, 2;
add.s64 %rd565, %rd1, %rd564;
st.global.u32 [%rd565], %r458;
shl.b64 %rd566, %rd87, 2;
add.s64 %rd567, %rd1, %rd566;
st.global.u32 [%rd567], %r459;
shl.b64 %rd568, %rd88, 2;
add.s64 %rd569, %rd1, %rd568;
st.global.u32 [%rd569], %r460;
shl.b64 %rd570, %rd89, 2;
add.s64 %rd571, %rd1, %rd570;
st.global.u32 [%rd571], %r461;
shl.b64 %rd572, %rd90, 2;
add.s64 %rd573, %rd1, %rd572;
st.global.u32 [%rd573], %r462;
shl.b64 %rd574, %rd91, 2;
add.s64 %rd575, %rd1, %rd574;
st.global.u32 [%rd575], %r463;
bar.sync 0;
add.s32 %r447, %r446, 896;
setp.le.s32	%p53, %r447, %r422;
mov.u32 %r445, %r446;
@%p53 bra BB51_73;

BB51_80:
setp.le.s32	%p54, %r422, %r445;
@%p54 bra BB51_143;

sub.s32 %r95, %r422, %r445;
cvt.s64.s32	%rd92, %r445;
mad.lo.s32 %r96, %r10, -7, %r95;
mul.lo.s32 %r97, %r10, 7;
mov.u64 %rd576, -1;
setp.lt.s32	%p55, %r96, 1;
mov.u64 %rd999, %rd576;
@%p55 bra BB51_83;

cvt.s64.s32	%rd579, %r97;
add.s64 %rd580, %rd579, %rd92;
shl.b64 %rd581, %rd580, 3;
add.s64 %rd578, %rd133, %rd581;

	ld.global.nc.u64 %rd577, [%rd578];

	xor.b64 %rd93, %rd577, -9223372036854775808;
mov.u64 %rd999, %rd93;

BB51_83:
mov.u64 %rd94, %rd999;
setp.lt.s32	%p56, %r96, 2;
mov.u64 %rd998, %rd576;
@%p56 bra BB51_85;

add.s32 %r306, %r97, 1;
cvt.s64.s32	%rd585, %r306;
add.s64 %rd586, %rd585, %rd92;
shl.b64 %rd587, %rd586, 3;
add.s64 %rd584, %rd133, %rd587;

	ld.global.nc.u64 %rd583, [%rd584];

	xor.b64 %rd998, %rd583, -9223372036854775808;

BB51_85:
setp.lt.s32	%p57, %r96, 3;
mov.u64 %rd997, %rd576;
@%p57 bra BB51_87;

add.s32 %r307, %r97, 2;
cvt.s64.s32	%rd591, %r307;
add.s64 %rd592, %rd591, %rd92;
shl.b64 %rd593, %rd592, 3;
add.s64 %rd590, %rd133, %rd593;

	ld.global.nc.u64 %rd589, [%rd590];

	xor.b64 %rd997, %rd589, -9223372036854775808;

BB51_87:
setp.lt.s32	%p58, %r96, 4;
mov.u64 %rd996, %rd576;
@%p58 bra BB51_89;

add.s32 %r308, %r97, 3;
cvt.s64.s32	%rd597, %r308;
add.s64 %rd598, %rd597, %rd92;
shl.b64 %rd599, %rd598, 3;
add.s64 %rd596, %rd133, %rd599;

	ld.global.nc.u64 %rd595, [%rd596];

	xor.b64 %rd996, %rd595, -9223372036854775808;

BB51_89:
setp.lt.s32	%p59, %r96, 5;
mov.u64 %rd995, %rd576;
@%p59 bra BB51_91;

add.s32 %r309, %r97, 4;
cvt.s64.s32	%rd603, %r309;
add.s64 %rd604, %rd603, %rd92;
shl.b64 %rd605, %rd604, 3;
add.s64 %rd602, %rd133, %rd605;

	ld.global.nc.u64 %rd601, [%rd602];

	xor.b64 %rd995, %rd601, -9223372036854775808;

BB51_91:
setp.lt.s32	%p60, %r96, 6;
mov.u64 %rd994, %rd576;
@%p60 bra BB51_93;

add.s32 %r310, %r97, 5;
cvt.s64.s32	%rd609, %r310;
add.s64 %rd610, %rd609, %rd92;
shl.b64 %rd611, %rd610, 3;
add.s64 %rd608, %rd133, %rd611;

	ld.global.nc.u64 %rd607, [%rd608];

	xor.b64 %rd994, %rd607, -9223372036854775808;

BB51_93:
setp.lt.s32	%p61, %r96, 7;
mov.u64 %rd993, %rd576;
@%p61 bra BB51_95;

add.s32 %r311, %r97, 6;
cvt.s64.s32	%rd615, %r311;
add.s64 %rd616, %rd615, %rd92;
shl.b64 %rd617, %rd616, 3;
add.s64 %rd614, %rd133, %rd617;

	ld.global.nc.u64 %rd613, [%rd614];

	xor.b64 %rd993, %rd613, -9223372036854775808;

BB51_95:
bar.sync 0;
cvt.s64.s32	%rd107, %r10;
mul.wide.s32 %rd618, %r10, 8;
mov.u64 %rd619, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage;
add.s64 %rd620, %rd619, 184;
add.s64 %rd621, %rd620, %rd618;
mov.u64 %rd622, 0;
st.shared.u64 [%rd621], %rd622;
st.shared.u64 [%rd621+1024], %rd622;
st.shared.u64 [%rd621+2048], %rd622;
st.shared.u64 [%rd621+3072], %rd622;
st.shared.u64 [%rd621+4096], %rd622;
st.shared.u64 [%rd621+5120], %rd622;
st.shared.u64 [%rd621+6144], %rd622;
st.shared.u64 [%rd621+7168], %rd622;
st.shared.u64 [%rd621+8192], %rd622;
mov.u64 %rd623, 1;
shl.b64 %rd624, %rd623, %r146;
add.s64 %rd625, %rd624, 4294967295;
shr.u64 %rd626, %rd94, %r145;
and.b64 %rd627, %rd626, %rd625;
and.b64 %rd628, %rd627, 4294967288;
shl.b64 %rd629, %rd627, 10;
and.b64 %rd630, %rd629, 7168;
add.s64 %rd631, %rd620, %rd630;
add.s64 %rd632, %rd631, %rd618;
shr.u64 %rd633, %rd628, 2;
add.s64 %rd634, %rd632, %rd633;
ld.shared.u16 %r98, [%rd634];
add.s32 %r313, %r98, 1;
st.shared.u16 [%rd634], %r313;
shr.u64 %rd635, %rd998, %r145;
and.b64 %rd636, %rd635, %rd625;
and.b64 %rd637, %rd636, 4294967288;
shl.b64 %rd638, %rd636, 10;
and.b64 %rd639, %rd638, 7168;
add.s64 %rd640, %rd620, %rd639;
add.s64 %rd641, %rd640, %rd618;
shr.u64 %rd642, %rd637, 2;
add.s64 %rd643, %rd641, %rd642;
ld.shared.u16 %r99, [%rd643];
add.s32 %r314, %r99, 1;
st.shared.u16 [%rd643], %r314;
shr.u64 %rd644, %rd997, %r145;
and.b64 %rd645, %rd644, %rd625;
and.b64 %rd646, %rd645, 4294967288;
shl.b64 %rd647, %rd645, 10;
and.b64 %rd648, %rd647, 7168;
add.s64 %rd649, %rd620, %rd648;
add.s64 %rd650, %rd649, %rd618;
shr.u64 %rd651, %rd646, 2;
add.s64 %rd652, %rd650, %rd651;
ld.shared.u16 %r100, [%rd652];
add.s32 %r315, %r100, 1;
st.shared.u16 [%rd652], %r315;
shr.u64 %rd653, %rd996, %r145;
and.b64 %rd654, %rd653, %rd625;
and.b64 %rd655, %rd654, 4294967288;
shl.b64 %rd656, %rd654, 10;
and.b64 %rd657, %rd656, 7168;
add.s64 %rd658, %rd620, %rd657;
add.s64 %rd659, %rd658, %rd618;
shr.u64 %rd660, %rd655, 2;
add.s64 %rd661, %rd659, %rd660;
ld.shared.u16 %r101, [%rd661];
add.s32 %r316, %r101, 1;
st.shared.u16 [%rd661], %r316;
shr.u64 %rd662, %rd995, %r145;
and.b64 %rd663, %rd662, %rd625;
and.b64 %rd664, %rd663, 4294967288;
shl.b64 %rd665, %rd663, 10;
and.b64 %rd666, %rd665, 7168;
add.s64 %rd667, %rd620, %rd666;
add.s64 %rd668, %rd667, %rd618;
shr.u64 %rd669, %rd664, 2;
add.s64 %rd670, %rd668, %rd669;
ld.shared.u16 %r102, [%rd670];
add.s32 %r317, %r102, 1;
st.shared.u16 [%rd670], %r317;
shr.u64 %rd671, %rd994, %r145;
and.b64 %rd672, %rd671, %rd625;
and.b64 %rd673, %rd672, 4294967288;
shl.b64 %rd674, %rd672, 10;
and.b64 %rd675, %rd674, 7168;
add.s64 %rd676, %rd620, %rd675;
add.s64 %rd677, %rd676, %rd618;
shr.u64 %rd678, %rd673, 2;
add.s64 %rd679, %rd677, %rd678;
ld.shared.u16 %r103, [%rd679];
add.s32 %r318, %r103, 1;
st.shared.u16 [%rd679], %r318;
shr.u64 %rd680, %rd993, %r145;
and.b64 %rd681, %rd680, %rd625;
and.b64 %rd682, %rd681, 4294967288;
shl.b64 %rd683, %rd681, 10;
and.b64 %rd684, %rd683, 7168;
add.s64 %rd685, %rd620, %rd684;
add.s64 %rd686, %rd685, %rd618;
shr.u64 %rd687, %rd682, 2;
add.s64 %rd688, %rd686, %rd687;
ld.shared.u16 %r104, [%rd688];
add.s32 %r319, %r104, 1;
st.shared.u16 [%rd688], %r319;
bar.sync 0;
mul.lo.s64 %rd699, %rd107, 72;
add.s64 %rd701, %rd619, %rd699;
ld.shared.u64 %rd108, [%rd701+192];
ld.shared.u64 %rd109, [%rd701+184];
add.s64 %rd702, %rd108, %rd109;
ld.shared.u64 %rd110, [%rd701+200];
add.s64 %rd703, %rd702, %rd110;
ld.shared.u64 %rd111, [%rd701+208];
add.s64 %rd704, %rd703, %rd111;
ld.shared.u64 %rd112, [%rd701+216];
add.s64 %rd705, %rd704, %rd112;
ld.shared.u64 %rd113, [%rd701+224];
add.s64 %rd706, %rd705, %rd113;
ld.shared.u64 %rd114, [%rd701+232];
add.s64 %rd707, %rd706, %rd114;
ld.shared.u64 %rd115, [%rd701+240];
add.s64 %rd708, %rd707, %rd115;
ld.shared.u64 %rd709, [%rd701+248];
add.s64 %rd690, %rd708, %rd709;

	mov.u32 %r320, %laneid;

	mov.u32 %r321, 1;
mov.u32 %r330, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd690; shfl.up.b32 lo|p, lo, %r321, %r330; shfl.up.b32 hi|p, hi, %r321, %r330; mov.b64 %rd689, {lo, hi}; @p add.u64 %rd689, %rd689, %rd690;}

	mov.u32 %r323, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd689; shfl.up.b32 lo|p, lo, %r323, %r330; shfl.up.b32 hi|p, hi, %r323, %r330; mov.b64 %rd691, {lo, hi}; @p add.u64 %rd691, %rd691, %rd689;}

	mov.u32 %r325, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd691; shfl.up.b32 lo|p, lo, %r325, %r330; shfl.up.b32 hi|p, hi, %r325, %r330; mov.b64 %rd693, {lo, hi}; @p add.u64 %rd693, %rd693, %rd691;}

	mov.u32 %r327, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd693; shfl.up.b32 lo|p, lo, %r327, %r330; shfl.up.b32 hi|p, hi, %r327, %r330; mov.b64 %rd695, {lo, hi}; @p add.u64 %rd695, %rd695, %rd693;}

	mov.u32 %r329, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd695; shfl.up.b32 lo|p, lo, %r329, %r330; shfl.up.b32 hi|p, hi, %r329, %r330; mov.b64 %rd697, {lo, hi}; @p add.u64 %rd697, %rd697, %rd695;}

	setp.ne.s32	%p62, %r320, 31;
@%p62 bra BB51_97;

shr.s32 %r332, %r10, 31;
shr.u32 %r333, %r332, 27;
add.s32 %r334, %r10, %r333;
shr.s32 %r335, %r334, 5;
mul.wide.s32 %rd710, %r335, 8;
add.s64 %rd712, %rd619, %rd710;
st.shared.u64 [%rd712+144], %rd697;

BB51_97:
sub.s64 %rd118, %rd697, %rd690;
bar.sync 0;
and.b32 %r336, %r10, -32;
setp.eq.s32	%p63, %r336, 32;
ld.shared.u64 %rd714, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+144];
selp.b64	%rd715, %rd714, 0, %p63;
add.s64 %rd716, %rd118, %rd715;
ld.shared.u64 %rd717, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+152];
add.s64 %rd718, %rd717, %rd714;
setp.eq.s32	%p64, %r336, 64;
selp.b64	%rd719, %rd718, 0, %p64;
add.s64 %rd720, %rd716, %rd719;
ld.shared.u64 %rd721, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+160];
add.s64 %rd722, %rd718, %rd721;
setp.eq.s32	%p65, %r336, 96;
selp.b64	%rd723, %rd722, 0, %p65;
add.s64 %rd724, %rd720, %rd723;
ld.shared.u64 %rd725, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+168];
add.s64 %rd726, %rd722, %rd725;
shl.b64 %rd727, %rd726, 16;
add.s64 %rd728, %rd727, %rd724;
shl.b64 %rd729, %rd726, 32;
add.s64 %rd730, %rd729, %rd728;
shl.b64 %rd731, %rd726, 48;
add.s64 %rd732, %rd731, %rd730;
add.s64 %rd733, %rd109, %rd732;
add.s64 %rd734, %rd733, %rd108;
add.s64 %rd735, %rd734, %rd110;
add.s64 %rd736, %rd735, %rd111;
add.s64 %rd737, %rd736, %rd112;
add.s64 %rd738, %rd737, %rd113;
add.s64 %rd739, %rd738, %rd114;
add.s64 %rd740, %rd739, %rd115;
mul.wide.s32 %rd741, %r10, 72;
add.s64 %rd742, %rd619, %rd741;
st.shared.u64 [%rd742+184], %rd732;
st.shared.u64 [%rd742+192], %rd733;
st.shared.u64 [%rd742+200], %rd734;
st.shared.u64 [%rd742+208], %rd735;
st.shared.u64 [%rd742+216], %rd736;
st.shared.u64 [%rd742+224], %rd737;
st.shared.u64 [%rd742+232], %rd738;
st.shared.u64 [%rd742+240], %rd739;
st.shared.u64 [%rd742+248], %rd740;
bar.sync 0;
ld.shared.u16 %r338, [%rd634];
add.s32 %r106, %r338, %r98;
ld.shared.u16 %r339, [%rd643];
add.s32 %r107, %r339, %r99;
ld.shared.u16 %r340, [%rd652];
add.s32 %r108, %r340, %r100;
ld.shared.u16 %r341, [%rd661];
add.s32 %r109, %r341, %r101;
ld.shared.u16 %r342, [%rd670];
add.s32 %r110, %r342, %r102;
ld.shared.u16 %r343, [%rd679];
add.s32 %r111, %r343, %r103;
ld.shared.u16 %r344, [%rd688];
add.s32 %r112, %r344, %r104;
setp.gt.s32	%p66, %r10, 31;
@%p66 bra BB51_99;

and.b32 %r346, %r10, 7;
shr.s32 %r347, %r10, 3;
add.s32 %r348, %r346, 1;
mul.wide.u32 %rd812, %r348, 1024;
add.s64 %rd814, %rd619, %rd812;
mul.wide.s32 %rd815, %r347, 2;
add.s64 %rd816, %rd814, %rd815;
ld.shared.u16 %r456, [%rd816+184];

BB51_99:
@%p9 bra BB51_101;

mov.u32 %r421, 0;
mov.u32 %r420, 1;

	shfl.up.b32 %r350, %r456, %r420, %r421;

	setp.eq.s32	%p68, %r10, 0;
selp.b32	%r355, 0, %r350, %p68;
sub.s32 %r356, %r455, %r355;
mul.wide.u32 %rd817, %r10, 4;
add.s64 %rd819, %rd619, %rd817;
st.shared.u32 [%rd819], %r356;

BB51_101:
bar.sync 0;
cvt.u64.u32	%rd119, %r106;
mul.wide.u32 %rd820, %r106, 8;
add.s64 %rd822, %rd820, %rd619;
st.shared.u64 [%rd822+136], %rd94;
cvt.u64.u32	%rd120, %r107;
mul.wide.u32 %rd823, %r107, 8;
add.s64 %rd824, %rd823, %rd619;
st.shared.u64 [%rd824+136], %rd998;
cvt.u64.u32	%rd121, %r108;
mul.wide.u32 %rd825, %r108, 8;
add.s64 %rd826, %rd825, %rd619;
st.shared.u64 [%rd826+136], %rd997;
cvt.u64.u32	%rd122, %r109;
mul.wide.u32 %rd827, %r109, 8;
add.s64 %rd828, %rd827, %rd619;
st.shared.u64 [%rd828+136], %rd996;
cvt.u64.u32	%rd123, %r110;
mul.wide.u32 %rd829, %r110, 8;
add.s64 %rd830, %rd829, %rd619;
st.shared.u64 [%rd830+136], %rd995;
cvt.u64.u32	%rd124, %r111;
mul.wide.u32 %rd831, %r111, 8;
add.s64 %rd832, %rd831, %rd619;
st.shared.u64 [%rd832+136], %rd994;
cvt.u64.u32	%rd125, %r112;
mul.wide.u32 %rd833, %r112, 8;
add.s64 %rd834, %rd833, %rd619;
st.shared.u64 [%rd834+136], %rd993;
bar.sync 0;
mul.wide.s32 %rd979, %r10, 8;
ld.param.u32 %r418, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE18PtxDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd837, %rd619, %rd979;
add.s32 %r115, %r10, 128;
and.b64 %rd841, %rd625, 4294967295;
ld.shared.u64 %rd126, [%rd837+136];
shr.u64 %rd842, %rd126, %r418;
and.b64 %rd843, %rd841, %rd842;
shl.b64 %rd844, %rd843, 2;
add.s64 %rd845, %rd619, %rd844;
ld.shared.u32 %r116, [%rd845];
ld.shared.u64 %rd127, [%rd837+1160];
shr.u64 %rd846, %rd127, %r418;
and.b64 %rd847, %rd841, %rd846;
shl.b64 %rd848, %rd847, 2;
add.s64 %rd849, %rd619, %rd848;
ld.shared.u32 %r117, [%rd849];
ld.shared.u64 %rd128, [%rd837+2184];
shr.u64 %rd850, %rd128, %r418;
and.b64 %rd851, %rd841, %rd850;
shl.b64 %rd852, %rd851, 2;
add.s64 %rd853, %rd619, %rd852;
ld.shared.u32 %r118, [%rd853];
ld.shared.u64 %rd129, [%rd837+3208];
shr.u64 %rd854, %rd129, %r418;
and.b64 %rd855, %rd841, %rd854;
shl.b64 %rd856, %rd855, 2;
add.s64 %rd857, %rd619, %rd856;
ld.shared.u32 %r119, [%rd857];
ld.shared.u64 %rd130, [%rd837+4232];
shr.u64 %rd858, %rd130, %r418;
and.b64 %rd859, %rd841, %rd858;
shl.b64 %rd860, %rd859, 2;
add.s64 %rd861, %rd619, %rd860;
ld.shared.u32 %r120, [%rd861];
ld.shared.u64 %rd131, [%rd837+5256];
shr.u64 %rd862, %rd131, %r418;
and.b64 %rd863, %rd841, %rd862;
shl.b64 %rd864, %rd863, 2;
add.s64 %rd865, %rd619, %rd864;
ld.shared.u32 %r121, [%rd865];
ld.shared.u64 %rd132, [%rd837+6280];
shr.u64 %rd866, %rd132, %r418;
and.b64 %rd867, %rd841, %rd866;
shl.b64 %rd868, %rd867, 2;
add.s64 %rd869, %rd619, %rd868;
ld.shared.u32 %r122, [%rd869];
setp.ge.s32	%p69, %r10, %r95;
@%p69 bra BB51_103;

xor.b64 %rd870, %rd126, -9223372036854775808;
add.s32 %r359, %r10, %r116;
mul.wide.s32 %rd872, %r359, 8;
add.s64 %rd873, %rd2, %rd872;
st.global.u64 [%rd873], %rd870;

BB51_103:
setp.ge.s32	%p70, %r115, %r95;
@%p70 bra BB51_105;

xor.b64 %rd874, %rd127, -9223372036854775808;
add.s32 %r360, %r115, %r117;
mul.wide.s32 %rd876, %r360, 8;
add.s64 %rd877, %rd2, %rd876;
st.global.u64 [%rd877], %rd874;

BB51_105:
add.s32 %r361, %r115, 128;
setp.ge.s32	%p71, %r361, %r95;
@%p71 bra BB51_107;

xor.b64 %rd878, %rd128, -9223372036854775808;
add.s32 %r362, %r115, %r118;
add.s32 %r363, %r362, 128;
mul.wide.s32 %rd880, %r363, 8;
add.s64 %rd881, %rd2, %rd880;
st.global.u64 [%rd881], %rd878;

BB51_107:
add.s32 %r364, %r115, 256;
setp.ge.s32	%p72, %r364, %r95;
@%p72 bra BB51_109;

xor.b64 %rd882, %rd129, -9223372036854775808;
add.s32 %r365, %r115, %r119;
add.s32 %r366, %r365, 256;
mul.wide.s32 %rd884, %r366, 8;
add.s64 %rd885, %rd2, %rd884;
st.global.u64 [%rd885], %rd882;

BB51_109:
add.s32 %r367, %r115, 384;
setp.ge.s32	%p73, %r367, %r95;
@%p73 bra BB51_111;

xor.b64 %rd886, %rd130, -9223372036854775808;
add.s32 %r368, %r115, %r120;
add.s32 %r369, %r368, 384;
mul.wide.s32 %rd888, %r369, 8;
add.s64 %rd889, %rd2, %rd888;
st.global.u64 [%rd889], %rd886;

BB51_111:
add.s32 %r370, %r115, 512;
setp.ge.s32	%p74, %r370, %r95;
@%p74 bra BB51_113;

xor.b64 %rd890, %rd131, -9223372036854775808;
add.s32 %r371, %r115, %r121;
add.s32 %r372, %r371, 512;
mul.wide.s32 %rd892, %r372, 8;
add.s64 %rd893, %rd2, %rd892;
st.global.u64 [%rd893], %rd890;

BB51_113:
add.s32 %r373, %r115, 640;
setp.ge.s32	%p75, %r373, %r95;
@%p75 bra BB51_115;

xor.b64 %rd894, %rd132, -9223372036854775808;
add.s32 %r374, %r115, %r122;
add.s32 %r375, %r374, 640;
mul.wide.s32 %rd896, %r375, 8;
add.s64 %rd897, %rd2, %rd896;
st.global.u64 [%rd897], %rd894;

BB51_115:
setp.gt.s32	%p5, %r96, 0;
bar.sync 0;
@!%p5 bra BB51_117;
bra.uni BB51_116;

BB51_116:
mul.lo.s32 %r419, %r10, 7;
cvt.s64.s32	%rd899, %r419;
add.s64 %rd900, %rd899, %rd92;
shl.b64 %rd901, %rd900, 2;
add.s64 %rd898, %rd135, %rd901;

	ld.global.nc.u32 %r457, [%rd898];


BB51_117:
@%p56 bra BB51_119;

mad.lo.s32 %r381, %r10, 7, 1;
cvt.s64.s32	%rd903, %r381;
add.s64 %rd904, %rd903, %rd92;
shl.b64 %rd905, %rd904, 2;
add.s64 %rd902, %rd135, %rd905;

	ld.global.nc.u32 %r458, [%rd902];


BB51_119:
@%p57 bra BB51_121;

mad.lo.s32 %r384, %r10, 7, 2;
cvt.s64.s32	%rd907, %r384;
add.s64 %rd908, %rd907, %rd92;
shl.b64 %rd909, %rd908, 2;
add.s64 %rd906, %rd135, %rd909;

	ld.global.nc.u32 %r459, [%rd906];


BB51_121:
@%p58 bra BB51_123;

mad.lo.s32 %r387, %r10, 7, 3;
cvt.s64.s32	%rd911, %r387;
add.s64 %rd912, %rd911, %rd92;
shl.b64 %rd913, %rd912, 2;
add.s64 %rd910, %rd135, %rd913;

	ld.global.nc.u32 %r460, [%rd910];


BB51_123:
@%p59 bra BB51_125;

mad.lo.s32 %r390, %r10, 7, 4;
cvt.s64.s32	%rd915, %r390;
add.s64 %rd916, %rd915, %rd92;
shl.b64 %rd917, %rd916, 2;
add.s64 %rd914, %rd135, %rd917;

	ld.global.nc.u32 %r461, [%rd914];


BB51_125:
@%p60 bra BB51_127;

mad.lo.s32 %r393, %r10, 7, 5;
cvt.s64.s32	%rd919, %r393;
add.s64 %rd920, %rd919, %rd92;
shl.b64 %rd921, %rd920, 2;
add.s64 %rd918, %rd135, %rd921;

	ld.global.nc.u32 %r462, [%rd918];


BB51_127:
@%p61 bra BB51_129;

mad.lo.s32 %r396, %r10, 7, 6;
cvt.s64.s32	%rd923, %r396;
add.s64 %rd924, %rd923, %rd92;
shl.b64 %rd925, %rd924, 2;
add.s64 %rd922, %rd135, %rd925;

	ld.global.nc.u32 %r463, [%rd922];


BB51_129:
setp.lt.s32	%p6, %r10, %r95;
bar.sync 0;
shl.b64 %rd926, %rd119, 2;
add.s64 %rd928, %rd619, 136;
add.s64 %rd929, %rd928, %rd926;
st.shared.u32 [%rd929], %r457;
shl.b64 %rd930, %rd120, 2;
add.s64 %rd931, %rd928, %rd930;
st.shared.u32 [%rd931], %r458;
shl.b64 %rd932, %rd121, 2;
add.s64 %rd933, %rd928, %rd932;
st.shared.u32 [%rd933], %r459;
shl.b64 %rd934, %rd122, 2;
add.s64 %rd935, %rd928, %rd934;
st.shared.u32 [%rd935], %r460;
shl.b64 %rd936, %rd123, 2;
add.s64 %rd937, %rd928, %rd936;
st.shared.u32 [%rd937], %r461;
shl.b64 %rd938, %rd124, 2;
add.s64 %rd939, %rd928, %rd938;
st.shared.u32 [%rd939], %r462;
shl.b64 %rd940, %rd125, 2;
add.s64 %rd941, %rd928, %rd940;
st.shared.u32 [%rd941], %r463;
bar.sync 0;
mul.wide.s32 %rd942, %r10, 4;
add.s64 %rd944, %rd619, %rd942;
ld.shared.u32 %r138, [%rd944+648];
ld.shared.u32 %r139, [%rd944+1160];
ld.shared.u32 %r140, [%rd944+1672];
ld.shared.u32 %r141, [%rd944+2184];
ld.shared.u32 %r142, [%rd944+2696];
ld.shared.u32 %r143, [%rd944+3208];
@!%p6 bra BB51_131;
bra.uni BB51_130;

BB51_130:
ld.shared.u32 %r398, [%rd944+136];
add.s32 %r399, %r10, %r116;
mul.wide.s32 %rd949, %r399, 4;
add.s64 %rd950, %rd1, %rd949;
st.global.u32 [%rd950], %r398;

BB51_131:
@%p70 bra BB51_133;

add.s32 %r400, %r115, %r117;
mul.wide.s32 %rd952, %r400, 4;
add.s64 %rd953, %rd1, %rd952;
st.global.u32 [%rd953], %r138;

BB51_133:
@%p71 bra BB51_135;

add.s32 %r402, %r115, %r118;
add.s32 %r403, %r402, 128;
mul.wide.s32 %rd955, %r403, 4;
add.s64 %rd956, %rd1, %rd955;
st.global.u32 [%rd956], %r139;

BB51_135:
@%p72 bra BB51_137;

add.s32 %r405, %r115, %r119;
add.s32 %r406, %r405, 256;
mul.wide.s32 %rd958, %r406, 4;
add.s64 %rd959, %rd1, %rd958;
st.global.u32 [%rd959], %r140;

BB51_137:
@%p73 bra BB51_139;

add.s32 %r408, %r115, %r120;
add.s32 %r409, %r408, 384;
mul.wide.s32 %rd961, %r409, 4;
add.s64 %rd962, %rd1, %rd961;
st.global.u32 [%rd962], %r141;

BB51_139:
@%p74 bra BB51_141;

add.s32 %r411, %r115, %r121;
add.s32 %r412, %r411, 512;
mul.wide.s32 %rd964, %r412, 4;
add.s64 %rd965, %rd1, %rd964;
st.global.u32 [%rd965], %r142;

BB51_141:
@%p75 bra BB51_143;

add.s32 %r414, %r115, %r122;
add.s32 %r415, %r414, 640;
mul.wide.s32 %rd967, %r415, 4;
add.s64 %rd968, %rd1, %rd967;
st.global.u32 [%rd968], %r143;

BB51_143:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE(
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3,
.param .u64 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6,
.param .u32 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_8,
.param .u8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_9,
.param .align 4 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10[36]
)
.maxntid 128, 1, 1
{
.reg .pred %p<88>;
.reg .b16 %rs<3>;
.reg .b32 %r<491>;
.reg .b64 %rd<976>;

	.shared .align 8 .b8 _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage[7240];

ld.param.u64 %rd125, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_0];
ld.param.u64 %rd126, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_1];
ld.param.u64 %rd127, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_2];
ld.param.u64 %rd128, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_3];
ld.param.u64 %rd129, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_4];
ld.param.u32 %r143, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_5];
ld.param.u32 %r144, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
ld.param.u32 %r145, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_7];
ld.param.u32 %r154, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+32];
ld.param.u32 %r153, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+28];
ld.param.u32 %r151, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+20];
ld.param.u32 %r150, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+16];
ld.param.u32 %r149, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+12];
ld.param.u32 %r148, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+8];
ld.param.u32 %r146, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10];
ld.param.u32 %r147, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_10+4];
cvta.to.global.u64 %rd1, %rd128;
cvta.to.global.u64 %rd2, %rd126;
mov.u32 %r1, %ctaid.x;
setp.lt.s32	%p7, %r1, %r147;
@%p7 bra BB52_3;
bra.uni BB52_1;

BB52_3:
mul.lo.s32 %r481, %r1, %r148;
add.s32 %r449, %r481, %r148;
bra.uni BB52_4;

BB52_1:
mov.u32 %r449, %r154;
mov.u32 %r481, %r153;
setp.ge.s32	%p8, %r1, %r146;
@%p8 bra BB52_4;

mad.lo.s32 %r481, %r1, %r149, %r150;
add.s32 %r155, %r481, %r149;
min.s32 %r449, %r155, %r151;

BB52_4:
mov.u32 %r9, %r481;
mov.u32 %r10, %tid.x;
setp.gt.u32	%p9, %r10, 15;
@%p9 bra BB52_6;

cvta.to.global.u64 %rd130, %rd129;
mov.u32 %r159, %nctaid.x;
mul.lo.s32 %r160, %r159, %r10;
mul.wide.u32 %rd131, %r160, 4;
add.s64 %rd132, %rd130, %rd131;
ld.global.u32 %r161, [%rd132];
setp.eq.s32	%p10, %r161, 0;
setp.eq.s32	%p11, %r161, %r143;
or.pred %p12, %p10, %p11;
selp.u32	%r158, 1, 0, %p12;

	{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r158, 0; 
vote.all.pred %p2, %p1; 
selp.s32 %r157, 1, 0, %p2; 
}

	setp.ne.s32	%p13, %r157, 0;
selp.u16	%rs1, 1, 0, %p13;
st.shared.u8 [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+68], %rs1;
add.s32 %r162, %r160, %r1;
mul.wide.u32 %rd133, %r162, 4;
add.s64 %rd134, %rd130, %rd133;
ld.global.u32 %r482, [%rd134];

BB52_6:
bar.sync 0;
ld.shared.u8 %rs2, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+68];
setp.eq.s16	%p14, %rs2, 0;
add.s32 %r13, %r9, 896;
@%p14 bra BB52_71;

setp.gt.s32	%p15, %r13, %r449;
mov.u32 %r478, %r9;
@%p15 bra BB52_10;

cvt.s64.s32	%rd3, %r10;
add.s32 %r163, %r10, 128;
cvt.s64.s32	%rd4, %r163;
add.s32 %r164, %r10, 256;
cvt.s64.s32	%rd5, %r164;
add.s32 %r165, %r10, 384;
cvt.s64.s32	%rd6, %r165;
add.s32 %r166, %r10, 512;
cvt.s64.s32	%rd7, %r166;
add.s32 %r167, %r10, 640;
cvt.s64.s32	%rd8, %r167;
add.s32 %r168, %r10, 768;
cvt.s64.s32	%rd9, %r168;
mov.u32 %r479, %r9;
mov.u32 %r480, %r13;

BB52_9:
mov.u32 %r466, %r480;
mov.u32 %r15, %r479;
mov.u32 %r479, %r466;
cvt.s64.s32	%rd149, %r15;
add.s64 %rd10, %rd3, %rd149;
shl.b64 %rd150, %rd10, 3;
add.s64 %rd136, %rd125, %rd150;

	ld.global.nc.u64 %rd135, [%rd136];

	add.s64 %rd151, %rd4, %rd149;
shl.b64 %rd152, %rd151, 3;
add.s64 %rd138, %rd125, %rd152;

	ld.global.nc.u64 %rd137, [%rd138];

	add.s64 %rd153, %rd5, %rd149;
shl.b64 %rd154, %rd153, 3;
add.s64 %rd140, %rd125, %rd154;

	ld.global.nc.u64 %rd139, [%rd140];

	add.s64 %rd155, %rd6, %rd149;
shl.b64 %rd156, %rd155, 3;
add.s64 %rd142, %rd125, %rd156;

	ld.global.nc.u64 %rd141, [%rd142];

	add.s64 %rd157, %rd7, %rd149;
shl.b64 %rd158, %rd157, 3;
add.s64 %rd144, %rd125, %rd158;

	ld.global.nc.u64 %rd143, [%rd144];

	add.s64 %rd159, %rd8, %rd149;
shl.b64 %rd160, %rd159, 3;
add.s64 %rd146, %rd125, %rd160;

	ld.global.nc.u64 %rd145, [%rd146];

	add.s64 %rd161, %rd9, %rd149;
shl.b64 %rd162, %rd161, 3;
add.s64 %rd148, %rd125, %rd162;

	ld.global.nc.u64 %rd147, [%rd148];

	bar.sync 0;
add.s64 %rd164, %rd2, %rd150;
st.global.u64 [%rd164], %rd135;
st.global.u64 [%rd164+1024], %rd137;
st.global.u64 [%rd164+2048], %rd139;
st.global.u64 [%rd164+3072], %rd141;
st.global.u64 [%rd164+4096], %rd143;
st.global.u64 [%rd164+5120], %rd145;
st.global.u64 [%rd164+6144], %rd147;
add.s32 %r16, %r479, 896;
setp.le.s32	%p16, %r16, %r449;
mov.u32 %r467, %r479;
mov.u32 %r478, %r467;
mov.u32 %r480, %r16;
@%p16 bra BB52_9;

BB52_10:
mov.u32 %r17, %r478;
setp.le.s32	%p17, %r449, %r17;
@%p17 bra BB52_39;

sub.s32 %r18, %r449, %r17;
cvt.s64.s32	%rd18, %r17;
sub.s32 %r19, %r18, %r10;
setp.lt.s32	%p18, %r19, 1;
@%p18 bra BB52_13;

cvt.s64.s32	%rd168, %r10;
add.s64 %rd169, %rd168, %rd18;
shl.b64 %rd170, %rd169, 3;
add.s64 %rd167, %rd125, %rd170;

	ld.global.nc.u64 %rd956, [%rd167];


BB52_13:
setp.lt.s32	%p19, %r19, 129;
@%p19 bra BB52_15;

add.s32 %r169, %r10, 128;
cvt.s64.s32	%rd174, %r169;
add.s64 %rd175, %rd174, %rd18;
shl.b64 %rd176, %rd175, 3;
add.s64 %rd173, %rd125, %rd176;

	ld.global.nc.u64 %rd957, [%rd173];


BB52_15:
setp.lt.s32	%p20, %r19, 257;
@%p20 bra BB52_17;

add.s32 %r170, %r10, 256;
cvt.s64.s32	%rd180, %r170;
add.s64 %rd181, %rd180, %rd18;
shl.b64 %rd182, %rd181, 3;
add.s64 %rd179, %rd125, %rd182;

	ld.global.nc.u64 %rd958, [%rd179];


BB52_17:
setp.lt.s32	%p21, %r19, 385;
@%p21 bra BB52_19;

add.s32 %r171, %r10, 384;
cvt.s64.s32	%rd186, %r171;
add.s64 %rd187, %rd186, %rd18;
shl.b64 %rd188, %rd187, 3;
add.s64 %rd185, %rd125, %rd188;

	ld.global.nc.u64 %rd959, [%rd185];


BB52_19:
setp.lt.s32	%p22, %r19, 513;
@%p22 bra BB52_21;

add.s32 %r172, %r10, 512;
cvt.s64.s32	%rd192, %r172;
add.s64 %rd193, %rd192, %rd18;
shl.b64 %rd194, %rd193, 3;
add.s64 %rd191, %rd125, %rd194;

	ld.global.nc.u64 %rd960, [%rd191];


BB52_21:
setp.lt.s32	%p23, %r19, 641;
@%p23 bra BB52_23;

add.s32 %r173, %r10, 640;
cvt.s64.s32	%rd198, %r173;
add.s64 %rd199, %rd198, %rd18;
shl.b64 %rd200, %rd199, 3;
add.s64 %rd197, %rd125, %rd200;

	ld.global.nc.u64 %rd961, [%rd197];


BB52_23:
setp.lt.s32	%p24, %r19, 769;
@%p24 bra BB52_25;

add.s32 %r174, %r10, 768;
cvt.s64.s32	%rd204, %r174;
add.s64 %rd205, %rd204, %rd18;
shl.b64 %rd206, %rd205, 3;
add.s64 %rd203, %rd125, %rd206;

	ld.global.nc.u64 %rd962, [%rd203];


BB52_25:
bar.sync 0;
cvt.s64.s32	%rd207, %r10;
add.s64 %rd208, %rd207, %rd18;
shl.b64 %rd209, %rd208, 3;
add.s64 %rd33, %rd2, %rd209;
setp.le.s32	%p25, %r18, %r10;
@%p25 bra BB52_27;

st.global.u64 [%rd33], %rd956;

BB52_27:
add.s32 %r175, %r10, 128;
setp.ge.s32	%p26, %r175, %r18;
@%p26 bra BB52_29;

st.global.u64 [%rd33+1024], %rd957;

BB52_29:
add.s32 %r176, %r10, 256;
setp.ge.s32	%p27, %r176, %r18;
@%p27 bra BB52_31;

st.global.u64 [%rd33+2048], %rd958;

BB52_31:
add.s32 %r177, %r10, 384;
setp.ge.s32	%p28, %r177, %r18;
@%p28 bra BB52_33;

st.global.u64 [%rd33+3072], %rd959;

BB52_33:
add.s32 %r178, %r10, 512;
setp.ge.s32	%p29, %r178, %r18;
@%p29 bra BB52_35;

st.global.u64 [%rd33+4096], %rd960;

BB52_35:
add.s32 %r179, %r10, 640;
setp.ge.s32	%p30, %r179, %r18;
@%p30 bra BB52_37;

st.global.u64 [%rd33+5120], %rd961;

BB52_37:
add.s32 %r180, %r10, 768;
setp.ge.s32	%p31, %r180, %r18;
@%p31 bra BB52_39;

st.global.u64 [%rd33+6144], %rd962;

BB52_39:
mov.u32 %r475, %r9;
@%p15 bra BB52_42;

cvt.s64.s32	%rd34, %r10;
add.s32 %r181, %r10, 128;
cvt.s64.s32	%rd35, %r181;
add.s32 %r182, %r10, 256;
cvt.s64.s32	%rd36, %r182;
add.s32 %r183, %r10, 384;
cvt.s64.s32	%rd37, %r183;
add.s32 %r184, %r10, 512;
cvt.s64.s32	%rd38, %r184;
add.s32 %r185, %r10, 640;
cvt.s64.s32	%rd39, %r185;
add.s32 %r186, %r10, 768;
cvt.s64.s32	%rd40, %r186;
mov.u32 %r476, %r9;
mov.u32 %r477, %r13;

BB52_41:
mov.u32 %r468, %r477;
mov.u32 %r21, %r476;
mov.u32 %r476, %r468;
cvt.s64.s32	%rd217, %r21;
add.s64 %rd41, %rd34, %rd217;
shl.b64 %rd218, %rd41, 2;
add.s64 %rd210, %rd127, %rd218;

	ld.global.nc.u32 %r187, [%rd210];

	add.s64 %rd219, %rd35, %rd217;
shl.b64 %rd220, %rd219, 2;
add.s64 %rd211, %rd127, %rd220;

	ld.global.nc.u32 %r188, [%rd211];

	add.s64 %rd221, %rd36, %rd217;
shl.b64 %rd222, %rd221, 2;
add.s64 %rd212, %rd127, %rd222;

	ld.global.nc.u32 %r189, [%rd212];

	add.s64 %rd223, %rd37, %rd217;
shl.b64 %rd224, %rd223, 2;
add.s64 %rd213, %rd127, %rd224;

	ld.global.nc.u32 %r190, [%rd213];

	add.s64 %rd225, %rd38, %rd217;
shl.b64 %rd226, %rd225, 2;
add.s64 %rd214, %rd127, %rd226;

	ld.global.nc.u32 %r191, [%rd214];

	add.s64 %rd227, %rd39, %rd217;
shl.b64 %rd228, %rd227, 2;
add.s64 %rd215, %rd127, %rd228;

	ld.global.nc.u32 %r192, [%rd215];

	add.s64 %rd229, %rd40, %rd217;
shl.b64 %rd230, %rd229, 2;
add.s64 %rd216, %rd127, %rd230;

	ld.global.nc.u32 %r193, [%rd216];

	bar.sync 0;
add.s64 %rd232, %rd1, %rd218;
st.global.u32 [%rd232], %r187;
st.global.u32 [%rd232+512], %r188;
st.global.u32 [%rd232+1024], %r189;
st.global.u32 [%rd232+1536], %r190;
st.global.u32 [%rd232+2048], %r191;
st.global.u32 [%rd232+2560], %r192;
st.global.u32 [%rd232+3072], %r193;
add.s32 %r477, %r476, 896;
setp.le.s32	%p33, %r477, %r449;
mov.u32 %r475, %r476;
@%p33 bra BB52_41;

BB52_42:
setp.le.s32	%p34, %r449, %r475;
@%p34 bra BB52_143;

sub.s32 %r31, %r449, %r475;
cvt.s64.s32	%rd42, %r475;
sub.s32 %r32, %r31, %r10;
setp.lt.s32	%p35, %r32, 1;
@%p35 bra BB52_45;

cvt.s64.s32	%rd234, %r10;
add.s64 %rd235, %rd234, %rd42;
shl.b64 %rd236, %rd235, 2;
add.s64 %rd233, %rd127, %rd236;

	ld.global.nc.u32 %r450, [%rd233];


BB52_45:
setp.lt.s32	%p36, %r32, 129;
@%p36 bra BB52_47;

add.s32 %r198, %r10, 128;
cvt.s64.s32	%rd238, %r198;
add.s64 %rd239, %rd238, %rd42;
shl.b64 %rd240, %rd239, 2;
add.s64 %rd237, %rd127, %rd240;

	ld.global.nc.u32 %r451, [%rd237];


BB52_47:
setp.lt.s32	%p37, %r32, 257;
@%p37 bra BB52_49;

add.s32 %r201, %r10, 256;
cvt.s64.s32	%rd242, %r201;
add.s64 %rd243, %rd242, %rd42;
shl.b64 %rd244, %rd243, 2;
add.s64 %rd241, %rd127, %rd244;

	ld.global.nc.u32 %r452, [%rd241];


BB52_49:
setp.lt.s32	%p38, %r32, 385;
@%p38 bra BB52_51;

add.s32 %r204, %r10, 384;
cvt.s64.s32	%rd246, %r204;
add.s64 %rd247, %rd246, %rd42;
shl.b64 %rd248, %rd247, 2;
add.s64 %rd245, %rd127, %rd248;

	ld.global.nc.u32 %r453, [%rd245];


BB52_51:
setp.lt.s32	%p39, %r32, 513;
@%p39 bra BB52_53;

add.s32 %r207, %r10, 512;
cvt.s64.s32	%rd250, %r207;
add.s64 %rd251, %rd250, %rd42;
shl.b64 %rd252, %rd251, 2;
add.s64 %rd249, %rd127, %rd252;

	ld.global.nc.u32 %r454, [%rd249];


BB52_53:
setp.lt.s32	%p40, %r32, 641;
@%p40 bra BB52_55;

add.s32 %r210, %r10, 640;
cvt.s64.s32	%rd254, %r210;
add.s64 %rd255, %rd254, %rd42;
shl.b64 %rd256, %rd255, 2;
add.s64 %rd253, %rd127, %rd256;

	ld.global.nc.u32 %r455, [%rd253];


BB52_55:
setp.lt.s32	%p41, %r32, 769;
@%p41 bra BB52_57;

add.s32 %r213, %r10, 768;
cvt.s64.s32	%rd258, %r213;
add.s64 %rd259, %rd258, %rd42;
shl.b64 %rd260, %rd259, 2;
add.s64 %rd257, %rd127, %rd260;

	ld.global.nc.u32 %r456, [%rd257];


BB52_57:
bar.sync 0;
cvt.s64.s32	%rd261, %r10;
add.s64 %rd262, %rd261, %rd42;
shl.b64 %rd263, %rd262, 2;
add.s64 %rd43, %rd1, %rd263;
setp.le.s32	%p42, %r31, %r10;
@%p42 bra BB52_59;

st.global.u32 [%rd43], %r450;

BB52_59:
add.s32 %r214, %r10, 128;
setp.ge.s32	%p43, %r214, %r31;
@%p43 bra BB52_61;

st.global.u32 [%rd43+512], %r451;

BB52_61:
add.s32 %r215, %r10, 256;
setp.ge.s32	%p44, %r215, %r31;
@%p44 bra BB52_63;

st.global.u32 [%rd43+1024], %r452;

BB52_63:
add.s32 %r216, %r10, 384;
setp.ge.s32	%p45, %r216, %r31;
@%p45 bra BB52_65;

st.global.u32 [%rd43+1536], %r453;

BB52_65:
add.s32 %r217, %r10, 512;
setp.ge.s32	%p46, %r217, %r31;
@%p46 bra BB52_67;

st.global.u32 [%rd43+2048], %r454;

BB52_67:
add.s32 %r218, %r10, 640;
setp.ge.s32	%p47, %r218, %r31;
@%p47 bra BB52_69;

st.global.u32 [%rd43+2560], %r455;

BB52_69:
add.s32 %r219, %r10, 768;
setp.ge.s32	%p48, %r219, %r31;
@%p48 bra BB52_143;

st.global.u32 [%rd43+3072], %r456;
bra.uni BB52_143;

BB52_71:
setp.gt.s32	%p49, %r13, %r449;
mov.u32 %r472, %r9;
@%p49 bra BB52_80;

shr.s32 %r222, %r10, 31;
shr.u32 %r223, %r222, 27;
add.s32 %r224, %r10, %r223;
shr.s32 %r225, %r224, 5;
mul.wide.s32 %rd264, %r225, 8;
mov.u64 %rd265, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage;
add.s64 %rd266, %rd265, %rd264;
add.s64 %rd44, %rd266, 80;

	mov.u32 %r240, %laneid;

	mov.u32 %r473, %r9;
mov.u32 %r474, %r13;

BB52_73:
mov.u32 %r470, %r474;
mov.u32 %r48, %r473;
mov.u32 %r473, %r470;
mul.lo.s32 %r226, %r10, 7;
cvt.s64.s32	%rd281, %r226;
cvt.s64.s32	%rd282, %r48;
add.s64 %rd283, %rd281, %rd282;
shl.b64 %rd284, %rd283, 3;
add.s64 %rd268, %rd125, %rd284;

	ld.global.nc.u64 %rd267, [%rd268];

	add.s32 %r227, %r226, 1;
cvt.s64.s32	%rd285, %r227;
add.s64 %rd286, %rd285, %rd282;
shl.b64 %rd287, %rd286, 3;
add.s64 %rd270, %rd125, %rd287;

	ld.global.nc.u64 %rd269, [%rd270];

	add.s32 %r228, %r226, 2;
cvt.s64.s32	%rd288, %r228;
add.s64 %rd289, %rd288, %rd282;
shl.b64 %rd290, %rd289, 3;
add.s64 %rd272, %rd125, %rd290;

	ld.global.nc.u64 %rd271, [%rd272];

	add.s32 %r229, %r226, 3;
cvt.s64.s32	%rd291, %r229;
add.s64 %rd292, %rd291, %rd282;
shl.b64 %rd293, %rd292, 3;
add.s64 %rd274, %rd125, %rd293;

	ld.global.nc.u64 %rd273, [%rd274];

	add.s32 %r230, %r226, 4;
cvt.s64.s32	%rd294, %r230;
add.s64 %rd295, %rd294, %rd282;
shl.b64 %rd296, %rd295, 3;
add.s64 %rd276, %rd125, %rd296;

	ld.global.nc.u64 %rd275, [%rd276];

	add.s32 %r231, %r226, 5;
cvt.s64.s32	%rd297, %r231;
add.s64 %rd298, %rd297, %rd282;
shl.b64 %rd299, %rd298, 3;
add.s64 %rd278, %rd125, %rd299;

	ld.global.nc.u64 %rd277, [%rd278];

	add.s32 %r232, %r226, 6;
cvt.s64.s32	%rd300, %r232;
add.s64 %rd301, %rd300, %rd282;
shl.b64 %rd302, %rd301, 3;
add.s64 %rd280, %rd125, %rd302;

	ld.global.nc.u64 %rd279, [%rd280];

	bar.sync 0;
xor.b64 %rd52, %rd267, -9223372036854775808;
xor.b64 %rd53, %rd269, -9223372036854775808;
xor.b64 %rd54, %rd271, -9223372036854775808;
xor.b64 %rd55, %rd273, -9223372036854775808;
xor.b64 %rd56, %rd275, -9223372036854775808;
xor.b64 %rd57, %rd277, -9223372036854775808;
xor.b64 %rd58, %rd279, -9223372036854775808;
cvt.s64.s32	%rd59, %r10;
mul.wide.s32 %rd303, %r10, 8;
add.s64 %rd305, %rd265, 120;
add.s64 %rd306, %rd305, %rd303;
mov.u64 %rd307, 0;
st.shared.u64 [%rd306], %rd307;
st.shared.u64 [%rd306+1024], %rd307;
st.shared.u64 [%rd306+2048], %rd307;
st.shared.u64 [%rd306+3072], %rd307;
st.shared.u64 [%rd306+4096], %rd307;
shr.u64 %rd308, %rd52, %r144;
mov.u64 %rd309, 1;
shl.b64 %rd310, %rd309, %r145;
add.s64 %rd311, %rd310, 4294967295;
and.b64 %rd312, %rd308, %rd311;
and.b64 %rd313, %rd312, 4294967292;
shl.b64 %rd314, %rd312, 10;
and.b64 %rd315, %rd314, 3072;
add.s64 %rd316, %rd305, %rd315;
add.s64 %rd317, %rd316, %rd303;
shr.u64 %rd318, %rd313, 1;
add.s64 %rd60, %rd317, %rd318;
ld.shared.u16 %r52, [%rd60];
add.s32 %r233, %r52, 1;
st.shared.u16 [%rd60], %r233;
shr.u64 %rd319, %rd53, %r144;
and.b64 %rd320, %rd319, %rd311;
and.b64 %rd321, %rd320, 4294967292;
shl.b64 %rd322, %rd320, 10;
and.b64 %rd323, %rd322, 3072;
add.s64 %rd324, %rd305, %rd323;
add.s64 %rd325, %rd324, %rd303;
shr.u64 %rd326, %rd321, 1;
add.s64 %rd61, %rd325, %rd326;
ld.shared.u16 %r53, [%rd61];
add.s32 %r234, %r53, 1;
st.shared.u16 [%rd61], %r234;
shr.u64 %rd327, %rd54, %r144;
and.b64 %rd328, %rd327, %rd311;
and.b64 %rd329, %rd328, 4294967292;
shl.b64 %rd330, %rd328, 10;
and.b64 %rd331, %rd330, 3072;
add.s64 %rd332, %rd305, %rd331;
add.s64 %rd333, %rd332, %rd303;
shr.u64 %rd334, %rd329, 1;
add.s64 %rd62, %rd333, %rd334;
ld.shared.u16 %r54, [%rd62];
add.s32 %r235, %r54, 1;
st.shared.u16 [%rd62], %r235;
shr.u64 %rd335, %rd55, %r144;
and.b64 %rd336, %rd335, %rd311;
and.b64 %rd337, %rd336, 4294967292;
shl.b64 %rd338, %rd336, 10;
and.b64 %rd339, %rd338, 3072;
add.s64 %rd340, %rd305, %rd339;
add.s64 %rd341, %rd340, %rd303;
shr.u64 %rd342, %rd337, 1;
add.s64 %rd63, %rd341, %rd342;
ld.shared.u16 %r55, [%rd63];
add.s32 %r236, %r55, 1;
st.shared.u16 [%rd63], %r236;
shr.u64 %rd343, %rd56, %r144;
and.b64 %rd344, %rd343, %rd311;
and.b64 %rd345, %rd344, 4294967292;
shl.b64 %rd346, %rd344, 10;
and.b64 %rd347, %rd346, 3072;
add.s64 %rd348, %rd305, %rd347;
add.s64 %rd349, %rd348, %rd303;
shr.u64 %rd350, %rd345, 1;
add.s64 %rd64, %rd349, %rd350;
ld.shared.u16 %r56, [%rd64];
add.s32 %r237, %r56, 1;
st.shared.u16 [%rd64], %r237;
shr.u64 %rd351, %rd57, %r144;
and.b64 %rd352, %rd351, %rd311;
and.b64 %rd353, %rd352, 4294967292;
shl.b64 %rd354, %rd352, 10;
and.b64 %rd355, %rd354, 3072;
add.s64 %rd356, %rd305, %rd355;
add.s64 %rd357, %rd356, %rd303;
shr.u64 %rd358, %rd353, 1;
add.s64 %rd65, %rd357, %rd358;
ld.shared.u16 %r57, [%rd65];
add.s32 %r238, %r57, 1;
st.shared.u16 [%rd65], %r238;
shr.u64 %rd359, %rd58, %r144;
and.b64 %rd360, %rd359, %rd311;
and.b64 %rd361, %rd360, 4294967292;
shl.b64 %rd362, %rd360, 10;
and.b64 %rd363, %rd362, 3072;
add.s64 %rd364, %rd305, %rd363;
add.s64 %rd365, %rd364, %rd303;
shr.u64 %rd366, %rd361, 1;
add.s64 %rd66, %rd365, %rd366;
ld.shared.u16 %r58, [%rd66];
add.s32 %r239, %r58, 1;
st.shared.u16 [%rd66], %r239;
bar.sync 0;
mul.lo.s64 %rd377, %rd59, 40;
add.s64 %rd379, %rd265, %rd377;
ld.shared.u64 %rd67, [%rd379+128];
ld.shared.u64 %rd68, [%rd379+120];
add.s64 %rd380, %rd67, %rd68;
ld.shared.u64 %rd69, [%rd379+136];
add.s64 %rd381, %rd380, %rd69;
ld.shared.u64 %rd70, [%rd379+144];
add.s64 %rd382, %rd381, %rd70;
ld.shared.u64 %rd383, [%rd379+152];
add.s64 %rd368, %rd382, %rd383;
mov.u32 %r241, 1;
mov.u32 %r250, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd368; shfl.up.b32 lo|p, lo, %r241, %r250; shfl.up.b32 hi|p, hi, %r241, %r250; mov.b64 %rd367, {lo, hi}; @p add.u64 %rd367, %rd367, %rd368;}

	mov.u32 %r243, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd367; shfl.up.b32 lo|p, lo, %r243, %r250; shfl.up.b32 hi|p, hi, %r243, %r250; mov.b64 %rd369, {lo, hi}; @p add.u64 %rd369, %rd369, %rd367;}

	mov.u32 %r245, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd369; shfl.up.b32 lo|p, lo, %r245, %r250; shfl.up.b32 hi|p, hi, %r245, %r250; mov.b64 %rd371, {lo, hi}; @p add.u64 %rd371, %rd371, %rd369;}

	mov.u32 %r247, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd371; shfl.up.b32 lo|p, lo, %r247, %r250; shfl.up.b32 hi|p, hi, %r247, %r250; mov.b64 %rd373, {lo, hi}; @p add.u64 %rd373, %rd373, %rd371;}

	mov.u32 %r249, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd373; shfl.up.b32 lo|p, lo, %r249, %r250; shfl.up.b32 hi|p, hi, %r249, %r250; mov.b64 %rd375, {lo, hi}; @p add.u64 %rd375, %rd375, %rd373;}

	sub.s64 %rd72, %rd375, %rd368;
setp.ne.s32	%p50, %r240, 31;
@%p50 bra BB52_75;

st.shared.u64 [%rd44], %rd375;

BB52_75:
setp.lt.s32	%p1, %r10, 16;
and.b32 %r251, %r10, -32;
setp.eq.s32	%p2, %r251, 96;
setp.eq.s32	%p3, %r251, 64;
setp.eq.s32	%p4, %r251, 32;
bar.sync 0;
ld.shared.u64 %rd385, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+80];
selp.b64	%rd386, %rd385, 0, %p4;
add.s64 %rd387, %rd72, %rd386;
ld.shared.u64 %rd388, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+88];
add.s64 %rd389, %rd388, %rd385;
selp.b64	%rd390, %rd389, 0, %p3;
add.s64 %rd391, %rd387, %rd390;
ld.shared.u64 %rd392, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+96];
add.s64 %rd393, %rd389, %rd392;
selp.b64	%rd394, %rd393, 0, %p2;
add.s64 %rd395, %rd391, %rd394;
ld.shared.u64 %rd396, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+104];
add.s64 %rd397, %rd393, %rd396;
shl.b64 %rd398, %rd397, 16;
add.s64 %rd399, %rd398, %rd395;
shl.b64 %rd400, %rd397, 32;
add.s64 %rd401, %rd400, %rd399;
shl.b64 %rd402, %rd397, 48;
add.s64 %rd403, %rd402, %rd401;
add.s64 %rd404, %rd68, %rd403;
add.s64 %rd405, %rd404, %rd67;
add.s64 %rd406, %rd405, %rd69;
add.s64 %rd407, %rd406, %rd70;
mul.wide.s32 %rd408, %r10, 40;
add.s64 %rd409, %rd265, %rd408;
st.shared.u64 [%rd409+120], %rd403;
st.shared.u64 [%rd409+128], %rd404;
st.shared.u64 [%rd409+136], %rd405;
st.shared.u64 [%rd409+144], %rd406;
st.shared.u64 [%rd409+152], %rd407;
bar.sync 0;
ld.shared.u16 %r252, [%rd60];
add.s32 %r60, %r252, %r52;
ld.shared.u16 %r253, [%rd61];
add.s32 %r61, %r253, %r53;
ld.shared.u16 %r254, [%rd62];
add.s32 %r62, %r254, %r54;
ld.shared.u16 %r255, [%rd63];
add.s32 %r63, %r255, %r55;
ld.shared.u16 %r256, [%rd64];
add.s32 %r64, %r256, %r56;
ld.shared.u16 %r257, [%rd65];
add.s32 %r65, %r257, %r57;
ld.shared.u16 %r258, [%rd66];
add.s32 %r66, %r258, %r58;
@!%p1 bra BB52_77;
bra.uni BB52_76;

BB52_76:
and.b32 %r260, %r10, 3;
add.s32 %r261, %r260, 1;
shr.s32 %r262, %r10, 2;
mul.wide.u32 %rd410, %r261, 1024;
add.s64 %rd412, %rd265, %rd410;
mul.wide.s32 %rd413, %r262, 2;
add.s64 %rd414, %rd412, %rd413;
ld.shared.u16 %r457, [%rd414+120];

BB52_77:
@%p9 bra BB52_79;

mov.u32 %r444, 0;
mov.u32 %r443, 1;
setp.eq.s32	%p52, %r10, 0;

	shfl.up.b32 %r263, %r457, %r443, %r444;

	selp.b32	%r268, 0, %r263, %p52;
sub.s32 %r269, %r482, %r268;
mul.wide.u32 %rd415, %r10, 4;
add.s64 %rd417, %rd265, %rd415;
st.shared.u32 [%rd417], %r269;
add.s32 %r482, %r269, %r457;

BB52_79:
bar.sync 0;
xor.b64 %rd951, %rd279, -9223372036854775808;
xor.b64 %rd950, %rd277, -9223372036854775808;
xor.b64 %rd949, %rd275, -9223372036854775808;
xor.b64 %rd948, %rd273, -9223372036854775808;
xor.b64 %rd947, %rd271, -9223372036854775808;
xor.b64 %rd946, %rd269, -9223372036854775808;
xor.b64 %rd945, %rd267, -9223372036854775808;
cvt.u64.u32	%rd74, %r60;
mul.wide.u32 %rd418, %r60, 8;
add.s64 %rd420, %rd418, %rd265;
st.shared.u64 [%rd420+72], %rd945;
cvt.u64.u32	%rd75, %r61;
mul.wide.u32 %rd421, %r61, 8;
add.s64 %rd422, %rd421, %rd265;
st.shared.u64 [%rd422+72], %rd946;
cvt.u64.u32	%rd76, %r62;
mul.wide.u32 %rd423, %r62, 8;
add.s64 %rd424, %rd423, %rd265;
st.shared.u64 [%rd424+72], %rd947;
cvt.u64.u32	%rd77, %r63;
mul.wide.u32 %rd425, %r63, 8;
add.s64 %rd426, %rd425, %rd265;
st.shared.u64 [%rd426+72], %rd948;
cvt.u64.u32	%rd78, %r64;
mul.wide.u32 %rd427, %r64, 8;
add.s64 %rd428, %rd427, %rd265;
st.shared.u64 [%rd428+72], %rd949;
cvt.u64.u32	%rd79, %r65;
mul.wide.u32 %rd429, %r65, 8;
add.s64 %rd430, %rd429, %rd265;
st.shared.u64 [%rd430+72], %rd950;
cvt.u64.u32	%rd80, %r66;
mul.wide.u32 %rd431, %r66, 8;
add.s64 %rd432, %rd431, %rd265;
st.shared.u64 [%rd432+72], %rd951;
bar.sync 0;
mov.u64 %rd954, 1;
shl.b64 %rd953, %rd954, %r145;
add.s64 %rd952, %rd953, 4294967295;
shl.b64 %rd433, %rd59, 3;
add.s64 %rd435, %rd265, %rd433;
ld.shared.u64 %rd436, [%rd435+72];
shr.u64 %rd437, %rd436, %r144;
and.b64 %rd441, %rd952, 4294967295;
and.b64 %rd442, %rd441, %rd437;
shl.b64 %rd443, %rd442, 2;
add.s64 %rd444, %rd265, %rd443;
ld.shared.u64 %rd445, [%rd435+1096];
shr.u64 %rd446, %rd445, %r144;
and.b64 %rd447, %rd441, %rd446;
shl.b64 %rd448, %rd447, 2;
add.s64 %rd449, %rd265, %rd448;
ld.shared.u32 %r270, [%rd449];
ld.shared.u64 %rd450, [%rd435+2120];
shr.u64 %rd451, %rd450, %r144;
and.b64 %rd452, %rd441, %rd451;
shl.b64 %rd453, %rd452, 2;
add.s64 %rd454, %rd265, %rd453;
ld.shared.u32 %r271, [%rd454];
ld.shared.u64 %rd455, [%rd435+3144];
shr.u64 %rd456, %rd455, %r144;
and.b64 %rd457, %rd441, %rd456;
shl.b64 %rd458, %rd457, 2;
add.s64 %rd459, %rd265, %rd458;
ld.shared.u32 %r272, [%rd459];
ld.shared.u64 %rd460, [%rd435+4168];
shr.u64 %rd461, %rd460, %r144;
and.b64 %rd462, %rd441, %rd461;
shl.b64 %rd463, %rd462, 2;
add.s64 %rd464, %rd265, %rd463;
ld.shared.u32 %r273, [%rd464];
ld.shared.u64 %rd465, [%rd435+5192];
shr.u64 %rd466, %rd465, %r144;
and.b64 %rd467, %rd441, %rd466;
shl.b64 %rd468, %rd467, 2;
add.s64 %rd469, %rd265, %rd468;
ld.shared.u32 %r274, [%rd469];
ld.shared.u64 %rd470, [%rd435+6216];
shr.u64 %rd471, %rd470, %r144;
and.b64 %rd472, %rd441, %rd471;
shl.b64 %rd473, %rd472, 2;
add.s64 %rd474, %rd265, %rd473;
ld.shared.u32 %r275, [%rd474];
xor.b64 %rd475, %rd470, -9223372036854775808;
xor.b64 %rd476, %rd465, -9223372036854775808;
xor.b64 %rd477, %rd460, -9223372036854775808;
xor.b64 %rd478, %rd455, -9223372036854775808;
xor.b64 %rd479, %rd450, -9223372036854775808;
xor.b64 %rd480, %rd445, -9223372036854775808;
xor.b64 %rd481, %rd436, -9223372036854775808;
ld.shared.u32 %r276, [%rd444];
add.s32 %r277, %r10, %r276;
cvt.s64.s32	%rd81, %r277;
mul.wide.s32 %rd483, %r277, 8;
add.s64 %rd484, %rd2, %rd483;
st.global.u64 [%rd484], %rd481;
add.s32 %r278, %r10, 128;
add.s32 %r279, %r278, %r270;
cvt.s64.s32	%rd82, %r279;
mul.wide.s32 %rd485, %r279, 8;
add.s64 %rd486, %rd2, %rd485;
st.global.u64 [%rd486], %rd480;
add.s32 %r280, %r278, %r271;
add.s32 %r281, %r280, 128;
cvt.s64.s32	%rd83, %r281;
mul.wide.s32 %rd487, %r281, 8;
add.s64 %rd488, %rd2, %rd487;
st.global.u64 [%rd488], %rd479;
add.s32 %r282, %r278, %r272;
add.s32 %r283, %r282, 256;
cvt.s64.s32	%rd84, %r283;
mul.wide.s32 %rd489, %r283, 8;
add.s64 %rd490, %rd2, %rd489;
st.global.u64 [%rd490], %rd478;
add.s32 %r284, %r278, %r273;
add.s32 %r285, %r284, 384;
cvt.s64.s32	%rd85, %r285;
mul.wide.s32 %rd491, %r285, 8;
add.s64 %rd492, %rd2, %rd491;
st.global.u64 [%rd492], %rd477;
add.s32 %r286, %r278, %r274;
add.s32 %r287, %r286, 512;
cvt.s64.s32	%rd86, %r287;
mul.wide.s32 %rd493, %r287, 8;
add.s64 %rd494, %rd2, %rd493;
st.global.u64 [%rd494], %rd476;
add.s32 %r288, %r278, %r275;
add.s32 %r289, %r288, 640;
cvt.s64.s32	%rd87, %r289;
mul.wide.s32 %rd495, %r289, 8;
add.s64 %rd496, %rd2, %rd495;
st.global.u64 [%rd496], %rd475;
bar.sync 0;
shl.b64 %rd507, %rd283, 2;
add.s64 %rd497, %rd127, %rd507;

	ld.global.nc.u32 %r290, [%rd497];

	shl.b64 %rd510, %rd286, 2;
add.s64 %rd498, %rd127, %rd510;

	ld.global.nc.u32 %r291, [%rd498];

	shl.b64 %rd513, %rd289, 2;
add.s64 %rd499, %rd127, %rd513;

	ld.global.nc.u32 %r292, [%rd499];

	shl.b64 %rd516, %rd292, 2;
add.s64 %rd500, %rd127, %rd516;

	ld.global.nc.u32 %r293, [%rd500];

	shl.b64 %rd519, %rd295, 2;
add.s64 %rd501, %rd127, %rd519;

	ld.global.nc.u32 %r294, [%rd501];

	shl.b64 %rd522, %rd298, 2;
add.s64 %rd502, %rd127, %rd522;

	ld.global.nc.u32 %r295, [%rd502];

	shl.b64 %rd525, %rd301, 2;
add.s64 %rd503, %rd127, %rd525;

	ld.global.nc.u32 %r296, [%rd503];

	bar.sync 0;
shl.b64 %rd526, %rd74, 2;
add.s64 %rd528, %rd265, 72;
add.s64 %rd529, %rd528, %rd526;
st.shared.u32 [%rd529], %r290;
shl.b64 %rd530, %rd75, 2;
add.s64 %rd531, %rd528, %rd530;
st.shared.u32 [%rd531], %r291;
shl.b64 %rd532, %rd76, 2;
add.s64 %rd533, %rd528, %rd532;
st.shared.u32 [%rd533], %r292;
shl.b64 %rd534, %rd77, 2;
add.s64 %rd535, %rd528, %rd534;
st.shared.u32 [%rd535], %r293;
shl.b64 %rd536, %rd78, 2;
add.s64 %rd537, %rd528, %rd536;
st.shared.u32 [%rd537], %r294;
shl.b64 %rd538, %rd79, 2;
add.s64 %rd539, %rd528, %rd538;
st.shared.u32 [%rd539], %r295;
shl.b64 %rd540, %rd80, 2;
add.s64 %rd541, %rd528, %rd540;
st.shared.u32 [%rd541], %r296;
bar.sync 0;
shl.b64 %rd542, %rd59, 2;
add.s64 %rd544, %rd265, %rd542;
ld.shared.u32 %r484, [%rd544+72];
ld.shared.u32 %r485, [%rd544+584];
ld.shared.u32 %r486, [%rd544+1096];
ld.shared.u32 %r487, [%rd544+1608];
ld.shared.u32 %r488, [%rd544+2120];
ld.shared.u32 %r489, [%rd544+2632];
ld.shared.u32 %r490, [%rd544+3144];
shl.b64 %rd546, %rd81, 2;
add.s64 %rd547, %rd1, %rd546;
st.global.u32 [%rd547], %r484;
shl.b64 %rd548, %rd82, 2;
add.s64 %rd549, %rd1, %rd548;
st.global.u32 [%rd549], %r485;
shl.b64 %rd550, %rd83, 2;
add.s64 %rd551, %rd1, %rd550;
st.global.u32 [%rd551], %r486;
shl.b64 %rd552, %rd84, 2;
add.s64 %rd553, %rd1, %rd552;
st.global.u32 [%rd553], %r487;
shl.b64 %rd554, %rd85, 2;
add.s64 %rd555, %rd1, %rd554;
st.global.u32 [%rd555], %r488;
shl.b64 %rd556, %rd86, 2;
add.s64 %rd557, %rd1, %rd556;
st.global.u32 [%rd557], %r489;
shl.b64 %rd558, %rd87, 2;
add.s64 %rd559, %rd1, %rd558;
st.global.u32 [%rd559], %r490;
bar.sync 0;
add.s32 %r474, %r473, 896;
setp.le.s32	%p53, %r474, %r449;
mov.u32 %r472, %r473;
@%p53 bra BB52_73;

BB52_80:
setp.le.s32	%p54, %r449, %r472;
@%p54 bra BB52_143;

sub.s32 %r95, %r449, %r472;
cvt.s64.s32	%rd88, %r472;
mad.lo.s32 %r96, %r10, -7, %r95;
mul.lo.s32 %r97, %r10, 7;
mov.u64 %rd560, -1;
setp.lt.s32	%p55, %r96, 1;
mov.u64 %rd975, %rd560;
@%p55 bra BB52_83;

cvt.s64.s32	%rd563, %r97;
add.s64 %rd564, %rd563, %rd88;
shl.b64 %rd565, %rd564, 3;
add.s64 %rd562, %rd125, %rd565;

	ld.global.nc.u64 %rd561, [%rd562];

	xor.b64 %rd89, %rd561, -9223372036854775808;
mov.u64 %rd975, %rd89;

BB52_83:
mov.u64 %rd90, %rd975;
setp.lt.s32	%p56, %r96, 2;
mov.u64 %rd974, %rd560;
@%p56 bra BB52_85;

add.s32 %r305, %r97, 1;
cvt.s64.s32	%rd569, %r305;
add.s64 %rd570, %rd569, %rd88;
shl.b64 %rd571, %rd570, 3;
add.s64 %rd568, %rd125, %rd571;

	ld.global.nc.u64 %rd567, [%rd568];

	xor.b64 %rd974, %rd567, -9223372036854775808;

BB52_85:
setp.lt.s32	%p57, %r96, 3;
mov.u64 %rd973, %rd560;
@%p57 bra BB52_87;

add.s32 %r306, %r97, 2;
cvt.s64.s32	%rd575, %r306;
add.s64 %rd576, %rd575, %rd88;
shl.b64 %rd577, %rd576, 3;
add.s64 %rd574, %rd125, %rd577;

	ld.global.nc.u64 %rd573, [%rd574];

	xor.b64 %rd973, %rd573, -9223372036854775808;

BB52_87:
setp.lt.s32	%p58, %r96, 4;
mov.u64 %rd972, %rd560;
@%p58 bra BB52_89;

add.s32 %r307, %r97, 3;
cvt.s64.s32	%rd581, %r307;
add.s64 %rd582, %rd581, %rd88;
shl.b64 %rd583, %rd582, 3;
add.s64 %rd580, %rd125, %rd583;

	ld.global.nc.u64 %rd579, [%rd580];

	xor.b64 %rd972, %rd579, -9223372036854775808;

BB52_89:
setp.lt.s32	%p59, %r96, 5;
mov.u64 %rd971, %rd560;
@%p59 bra BB52_91;

add.s32 %r308, %r97, 4;
cvt.s64.s32	%rd587, %r308;
add.s64 %rd588, %rd587, %rd88;
shl.b64 %rd589, %rd588, 3;
add.s64 %rd586, %rd125, %rd589;

	ld.global.nc.u64 %rd585, [%rd586];

	xor.b64 %rd971, %rd585, -9223372036854775808;

BB52_91:
setp.lt.s32	%p60, %r96, 6;
mov.u64 %rd970, %rd560;
@%p60 bra BB52_93;

add.s32 %r309, %r97, 5;
cvt.s64.s32	%rd593, %r309;
add.s64 %rd594, %rd593, %rd88;
shl.b64 %rd595, %rd594, 3;
add.s64 %rd592, %rd125, %rd595;

	ld.global.nc.u64 %rd591, [%rd592];

	xor.b64 %rd970, %rd591, -9223372036854775808;

BB52_93:
setp.lt.s32	%p61, %r96, 7;
mov.u64 %rd969, %rd560;
@%p61 bra BB52_95;

add.s32 %r310, %r97, 6;
cvt.s64.s32	%rd599, %r310;
add.s64 %rd600, %rd599, %rd88;
shl.b64 %rd601, %rd600, 3;
add.s64 %rd598, %rd125, %rd601;

	ld.global.nc.u64 %rd597, [%rd598];

	xor.b64 %rd969, %rd597, -9223372036854775808;

BB52_95:
bar.sync 0;
cvt.s64.s32	%rd103, %r10;
mul.wide.s32 %rd602, %r10, 8;
mov.u64 %rd603, _ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage;
add.s64 %rd604, %rd603, 120;
add.s64 %rd605, %rd604, %rd602;
mov.u64 %rd606, 0;
st.shared.u64 [%rd605], %rd606;
st.shared.u64 [%rd605+1024], %rd606;
st.shared.u64 [%rd605+2048], %rd606;
st.shared.u64 [%rd605+3072], %rd606;
st.shared.u64 [%rd605+4096], %rd606;
mov.u64 %rd607, 1;
shl.b64 %rd608, %rd607, %r145;
add.s64 %rd609, %rd608, 4294967295;
shr.u64 %rd610, %rd90, %r144;
and.b64 %rd611, %rd610, %rd609;
and.b64 %rd612, %rd611, 4294967292;
shl.b64 %rd613, %rd611, 10;
and.b64 %rd614, %rd613, 3072;
add.s64 %rd615, %rd604, %rd614;
add.s64 %rd616, %rd615, %rd602;
shr.u64 %rd617, %rd612, 1;
add.s64 %rd618, %rd616, %rd617;
ld.shared.u16 %r98, [%rd618];
add.s32 %r312, %r98, 1;
st.shared.u16 [%rd618], %r312;
shr.u64 %rd619, %rd974, %r144;
and.b64 %rd620, %rd619, %rd609;
and.b64 %rd621, %rd620, 4294967292;
shl.b64 %rd622, %rd620, 10;
and.b64 %rd623, %rd622, 3072;
add.s64 %rd624, %rd604, %rd623;
add.s64 %rd625, %rd624, %rd602;
shr.u64 %rd626, %rd621, 1;
add.s64 %rd627, %rd625, %rd626;
ld.shared.u16 %r99, [%rd627];
add.s32 %r313, %r99, 1;
st.shared.u16 [%rd627], %r313;
shr.u64 %rd628, %rd973, %r144;
and.b64 %rd629, %rd628, %rd609;
and.b64 %rd630, %rd629, 4294967292;
shl.b64 %rd631, %rd629, 10;
and.b64 %rd632, %rd631, 3072;
add.s64 %rd633, %rd604, %rd632;
add.s64 %rd634, %rd633, %rd602;
shr.u64 %rd635, %rd630, 1;
add.s64 %rd636, %rd634, %rd635;
ld.shared.u16 %r100, [%rd636];
add.s32 %r314, %r100, 1;
st.shared.u16 [%rd636], %r314;
shr.u64 %rd637, %rd972, %r144;
and.b64 %rd638, %rd637, %rd609;
and.b64 %rd639, %rd638, 4294967292;
shl.b64 %rd640, %rd638, 10;
and.b64 %rd641, %rd640, 3072;
add.s64 %rd642, %rd604, %rd641;
add.s64 %rd643, %rd642, %rd602;
shr.u64 %rd644, %rd639, 1;
add.s64 %rd645, %rd643, %rd644;
ld.shared.u16 %r101, [%rd645];
add.s32 %r315, %r101, 1;
st.shared.u16 [%rd645], %r315;
shr.u64 %rd646, %rd971, %r144;
and.b64 %rd647, %rd646, %rd609;
and.b64 %rd648, %rd647, 4294967292;
shl.b64 %rd649, %rd647, 10;
and.b64 %rd650, %rd649, 3072;
add.s64 %rd651, %rd604, %rd650;
add.s64 %rd652, %rd651, %rd602;
shr.u64 %rd653, %rd648, 1;
add.s64 %rd654, %rd652, %rd653;
ld.shared.u16 %r102, [%rd654];
add.s32 %r316, %r102, 1;
st.shared.u16 [%rd654], %r316;
shr.u64 %rd655, %rd970, %r144;
and.b64 %rd656, %rd655, %rd609;
and.b64 %rd657, %rd656, 4294967292;
shl.b64 %rd658, %rd656, 10;
and.b64 %rd659, %rd658, 3072;
add.s64 %rd660, %rd604, %rd659;
add.s64 %rd661, %rd660, %rd602;
shr.u64 %rd662, %rd657, 1;
add.s64 %rd663, %rd661, %rd662;
ld.shared.u16 %r103, [%rd663];
add.s32 %r317, %r103, 1;
st.shared.u16 [%rd663], %r317;
shr.u64 %rd664, %rd969, %r144;
and.b64 %rd665, %rd664, %rd609;
and.b64 %rd666, %rd665, 4294967292;
shl.b64 %rd667, %rd665, 10;
and.b64 %rd668, %rd667, 3072;
add.s64 %rd669, %rd604, %rd668;
add.s64 %rd670, %rd669, %rd602;
shr.u64 %rd671, %rd666, 1;
add.s64 %rd672, %rd670, %rd671;
ld.shared.u16 %r104, [%rd672];
add.s32 %r318, %r104, 1;
st.shared.u16 [%rd672], %r318;
bar.sync 0;
mul.lo.s64 %rd683, %rd103, 40;
add.s64 %rd685, %rd603, %rd683;
ld.shared.u64 %rd104, [%rd685+128];
ld.shared.u64 %rd105, [%rd685+120];
add.s64 %rd686, %rd104, %rd105;
ld.shared.u64 %rd106, [%rd685+136];
add.s64 %rd687, %rd686, %rd106;
ld.shared.u64 %rd107, [%rd685+144];
add.s64 %rd688, %rd687, %rd107;
ld.shared.u64 %rd689, [%rd685+152];
add.s64 %rd674, %rd688, %rd689;

	mov.u32 %r319, %laneid;

	mov.u32 %r320, 1;
mov.u32 %r329, 0;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd674; shfl.up.b32 lo|p, lo, %r320, %r329; shfl.up.b32 hi|p, hi, %r320, %r329; mov.b64 %rd673, {lo, hi}; @p add.u64 %rd673, %rd673, %rd674;}

	mov.u32 %r322, 2;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd673; shfl.up.b32 lo|p, lo, %r322, %r329; shfl.up.b32 hi|p, hi, %r322, %r329; mov.b64 %rd675, {lo, hi}; @p add.u64 %rd675, %rd675, %rd673;}

	mov.u32 %r324, 4;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd675; shfl.up.b32 lo|p, lo, %r324, %r329; shfl.up.b32 hi|p, hi, %r324, %r329; mov.b64 %rd677, {lo, hi}; @p add.u64 %rd677, %rd677, %rd675;}

	mov.u32 %r326, 8;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd677; shfl.up.b32 lo|p, lo, %r326, %r329; shfl.up.b32 hi|p, hi, %r326, %r329; mov.b64 %rd679, {lo, hi}; @p add.u64 %rd679, %rd679, %rd677;}

	mov.u32 %r328, 16;

	{ .reg .u32 lo; .reg .u32 hi; .reg .pred p; mov.b64 {lo, hi}, %rd679; shfl.up.b32 lo|p, lo, %r328, %r329; shfl.up.b32 hi|p, hi, %r328, %r329; mov.b64 %rd681, {lo, hi}; @p add.u64 %rd681, %rd681, %rd679;}

	setp.ne.s32	%p62, %r319, 31;
@%p62 bra BB52_97;

shr.s32 %r331, %r10, 31;
shr.u32 %r332, %r331, 27;
add.s32 %r333, %r10, %r332;
shr.s32 %r334, %r333, 5;
mul.wide.s32 %rd690, %r334, 8;
add.s64 %rd692, %rd603, %rd690;
st.shared.u64 [%rd692+80], %rd681;

BB52_97:
sub.s64 %rd110, %rd681, %rd674;
bar.sync 0;
and.b32 %r335, %r10, -32;
setp.eq.s32	%p63, %r335, 32;
ld.shared.u64 %rd694, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+80];
selp.b64	%rd695, %rd694, 0, %p63;
add.s64 %rd696, %rd110, %rd695;
ld.shared.u64 %rd697, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+88];
add.s64 %rd698, %rd697, %rd694;
setp.eq.s32	%p64, %r335, 64;
selp.b64	%rd699, %rd698, 0, %p64;
add.s64 %rd700, %rd696, %rd699;
ld.shared.u64 %rd701, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+96];
add.s64 %rd702, %rd698, %rd701;
setp.eq.s32	%p65, %r335, 96;
selp.b64	%rd703, %rd702, 0, %p65;
add.s64 %rd704, %rd700, %rd703;
ld.shared.u64 %rd705, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE$__cuda_local_var_250403_76_non_const_temp_storage+104];
add.s64 %rd706, %rd702, %rd705;
shl.b64 %rd707, %rd706, 16;
add.s64 %rd708, %rd707, %rd704;
shl.b64 %rd709, %rd706, 32;
add.s64 %rd710, %rd709, %rd708;
shl.b64 %rd711, %rd706, 48;
add.s64 %rd712, %rd711, %rd710;
add.s64 %rd713, %rd105, %rd712;
add.s64 %rd714, %rd713, %rd104;
add.s64 %rd715, %rd714, %rd106;
add.s64 %rd716, %rd715, %rd107;
mul.wide.s32 %rd717, %r10, 40;
add.s64 %rd718, %rd603, %rd717;
st.shared.u64 [%rd718+120], %rd712;
st.shared.u64 [%rd718+128], %rd713;
st.shared.u64 [%rd718+136], %rd714;
st.shared.u64 [%rd718+144], %rd715;
st.shared.u64 [%rd718+152], %rd716;
bar.sync 0;
ld.shared.u16 %r337, [%rd618];
add.s32 %r106, %r337, %r98;
ld.shared.u16 %r338, [%rd627];
add.s32 %r107, %r338, %r99;
ld.shared.u16 %r339, [%rd636];
add.s32 %r108, %r339, %r100;
ld.shared.u16 %r340, [%rd645];
add.s32 %r109, %r340, %r101;
ld.shared.u16 %r341, [%rd654];
add.s32 %r110, %r341, %r102;
ld.shared.u16 %r342, [%rd663];
add.s32 %r111, %r342, %r103;
ld.shared.u16 %r343, [%rd672];
add.s32 %r112, %r343, %r104;
setp.gt.s32	%p66, %r10, 15;
@%p66 bra BB52_99;

and.b32 %r345, %r10, 3;
shr.s32 %r346, %r10, 2;
add.s32 %r347, %r345, 1;
mul.wide.u32 %rd788, %r347, 1024;
add.s64 %rd790, %rd603, %rd788;
mul.wide.s32 %rd791, %r346, 2;
add.s64 %rd792, %rd790, %rd791;
ld.shared.u16 %r483, [%rd792+120];

BB52_99:
@%p9 bra BB52_101;

mov.u32 %r448, 0;
mov.u32 %r447, 1;

	shfl.up.b32 %r349, %r483, %r447, %r448;

	setp.eq.s32	%p68, %r10, 0;
selp.b32	%r354, 0, %r349, %p68;
sub.s32 %r355, %r482, %r354;
mul.wide.u32 %rd793, %r10, 4;
add.s64 %rd795, %rd603, %rd793;
st.shared.u32 [%rd795], %r355;

BB52_101:
bar.sync 0;
cvt.u64.u32	%rd111, %r106;
mul.wide.u32 %rd796, %r106, 8;
add.s64 %rd798, %rd796, %rd603;
st.shared.u64 [%rd798+72], %rd90;
cvt.u64.u32	%rd112, %r107;
mul.wide.u32 %rd799, %r107, 8;
add.s64 %rd800, %rd799, %rd603;
st.shared.u64 [%rd800+72], %rd974;
cvt.u64.u32	%rd113, %r108;
mul.wide.u32 %rd801, %r108, 8;
add.s64 %rd802, %rd801, %rd603;
st.shared.u64 [%rd802+72], %rd973;
cvt.u64.u32	%rd114, %r109;
mul.wide.u32 %rd803, %r109, 8;
add.s64 %rd804, %rd803, %rd603;
st.shared.u64 [%rd804+72], %rd972;
cvt.u64.u32	%rd115, %r110;
mul.wide.u32 %rd805, %r110, 8;
add.s64 %rd806, %rd805, %rd603;
st.shared.u64 [%rd806+72], %rd971;
cvt.u64.u32	%rd116, %r111;
mul.wide.u32 %rd807, %r111, 8;
add.s64 %rd808, %rd807, %rd603;
st.shared.u64 [%rd808+72], %rd970;
cvt.u64.u32	%rd117, %r112;
mul.wide.u32 %rd809, %r112, 8;
add.s64 %rd810, %rd809, %rd603;
st.shared.u64 [%rd810+72], %rd969;
bar.sync 0;
mul.wide.s32 %rd955, %r10, 8;
ld.param.u32 %r445, [_ZN6thrust6system4cuda6detail4cub_30DeviceRadixSortDownsweepKernelINS3_23DeviceRadixSortDispatchILb0EliiE21PtxAltDownsweepPolicyELb0EliiEEvPT1_S9_PT2_SB_PT3_SC_iibbNS3_13GridEvenShareISC_EE_param_6];
add.s64 %rd813, %rd603, %rd955;
and.b64 %rd817, %rd609, 4294967295;
ld.shared.u64 %rd118, [%rd813+72];
shr.u64 %rd818, %rd118, %r445;
and.b64 %rd819, %rd817, %rd818;
shl.b64 %rd820, %rd819, 2;
add.s64 %rd821, %rd603, %rd820;
ld.shared.u32 %r115, [%rd821];
ld.shared.u64 %rd119, [%rd813+1096];
shr.u64 %rd822, %rd119, %r445;
and.b64 %rd823, %rd817, %rd822;
shl.b64 %rd824, %rd823, 2;
add.s64 %rd825, %rd603, %rd824;
ld.shared.u32 %r116, [%rd825];
ld.shared.u64 %rd120, [%rd813+2120];
shr.u64 %rd826, %rd120, %r445;
and.b64 %rd827, %rd817, %rd826;
shl.b64 %rd828, %rd827, 2;
add.s64 %rd829, %rd603, %rd828;
ld.shared.u32 %r117, [%rd829];
ld.shared.u64 %rd121, [%rd813+3144];
shr.u64 %rd830, %rd121, %r445;
and.b64 %rd831, %rd817, %rd830;
shl.b64 %rd832, %rd831, 2;
add.s64 %rd833, %rd603, %rd832;
ld.shared.u32 %r118, [%rd833];
ld.shared.u64 %rd122, [%rd813+4168];
shr.u64 %rd834, %rd122, %r445;
and.b64 %rd835, %rd817, %rd834;
shl.b64 %rd836, %rd835, 2;
add.s64 %rd837, %rd603, %rd836;
ld.shared.u32 %r119, [%rd837];
ld.shared.u64 %rd123, [%rd813+5192];
shr.u64 %rd838, %rd123, %r445;
and.b64 %rd839, %rd817, %rd838;
shl.b64 %rd840, %rd839, 2;
add.s64 %rd841, %rd603, %rd840;
ld.shared.u32 %r120, [%rd841];
ld.shared.u64 %rd124, [%rd813+6216];
shr.u64 %rd842, %rd124, %r445;
and.b64 %rd843, %rd817, %rd842;
shl.b64 %rd844, %rd843, 2;
add.s64 %rd845, %rd603, %rd844;
ld.shared.u32 %r121, [%rd845];
setp.ge.s32	%p69, %r10, %r95;
@%p69 bra BB52_103;

xor.b64 %rd846, %rd118, -9223372036854775808;
add.s32 %r358, %r10, %r115;
mul.wide.s32 %rd848, %r358, 8;
add.s64 %rd849, %rd2, %rd848;
st.global.u64 [%rd849], %rd846;

BB52_103:
add.s32 %r360, %r10, 128;
setp.ge.s32	%p70, %r360, %r95;
@%p70 bra BB52_105;

xor.b64 %rd850, %rd119, -9223372036854775808;
add.s32 %r362, %r10, %r116;
add.s32 %r363, %r362, 128;
mul.wide.s32 %rd852, %r363, 8;
add.s64 %rd853, %rd2, %rd852;
st.global.u64 [%rd853], %rd850;

BB52_105:
add.s32 %r365, %r10, 256;
setp.ge.s32	%p71, %r365, %r95;
@%p71 bra BB52_107;

xor.b64 %rd854, %rd120, -9223372036854775808;
add.s32 %r367, %r10, %r117;
add.s32 %r368, %r367, 256;
mul.wide.s32 %rd856, %r368, 8;
add.s64 %rd857, %rd2, %rd856;
st.global.u64 [%rd857], %rd854;

BB52_107:
add.s32 %r370, %r10, 384;
setp.ge.s32	%p72, %r370, %r95;
@%p72 bra BB52_109;

xor.b64 %rd858, %rd121, -9223372036854775808;
add.s32 %r372, %r10, %r118;
add.s32 %r373, %r372, 384;
mul.wide.s32 %rd860, %r373, 8;
add.s64 %rd861, %rd2, %rd860;
st.global.u64 [%rd861], %rd858;

BB52_109:
add.s32 %r375, %r10, 512;
setp.ge.s32	%p73, %r375, %r95;
@%p73 bra BB52_111;

xor.b64 %rd862, %rd122, -9223372036854775808;
add.s32 %r377, %r10, %r119;
add.s32 %r378, %r377, 512;
mul.wide.s32 %rd864, %r378, 8;
add.s64 %rd865, %rd2, %rd864;
st.global.u64 [%rd865], %rd862;

BB52_111:
add.s32 %r380, %r10, 640;
setp.ge.s32	%p74, %r380, %r95;
@%p74 bra BB52_113;

xor.b64 %rd866, %rd123, -9223372036854775808;
add.s32 %r382, %r10, %r120;
add.s32 %r383, %r382, 640;
mul.wide.s32 %rd868, %r383, 8;
add.s64 %rd869, %rd2, %rd868;
st.global.u64 [%rd869], %rd866;

BB52_113:
add.s32 %r385, %r10, 768;
setp.ge.s32	%p75, %r385, %r95;
@%p75 bra BB52_115;

xor.b64 %rd870, %rd124, -9223372036854775808;
add.s32 %r387, %r10, %r121;
add.s32 %r388, %r387, 768;
mul.wide.s32 %rd872, %r388, 8;
add.s64 %rd873, %rd2, %rd872;
st.global.u64 [%rd873], %rd870;

BB52_115:
setp.gt.s32	%p5, %r96, 0;
bar.sync 0;
@!%p5 bra BB52_117;
bra.uni BB52_116;

BB52_116:
mul.lo.s32 %r446, %r10, 7;
cvt.s64.s32	%rd875, %r446;
add.s64 %rd876, %rd875, %rd88;
shl.b64 %rd877, %rd876, 2;
add.s64 %rd874, %rd127, %rd877;

	ld.global.nc.u32 %r484, [%rd874];


BB52_117:
@%p56 bra BB52_119;

mad.lo.s32 %r394, %r10, 7, 1;
cvt.s64.s32	%rd879, %r394;
add.s64 %rd880, %rd879, %rd88;
shl.b64 %rd881, %rd880, 2;
add.s64 %rd878, %rd127, %rd881;

	ld.global.nc.u32 %r485, [%rd878];


BB52_119:
@%p57 bra BB52_121;

mad.lo.s32 %r397, %r10, 7, 2;
cvt.s64.s32	%rd883, %r397;
add.s64 %rd884, %rd883, %rd88;
shl.b64 %rd885, %rd884, 2;
add.s64 %rd882, %rd127, %rd885;

	ld.global.nc.u32 %r486, [%rd882];


BB52_121:
@%p58 bra BB52_123;

mad.lo.s32 %r400, %r10, 7, 3;
cvt.s64.s32	%rd887, %r400;
add.s64 %rd888, %rd887, %rd88;
shl.b64 %rd889, %rd888, 2;
add.s64 %rd886, %rd127, %rd889;

	ld.global.nc.u32 %r487, [%rd886];


BB52_123:
@%p59 bra BB52_125;

mad.lo.s32 %r403, %r10, 7, 4;
cvt.s64.s32	%rd891, %r403;
add.s64 %rd892, %rd891, %rd88;
shl.b64 %rd893, %rd892, 2;
add.s64 %rd890, %rd127, %rd893;

	ld.global.nc.u32 %r488, [%rd890];


BB52_125:
@%p60 bra BB52_127;

mad.lo.s32 %r406, %r10, 7, 5;
cvt.s64.s32	%rd895, %r406;
add.s64 %rd896, %rd895, %rd88;
shl.b64 %rd897, %rd896, 2;
add.s64 %rd894, %rd127, %rd897;

	ld.global.nc.u32 %r489, [%rd894];


BB52_127:
@%p61 bra BB52_129;

mad.lo.s32 %r409, %r10, 7, 6;
cvt.s64.s32	%rd899, %r409;
add.s64 %rd900, %rd899, %rd88;
shl.b64 %rd901, %rd900, 2;
add.s64 %rd898, %rd127, %rd901;

	ld.global.nc.u32 %r490, [%rd898];


BB52_129:
setp.lt.s32	%p6, %r10, %r95;
bar.sync 0;
shl.b64 %rd902, %rd111, 2;
add.s64 %rd904, %rd603, 72;
add.s64 %rd905, %rd904, %rd902;
st.shared.u32 [%rd905], %r484;
shl.b64 %rd906, %rd112, 2;
add.s64 %rd907, %rd904, %rd906;
st.shared.u32 [%rd907], %r485;
shl.b64 %rd908, %rd113, 2;
add.s64 %rd909, %rd904, %rd908;
st.shared.u32 [%rd909], %r486;
shl.b64 %rd910, %rd114, 2;
add.s64 %rd911, %rd904, %rd910;
st.shared.u32 [%rd911], %r487;
shl.b64 %rd912, %rd115, 2;
add.s64 %rd913, %rd904, %rd912;
st.shared.u32 [%rd913], %r488;
shl.b64 %rd914, %rd116, 2;
add.s64 %rd915, %rd904, %rd914;
st.shared.u32 [%rd915], %r489;
shl.b64 %rd916, %rd117, 2;
add.s64 %rd917, %rd904, %rd916;
st.shared.u32 [%rd917], %r490;
bar.sync 0;
mul.wide.s32 %rd918, %r10, 4;
add.s64 %rd920, %rd603, %rd918;
ld.shared.u32 %r137, [%rd920+584];
ld.shared.u32 %r138, [%rd920+1096];
ld.shared.u32 %r139, [%rd920+1608];
ld.shared.u32 %r140, [%rd920+2120];
ld.shared.u32 %r141, [%rd920+2632];
ld.shared.u32 %r142, [%rd920+3144];
@!%p6 bra BB52_131;
bra.uni BB52_130;

BB52_130:
ld.shared.u32 %r411, [%rd920+72];
add.s32 %r412, %r10, %r115;
mul.wide.s32 %rd925, %r412, 4;
add.s64 %rd926, %rd1, %rd925;
st.global.u32 [%rd926], %r411;

BB52_131:
@%p70 bra BB52_133;

add.s32 %r416, %r10, %r116;
add.s32 %r417, %r416, 128;
mul.wide.s32 %rd928, %r417, 4;
add.s64 %rd929, %rd1, %rd928;
st.global.u32 [%rd929], %r137;

BB52_133:
@%p71 bra BB52_135;

add.s32 %r421, %r10, %r117;
add.s32 %r422, %r421, 256;
mul.wide.s32 %rd931, %r422, 4;
add.s64 %rd932, %rd1, %rd931;
st.global.u32 [%rd932], %r138;

BB52_135:
@%p72 bra BB52_137;

add.s32 %r426, %r10, %r118;
add.s32 %r427, %r426, 384;
mul.wide.s32 %rd934, %r427, 4;
add.s64 %rd935, %rd1, %rd934;
st.global.u32 [%rd935], %r139;

BB52_137:
@%p73 bra BB52_139;

add.s32 %r431, %r10, %r119;
add.s32 %r432, %r431, 512;
mul.wide.s32 %rd937, %r432, 4;
add.s64 %rd938, %rd1, %rd937;
st.global.u32 [%rd938], %r140;

BB52_139:
@%p74 bra BB52_141;

add.s32 %r436, %r10, %r120;
add.s32 %r437, %r436, 640;
mul.wide.s32 %rd940, %r437, 4;
add.s64 %rd941, %rd1, %rd940;
st.global.u32 [%rd941], %r141;

BB52_141:
@%p75 bra BB52_143;

add.s32 %r441, %r10, %r121;
add.s32 %r442, %r441, 768;
mul.wide.s32 %rd943, %r442, 4;
add.s64 %rd944, %rd1, %rd943;
st.global.u32 [%rd944], %r142;

BB52_143:
ret;
}


