#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct  3 19:07:22 2022
# Process ID: 17380
# Current directory: E:/vivado/lab_4_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17044 E:\vivado\lab_4_2\lab_4_2.xpr
# Log file: E:/vivado/lab_4_2/vivado.log
# Journal file: E:/vivado/lab_4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/lab_4_2/lab_4_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/vivado/lab_4_2/lab_4_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'd_register_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_register_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_register
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_register.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_2/lab_4_2.srcs/sim_1/new/d_register_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_register_tst
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
"xelab -wto 9b1756c585f44143a74afe1fd5e5f4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_register_tst_behav xil_defaultlib.d_register_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9b1756c585f44143a74afe1fd5e5f4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_register_tst_behav xil_defaultlib.d_register_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_register
Compiling module xil_defaultlib.d_register_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot d_register_tst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim/xsim.dir/d_register_tst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim/xsim.dir/d_register_tst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct  3 19:07:56 2022. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  3 19:07:56 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_register_tst_behav -key {Behavioral:sim_1:Functional:d_register_tst} -tclbatch {d_register_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source d_register_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 188 ns : File "E:/vivado/lab_4_2/lab_4_2.srcs/sim_1/new/d_register_tst.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_register_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1019.965 ; gain = 0.000
close [ open E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_reg8.v w ]
add_files E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_reg8.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_reg8.v] -no_script -reset -force -quiet
remove_files  E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_reg8.v
file mkdir E:/vivado/lab_4_2/lab_4_2.srcs/constrs_1
file mkdir E:/vivado/lab_4_2/lab_4_2.srcs/constrs_1/new
close [ open E:/vivado/lab_4_2/lab_4_2.srcs/constrs_1/new/d_register.xdc w ]
add_files -fileset constrs_1 E:/vivado/lab_4_2/lab_4_2.srcs/constrs_1/new/d_register.xdc
launch_runs impl_1 -jobs 8
[Mon Oct  3 19:36:08 2022] Launched synth_1...
Run output will be captured here: E:/vivado/lab_4_2/lab_4_2.runs/synth_1/runme.log
[Mon Oct  3 19:36:08 2022] Launched impl_1...
Run output will be captured here: E:/vivado/lab_4_2/lab_4_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Mon Oct  3 19:38:10 2022] Launched synth_1...
Run output will be captured here: E:/vivado/lab_4_2/lab_4_2.runs/synth_1/runme.log
[Mon Oct  3 19:38:10 2022] Launched impl_1...
Run output will be captured here: E:/vivado/lab_4_2/lab_4_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.445 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1807.176 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1807.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1807.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1988.344 ; gain = 968.379
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Oct  3 19:41:32 2022] Launched impl_1...
Run output will be captured here: E:/vivado/lab_4_2/lab_4_2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2011.660 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'd_register_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_register_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_register
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_register.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_2/lab_4_2.srcs/sim_1/new/d_register_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_register_tst
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
"xelab -wto 9b1756c585f44143a74afe1fd5e5f4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_register_tst_behav xil_defaultlib.d_register_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9b1756c585f44143a74afe1fd5e5f4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_register_tst_behav xil_defaultlib.d_register_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_register
Compiling module xil_defaultlib.d_register_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot d_register_tst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_register_tst_behav -key {Behavioral:sim_1:Functional:d_register_tst} -tclbatch {d_register_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source d_register_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 188 ns : File "E:/vivado/lab_4_2/lab_4_2.srcs/sim_1/new/d_register_tst.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_register_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2025.699 ; gain = 14.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'd_register_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj d_register_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_register
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/vivado/lab_4_2/lab_4_2.srcs/sources_1/new/d_register.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_4_2/lab_4_2.srcs/sim_1/new/d_register_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_register_tst
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
"xelab -wto 9b1756c585f44143a74afe1fd5e5f4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_register_tst_behav xil_defaultlib.d_register_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9b1756c585f44143a74afe1fd5e5f4a1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot d_register_tst_behav xil_defaultlib.d_register_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_register
Compiling module xil_defaultlib.d_register_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot d_register_tst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/lab_4_2/lab_4_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "d_register_tst_behav -key {Behavioral:sim_1:Functional:d_register_tst} -tclbatch {d_register_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source d_register_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 188 ns : File "E:/vivado/lab_4_2/lab_4_2.srcs/sim_1/new/d_register_tst.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'd_register_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2036.484 ; gain = 10.785
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  3 21:36:58 2022...
