// Seed: 708439782
module module_0;
  id_1 :
  assert property (@(posedge id_1++) -1)
  else;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6;
  ;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_3.id_1 = 0;
  output wire id_1;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    input supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    output uwire id_4
);
  logic [-1 : -1] id_6;
  xnor primCall (id_4, id_2, id_3);
  module_2 modCall_1 (
      id_6,
      id_6
  );
endmodule
