Analysis & Synthesis report for Integracion
Sat Jan 21 20:31:47 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated
 15. Parameter Settings for User Entity Instance: Graphiker:graph|vga_sync:VGA_SYNC
 16. Parameter Settings for User Entity Instance: Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER
 17. Parameter Settings for User Entity Instance: VGA_CLOCK_CONFIG:inst2|altpll:altpll_component
 18. Parameter Settings for Inferred Entity Instance: Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0
 20. altpll Parameter Settings by Entity Instance
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 21 20:31:47 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Integracion                                 ;
; Top-level Entity Name              ; Integracion                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,059                                       ;
;     Total combinational functions  ; 2,015                                       ;
;     Dedicated logic registers      ; 192                                         ;
; Total registers                    ; 192                                         ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 393,216                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Integracion        ; Integracion        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; source/vga_sync.vhd              ; yes             ; User VHDL File                     ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd          ;         ;
; source/roll.v                    ; yes             ; User Verilog HDL File              ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/roll.v                ;         ;
; source/pixel_discriminator.v     ; yes             ; User Verilog HDL File              ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v ;         ;
; source/circular_buffer_mem.v     ; yes             ; User Verilog HDL File              ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v ;         ;
; source/adc_logic.v               ; yes             ; User Verilog HDL File              ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v           ;         ;
; Integracion.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf              ;         ;
; GraphMemory.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf              ;         ;
; Graphiker.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf                ;         ;
; VGA_CLOCK_CONFIG.vhd             ; yes             ; User Wizard-Generated File         ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/VGA_CLOCK_CONFIG.vhd         ;         ;
; lpm_ram_dp.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                              ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                              ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                         ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; db/altsyncram_ugr1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf       ;         ;
; db/decode_msa.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/decode_msa.tdf            ;         ;
; db/mux_hob.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/mux_hob.tdf               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                  ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                             ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                           ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;         ;
; db/vga_clock_config_altpll.v     ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/vga_clock_config_altpll.v ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; db/lpm_divide_tim.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_divide_tim.tdf        ;         ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/sign_div_unsign_llh.tdf   ;         ;
; db/alt_u_div_u6f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/alt_u_div_u6f.tdf         ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_7pc.tdf           ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_8pc.tdf           ;         ;
; db/lpm_divide_cqo.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_divide_cqo.tdf        ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/abs_divider_4dg.tdf       ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/alt_u_div_6af.tdf         ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_abs_i0a.tdf           ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,059                                                                                                  ;
;                                             ;                                                                                                        ;
; Total combinational functions               ; 2015                                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                                        ;
;     -- 4 input functions                    ; 636                                                                                                    ;
;     -- 3 input functions                    ; 612                                                                                                    ;
;     -- <=2 input functions                  ; 767                                                                                                    ;
;                                             ;                                                                                                        ;
; Logic elements by mode                      ;                                                                                                        ;
;     -- normal mode                          ; 1277                                                                                                   ;
;     -- arithmetic mode                      ; 738                                                                                                    ;
;                                             ;                                                                                                        ;
; Total registers                             ; 192                                                                                                    ;
;     -- Dedicated logic registers            ; 192                                                                                                    ;
;     -- I/O registers                        ; 0                                                                                                      ;
;                                             ;                                                                                                        ;
; I/O pins                                    ; 10                                                                                                     ;
; Total memory bits                           ; 393216                                                                                                 ;
;                                             ;                                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                      ;
;                                             ;                                                                                                        ;
; Total PLLs                                  ; 1                                                                                                      ;
;     -- PLLs                                 ; 1                                                                                                      ;
;                                             ;                                                                                                        ;
; Maximum fan-out node                        ; VGA_CLOCK_CONFIG:inst2|altpll:altpll_component|VGA_CLOCK_CONFIG_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 184                                                                                                    ;
; Total fan-out                               ; 7697                                                                                                   ;
; Average fan-out                             ; 3.38                                                                                                   ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Entity Name             ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |Integracion                                       ; 2015 (1)            ; 192 (0)                   ; 393216      ; 0            ; 0       ; 0         ; 10   ; 0            ; |Integracion                                                                                                                                                              ; Integracion             ; work         ;
;    |Graphiker:graph|                               ; 1960 (0)            ; 143 (0)                   ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph                                                                                                                                              ; Graphiker               ; work         ;
;       |GraphMemory:GRAPH_MEMORY|                   ; 113 (0)             ; 77 (0)                    ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY                                                                                                                     ; GraphMemory             ; work         ;
;          |circular_buffer_mem:CIRCULAR_BUFFER|     ; 85 (85)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER                                                                                 ; circular_buffer_mem     ; work         ;
;          |lpm_ram_dp:RAM_CIRCULAR_BUFFER|          ; 28 (0)              ; 4 (0)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER                                                                                      ; lpm_ram_dp              ; work         ;
;             |altdpram:sram|                        ; 28 (0)              ; 4 (0)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram                                                                        ; altdpram                ; work         ;
;                |altsyncram:ram_block|              ; 28 (0)              ; 4 (0)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block                                                   ; altsyncram              ; work         ;
;                   |altsyncram_ugr1:auto_generated| ; 28 (0)              ; 4 (4)                     ; 393216      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated                    ; altsyncram_ugr1         ; work         ;
;                      |decode_msa:decode2|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2 ; decode_msa              ; work         ;
;                      |mux_hob:mux3|                ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|mux_hob:mux3       ; mux_hob                 ; work         ;
;       |pixel_discriminator:PIX_DISCR|              ; 143 (42)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR                                                                                                                ; pixel_discriminator     ; work         ;
;          |lpm_divide:Div0|                         ; 101 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0                                                                                                ; lpm_divide              ; work         ;
;             |lpm_divide_tim:auto_generated|        ; 101 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0|lpm_divide_tim:auto_generated                                                                  ; lpm_divide_tim          ; work         ;
;                |sign_div_unsign_llh:divider|       ; 101 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                      ; sign_div_unsign_llh     ; work         ;
;                   |alt_u_div_u6f:divider|          ; 101 (101)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                ; alt_u_div_u6f           ; work         ;
;       |vga_sync:VGA_SYNC|                          ; 1704 (217)          ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC                                                                                                                            ; vga_sync                ; work         ;
;          |lpm_divide:Mod0|                         ; 1487 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0                                                                                                            ; lpm_divide              ; work         ;
;             |lpm_divide_cqo:auto_generated|        ; 1487 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                              ; lpm_divide_cqo          ; work         ;
;                |abs_divider_4dg:divider|           ; 1487 (62)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                                      ; abs_divider_4dg         ; work         ;
;                   |alt_u_div_6af:divider|          ; 1382 (1382)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                                ; alt_u_div_6af           ; work         ;
;                   |lpm_abs_i0a:my_abs_num|         ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                               ; lpm_abs_i0a             ; work         ;
;    |VGA_CLOCK_CONFIG:inst2|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|VGA_CLOCK_CONFIG:inst2                                                                                                                                       ; VGA_CLOCK_CONFIG        ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|VGA_CLOCK_CONFIG:inst2|altpll:altpll_component                                                                                                               ; altpll                  ; work         ;
;          |VGA_CLOCK_CONFIG_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|VGA_CLOCK_CONFIG:inst2|altpll:altpll_component|VGA_CLOCK_CONFIG_altpll:auto_generated                                                                        ; VGA_CLOCK_CONFIG_altpll ; work         ;
;    |adc_logic:inst|                                ; 32 (32)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|adc_logic:inst                                                                                                                                               ; adc_logic               ; work         ;
;    |roll:inst1|                                    ; 22 (22)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Integracion|roll:inst1                                                                                                                                                   ; roll                    ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Graphiker:graph|GraphMemory:GRAPH_MEMORY|lpm_ram_dp:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 12           ; 32768        ; 12           ; 393216 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+----------------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |Integracion|VGA_CLOCK_CONFIG:inst2 ; VGA_CLOCK_CONFIG.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------+----------------------------------------------------+
; Register name                              ; Reason for Removal                                 ;
+--------------------------------------------+----------------------------------------------------+
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[7] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[7] ;
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[6] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[6] ;
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[5] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[5] ;
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[4] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[4] ;
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[3] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[3] ;
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[2] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[2] ;
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[1] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[1] ;
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[0] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[0] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[9] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[9] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[8] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[8] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[7] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[7] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[6] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[6] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[5] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[5] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[4] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[4] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[3] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[3] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[2] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[2] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[1] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[1] ;
; Graphiker:graph|vga_sync:VGA_SYNC|v_pos[0] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|y[0] ;
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[8] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[8] ;
; Graphiker:graph|vga_sync:VGA_SYNC|h_pos[9] ; Merged with Graphiker:graph|vga_sync:VGA_SYNC|x[9] ;
; Total Number of Removed Registers = 20     ;                                                    ;
+--------------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 192   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 35    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                       ;
+------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------+---------+
; Graphiker:graph|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER|initial_sec ; 1       ;
; Total number of inverted registers = 1                                                   ;         ;
+------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Integracion|adc_logic:inst|counter[1]               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Integracion|Graphiker:graph|vga_sync:VGA_SYNC|v_pos ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphiker:graph|vga_sync:VGA_SYNC ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; pix_clk        ; 40000000 ; Signed Integer                                     ;
; width          ; 800      ; Signed Integer                                     ;
; h_fp           ; 40       ; Signed Integer                                     ;
; h_sp           ; 128      ; Signed Integer                                     ;
; h_bp           ; 88       ; Signed Integer                                     ;
; height         ; 600      ; Signed Integer                                     ;
; v_fp           ; 1        ; Signed Integer                                     ;
; v_sp           ; 4        ; Signed Integer                                     ;
; v_bp           ; 23       ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER ;
+------------------------+--------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped                                                                      ;
; LPM_WIDTH              ; 12           ; Untyped                                                                      ;
; LPM_WIDTHAD            ; 15           ; Untyped                                                                      ;
; LPM_NUMWORDS           ; 32768        ; Untyped                                                                      ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                                      ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                      ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped                                                                      ;
; LPM_OUTDATA            ; REGISTERED   ; Untyped                                                                      ;
; LPM_FILE               ; UNUSED       ; Untyped                                                                      ;
; USE_EAB                ; ON           ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CLOCK_CONFIG:inst2|altpll:altpll_component ;
+-------------------------------+------------------------------------+------------------------+
; Parameter Name                ; Value                              ; Type                   ;
+-------------------------------+------------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                             ; Untyped                ;
; PLL_TYPE                      ; AUTO                               ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGA_CLOCK_CONFIG ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                                ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                               ; Untyped                ;
; SCAN_CHAIN                    ; LONG                               ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                             ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                              ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                                  ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                                 ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                                  ; Untyped                ;
; LOCK_HIGH                     ; 1                                  ; Untyped                ;
; LOCK_LOW                      ; 1                                  ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                                  ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                                  ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                ; Untyped                ;
; SKIP_VCO                      ; OFF                                ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                                  ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                               ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                            ; Untyped                ;
; BANDWIDTH                     ; 0                                  ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                               ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                                  ; Untyped                ;
; DOWN_SPREAD                   ; 0                                  ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                                  ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                                  ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                                  ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                                  ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                                  ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                                  ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                                  ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                                  ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                                  ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 4                                  ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                                  ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                                  ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                                  ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                                  ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                                  ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                                  ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                                  ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                                  ; Untyped                ;
; CLK1_DIVIDE_BY                ; 5000                               ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                                  ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                                  ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                                  ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                                  ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                                  ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                                  ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                                  ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                                  ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                                 ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                                 ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                                 ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                                 ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                                 ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                                 ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                                 ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                                 ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                                 ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                                 ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                              ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                             ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                             ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                             ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                                  ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                                  ; Untyped                ;
; DPA_DIVIDER                   ; 0                                  ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                                  ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                                  ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                                  ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                                  ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                                  ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                                  ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                                  ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                                  ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                                  ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                                  ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                                  ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                                  ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                                  ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                                  ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                                  ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                                  ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                                 ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                                 ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                                 ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                                 ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                                  ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                                  ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                  ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                  ; Untyped                ;
; VCO_MIN                       ; 0                                  ; Untyped                ;
; VCO_MAX                       ; 0                                  ; Untyped                ;
; VCO_CENTER                    ; 0                                  ; Untyped                ;
; PFD_MIN                       ; 0                                  ; Untyped                ;
; PFD_MAX                       ; 0                                  ; Untyped                ;
; M_INITIAL                     ; 0                                  ; Untyped                ;
; M                             ; 0                                  ; Untyped                ;
; N                             ; 1                                  ; Untyped                ;
; M2                            ; 1                                  ; Untyped                ;
; N2                            ; 1                                  ; Untyped                ;
; SS                            ; 1                                  ; Untyped                ;
; C0_HIGH                       ; 0                                  ; Untyped                ;
; C1_HIGH                       ; 0                                  ; Untyped                ;
; C2_HIGH                       ; 0                                  ; Untyped                ;
; C3_HIGH                       ; 0                                  ; Untyped                ;
; C4_HIGH                       ; 0                                  ; Untyped                ;
; C5_HIGH                       ; 0                                  ; Untyped                ;
; C6_HIGH                       ; 0                                  ; Untyped                ;
; C7_HIGH                       ; 0                                  ; Untyped                ;
; C8_HIGH                       ; 0                                  ; Untyped                ;
; C9_HIGH                       ; 0                                  ; Untyped                ;
; C0_LOW                        ; 0                                  ; Untyped                ;
; C1_LOW                        ; 0                                  ; Untyped                ;
; C2_LOW                        ; 0                                  ; Untyped                ;
; C3_LOW                        ; 0                                  ; Untyped                ;
; C4_LOW                        ; 0                                  ; Untyped                ;
; C5_LOW                        ; 0                                  ; Untyped                ;
; C6_LOW                        ; 0                                  ; Untyped                ;
; C7_LOW                        ; 0                                  ; Untyped                ;
; C8_LOW                        ; 0                                  ; Untyped                ;
; C9_LOW                        ; 0                                  ; Untyped                ;
; C0_INITIAL                    ; 0                                  ; Untyped                ;
; C1_INITIAL                    ; 0                                  ; Untyped                ;
; C2_INITIAL                    ; 0                                  ; Untyped                ;
; C3_INITIAL                    ; 0                                  ; Untyped                ;
; C4_INITIAL                    ; 0                                  ; Untyped                ;
; C5_INITIAL                    ; 0                                  ; Untyped                ;
; C6_INITIAL                    ; 0                                  ; Untyped                ;
; C7_INITIAL                    ; 0                                  ; Untyped                ;
; C8_INITIAL                    ; 0                                  ; Untyped                ;
; C9_INITIAL                    ; 0                                  ; Untyped                ;
; C0_MODE                       ; BYPASS                             ; Untyped                ;
; C1_MODE                       ; BYPASS                             ; Untyped                ;
; C2_MODE                       ; BYPASS                             ; Untyped                ;
; C3_MODE                       ; BYPASS                             ; Untyped                ;
; C4_MODE                       ; BYPASS                             ; Untyped                ;
; C5_MODE                       ; BYPASS                             ; Untyped                ;
; C6_MODE                       ; BYPASS                             ; Untyped                ;
; C7_MODE                       ; BYPASS                             ; Untyped                ;
; C8_MODE                       ; BYPASS                             ; Untyped                ;
; C9_MODE                       ; BYPASS                             ; Untyped                ;
; C0_PH                         ; 0                                  ; Untyped                ;
; C1_PH                         ; 0                                  ; Untyped                ;
; C2_PH                         ; 0                                  ; Untyped                ;
; C3_PH                         ; 0                                  ; Untyped                ;
; C4_PH                         ; 0                                  ; Untyped                ;
; C5_PH                         ; 0                                  ; Untyped                ;
; C6_PH                         ; 0                                  ; Untyped                ;
; C7_PH                         ; 0                                  ; Untyped                ;
; C8_PH                         ; 0                                  ; Untyped                ;
; C9_PH                         ; 0                                  ; Untyped                ;
; L0_HIGH                       ; 1                                  ; Untyped                ;
; L1_HIGH                       ; 1                                  ; Untyped                ;
; G0_HIGH                       ; 1                                  ; Untyped                ;
; G1_HIGH                       ; 1                                  ; Untyped                ;
; G2_HIGH                       ; 1                                  ; Untyped                ;
; G3_HIGH                       ; 1                                  ; Untyped                ;
; E0_HIGH                       ; 1                                  ; Untyped                ;
; E1_HIGH                       ; 1                                  ; Untyped                ;
; E2_HIGH                       ; 1                                  ; Untyped                ;
; E3_HIGH                       ; 1                                  ; Untyped                ;
; L0_LOW                        ; 1                                  ; Untyped                ;
; L1_LOW                        ; 1                                  ; Untyped                ;
; G0_LOW                        ; 1                                  ; Untyped                ;
; G1_LOW                        ; 1                                  ; Untyped                ;
; G2_LOW                        ; 1                                  ; Untyped                ;
; G3_LOW                        ; 1                                  ; Untyped                ;
; E0_LOW                        ; 1                                  ; Untyped                ;
; E1_LOW                        ; 1                                  ; Untyped                ;
; E2_LOW                        ; 1                                  ; Untyped                ;
; E3_LOW                        ; 1                                  ; Untyped                ;
; L0_INITIAL                    ; 1                                  ; Untyped                ;
; L1_INITIAL                    ; 1                                  ; Untyped                ;
; G0_INITIAL                    ; 1                                  ; Untyped                ;
; G1_INITIAL                    ; 1                                  ; Untyped                ;
; G2_INITIAL                    ; 1                                  ; Untyped                ;
; G3_INITIAL                    ; 1                                  ; Untyped                ;
; E0_INITIAL                    ; 1                                  ; Untyped                ;
; E1_INITIAL                    ; 1                                  ; Untyped                ;
; E2_INITIAL                    ; 1                                  ; Untyped                ;
; E3_INITIAL                    ; 1                                  ; Untyped                ;
; L0_MODE                       ; BYPASS                             ; Untyped                ;
; L1_MODE                       ; BYPASS                             ; Untyped                ;
; G0_MODE                       ; BYPASS                             ; Untyped                ;
; G1_MODE                       ; BYPASS                             ; Untyped                ;
; G2_MODE                       ; BYPASS                             ; Untyped                ;
; G3_MODE                       ; BYPASS                             ; Untyped                ;
; E0_MODE                       ; BYPASS                             ; Untyped                ;
; E1_MODE                       ; BYPASS                             ; Untyped                ;
; E2_MODE                       ; BYPASS                             ; Untyped                ;
; E3_MODE                       ; BYPASS                             ; Untyped                ;
; L0_PH                         ; 0                                  ; Untyped                ;
; L1_PH                         ; 0                                  ; Untyped                ;
; G0_PH                         ; 0                                  ; Untyped                ;
; G1_PH                         ; 0                                  ; Untyped                ;
; G2_PH                         ; 0                                  ; Untyped                ;
; G3_PH                         ; 0                                  ; Untyped                ;
; E0_PH                         ; 0                                  ; Untyped                ;
; E1_PH                         ; 0                                  ; Untyped                ;
; E2_PH                         ; 0                                  ; Untyped                ;
; E3_PH                         ; 0                                  ; Untyped                ;
; M_PH                          ; 0                                  ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                                ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                                ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                                ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                                ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                                ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                                ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                                ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                                ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                                ; Untyped                ;
; CLK0_COUNTER                  ; G0                                 ; Untyped                ;
; CLK1_COUNTER                  ; G0                                 ; Untyped                ;
; CLK2_COUNTER                  ; G0                                 ; Untyped                ;
; CLK3_COUNTER                  ; G0                                 ; Untyped                ;
; CLK4_COUNTER                  ; G0                                 ; Untyped                ;
; CLK5_COUNTER                  ; G0                                 ; Untyped                ;
; CLK6_COUNTER                  ; E0                                 ; Untyped                ;
; CLK7_COUNTER                  ; E1                                 ; Untyped                ;
; CLK8_COUNTER                  ; E2                                 ; Untyped                ;
; CLK9_COUNTER                  ; E3                                 ; Untyped                ;
; L0_TIME_DELAY                 ; 0                                  ; Untyped                ;
; L1_TIME_DELAY                 ; 0                                  ; Untyped                ;
; G0_TIME_DELAY                 ; 0                                  ; Untyped                ;
; G1_TIME_DELAY                 ; 0                                  ; Untyped                ;
; G2_TIME_DELAY                 ; 0                                  ; Untyped                ;
; G3_TIME_DELAY                 ; 0                                  ; Untyped                ;
; E0_TIME_DELAY                 ; 0                                  ; Untyped                ;
; E1_TIME_DELAY                 ; 0                                  ; Untyped                ;
; E2_TIME_DELAY                 ; 0                                  ; Untyped                ;
; E3_TIME_DELAY                 ; 0                                  ; Untyped                ;
; M_TIME_DELAY                  ; 0                                  ; Untyped                ;
; N_TIME_DELAY                  ; 0                                  ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                                 ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                                 ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                                 ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                                 ; Untyped                ;
; ENABLE0_COUNTER               ; L0                                 ; Untyped                ;
; ENABLE1_COUNTER               ; L0                                 ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                                  ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                          ; Untyped                ;
; LOOP_FILTER_C                 ; 5                                  ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                               ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                               ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                               ; Untyped                ;
; VCO_POST_SCALE                ; 0                                  ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                       ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                          ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                          ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                        ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                        ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                        ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                        ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                        ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                          ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                        ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                        ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                        ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                        ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                        ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                        ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                        ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                        ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                        ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                        ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                        ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                        ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                        ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                        ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                        ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                        ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                  ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                  ; Untyped                ;
; M_TEST_SOURCE                 ; 5                                  ; Untyped                ;
; C0_TEST_SOURCE                ; 5                                  ; Untyped                ;
; C1_TEST_SOURCE                ; 5                                  ; Untyped                ;
; C2_TEST_SOURCE                ; 5                                  ; Untyped                ;
; C3_TEST_SOURCE                ; 5                                  ; Untyped                ;
; C4_TEST_SOURCE                ; 5                                  ; Untyped                ;
; C5_TEST_SOURCE                ; 5                                  ; Untyped                ;
; C6_TEST_SOURCE                ; 5                                  ; Untyped                ;
; C7_TEST_SOURCE                ; 5                                  ; Untyped                ;
; C8_TEST_SOURCE                ; 5                                  ; Untyped                ;
; C9_TEST_SOURCE                ; 5                                  ; Untyped                ;
; CBXI_PARAMETER                ; VGA_CLOCK_CONFIG_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                               ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                                  ; Untyped                ;
; WIDTH_CLOCK                   ; 5                                  ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                  ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                       ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                             ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                                 ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                                ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                                 ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                ; IGNORE_CASCADE         ;
+-------------------------------+------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                              ;
; LPM_WIDTHD             ; 3              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; VGA_CLOCK_CONFIG:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 192                         ;
;     ENA               ; 27                          ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 12                          ;
;     SLD               ; 10                          ;
;     plain             ; 135                         ;
; cycloneiii_lcell_comb ; 2016                        ;
;     arith             ; 738                         ;
;         2 data inputs ; 185                         ;
;         3 data inputs ; 553                         ;
;     normal            ; 1278                        ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 535                         ;
;         3 data inputs ; 59                          ;
;         4 data inputs ; 636                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 117.80                      ;
; Average LUT depth     ; 88.16                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jan 21 20:31:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Integracion -c Integracion
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file source/scaler.v
    Info (12023): Found entity 1: scaler File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/scaler.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file source/powercompute.vhd
    Info (12022): Found design unit 1: powerCompute-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd Line: 20
    Info (12023): Found entity 1: powerCompute File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/bp2.vhd
    Info (12022): Found design unit 1: bp2-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd Line: 78
    Info (12023): Found entity 1: bp2 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/bp3.vhd
    Info (12022): Found design unit 1: bp3-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp3.vhd Line: 78
    Info (12023): Found entity 1: bp3 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp3.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/bp4.vhd
    Info (12022): Found design unit 1: bp4-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp4.vhd Line: 78
    Info (12023): Found entity 1: bp4 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp4.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/bp5.vhd
    Info (12022): Found design unit 1: bp5-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp5.vhd Line: 78
    Info (12023): Found entity 1: bp5 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp5.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/bp6.vhd
    Info (12022): Found design unit 1: bp6-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp6.vhd Line: 78
    Info (12023): Found entity 1: bp6 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp6.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/bp7.vhd
    Info (12022): Found design unit 1: bp7-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp7.vhd Line: 78
    Info (12023): Found entity 1: bp7 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp7.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/bp8.vhd
    Info (12022): Found design unit 1: bp8-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp8.vhd Line: 78
    Info (12023): Found entity 1: bp8 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp8.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/bp9.vhd
    Info (12022): Found design unit 1: bp9-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp9.vhd Line: 78
    Info (12023): Found entity 1: bp9 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp9.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/lp1.vhd
    Info (12022): Found design unit 1: lp1-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp1.vhd Line: 76
    Info (12023): Found entity 1: lp1 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp1.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file source/filters_source/lp10.vhd
    Info (12022): Found design unit 1: lp10-rtl File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp10.vhd Line: 75
    Info (12023): Found entity 1: lp10 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp10.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file source/vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-Behavior File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd Line: 29
    Info (12023): Found entity 1: vga_sync File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file source/roll.v
    Info (12023): Found entity 1: roll File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/roll.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/pixel_discriminator.v
    Info (12023): Found entity 1: pixel_discriminator File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/freqs_display.v
    Info (12023): Found entity 1: freqs_display File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/circular_buffer_mem.v
    Info (12023): Found entity 1: circular_buffer_mem File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/adc_logic.v
    Info (12023): Found entity 1: adc_logic File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file integracion.bdf
    Info (12023): Found entity 1: Integracion
Info (12021): Found 1 design units, including 1 entities, in source file filterbank.bdf
    Info (12023): Found entity 1: FilterBank
Info (12021): Found 1 design units, including 1 entities, in source file powercalculator.bdf
    Info (12023): Found entity 1: PowerCalculator
Info (12021): Found 1 design units, including 1 entities, in source file graphmemory.bdf
    Info (12023): Found entity 1: GraphMemory
Info (12021): Found 1 design units, including 1 entities, in source file graphiker.bdf
    Info (12023): Found entity 1: Graphiker
Info (12021): Found 1 design units, including 1 entities, in source file scalerblock.bdf
    Info (12023): Found entity 1: ScalerBlock
Info (12021): Found 2 design units, including 1 entities, in source file vga_clock_config.vhd
    Info (12022): Found design unit 1: vga_clock_config-SYN File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/VGA_CLOCK_CONFIG.vhd Line: 53
    Info (12023): Found entity 1: VGA_CLOCK_CONFIG File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/VGA_CLOCK_CONFIG.vhd Line: 43
Info (12127): Elaborating entity "Integracion" for the top level hierarchy
Info (12128): Elaborating entity "Graphiker" for hierarchy "Graphiker:graph"
Info (12128): Elaborating entity "pixel_discriminator" for hierarchy "Graphiker:graph|pixel_discriminator:PIX_DISCR"
Warning (10230): Verilog HDL assignment warning at pixel_discriminator.v(19): truncated value with size 32 to match size of target (10) File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v Line: 19
Info (12128): Elaborating entity "vga_sync" for hierarchy "Graphiker:graph|vga_sync:VGA_SYNC"
Info (12128): Elaborating entity "GraphMemory" for hierarchy "Graphiker:graph|GraphMemory:GRAPH_MEMORY"
Warning (275008): Primitive "NOT" of instance "inst1" not used
Info (12128): Elaborating entity "LPM_RAM_DP" for hierarchy "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER"
Info (12130): Elaborated megafunction instantiation "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER"
Info (12133): Instantiated megafunction "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER" with the following parameter:
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_NUMWORDS" = "32768"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_RDADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "12"
    Info (12134): Parameter "LPM_WIDTHAD" = "15"
    Info (12134): Parameter "LPM_WRADDRESS_CONTROL" = "REGISTERED"
Info (12128): Elaborating entity "altdpram" for hierarchy "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12131): Elaborated megafunction instantiation "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram", which is child of megafunction instantiation "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12131): Elaborated megafunction instantiation "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf Line: 207
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ugr1.tdf
    Info (12023): Found entity 1: altsyncram_ugr1 File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ugr1" for hierarchy "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|decode_msa:decode2" File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hob.tdf
    Info (12023): Found entity 1: mux_hob File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/mux_hob.tdf Line: 23
Info (12128): Elaborating entity "mux_hob" for hierarchy "Graphiker:graph|GraphMemory:GRAPH_MEMORY|LPM_RAM_DP:RAM_CIRCULAR_BUFFER|altdpram:sram|altsyncram:ram_block|altsyncram_ugr1:auto_generated|mux_hob:mux3" File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf Line: 49
Info (12128): Elaborating entity "circular_buffer_mem" for hierarchy "Graphiker:graph|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER"
Warning (10230): Verilog HDL assignment warning at circular_buffer_mem.v(28): truncated value with size 32 to match size of target (15) File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v Line: 28
Warning (10230): Verilog HDL assignment warning at circular_buffer_mem.v(33): truncated value with size 32 to match size of target (15) File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v Line: 33
Warning (10230): Verilog HDL assignment warning at circular_buffer_mem.v(43): truncated value with size 32 to match size of target (15) File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v Line: 43
Info (12128): Elaborating entity "roll" for hierarchy "roll:inst1"
Warning (10230): Verilog HDL assignment warning at roll.v(27): truncated value with size 32 to match size of target (16) File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/roll.v Line: 27
Info (12128): Elaborating entity "VGA_CLOCK_CONFIG" for hierarchy "VGA_CLOCK_CONFIG:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_CLOCK_CONFIG:inst2|altpll:altpll_component" File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/VGA_CLOCK_CONFIG.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "VGA_CLOCK_CONFIG:inst2|altpll:altpll_component" File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/VGA_CLOCK_CONFIG.vhd Line: 142
Info (12133): Instantiated megafunction "VGA_CLOCK_CONFIG:inst2|altpll:altpll_component" with the following parameter: File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/VGA_CLOCK_CONFIG.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_CLOCK_CONFIG"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clock_config_altpll.v
    Info (12023): Found entity 1: VGA_CLOCK_CONFIG_altpll File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/vga_clock_config_altpll.v Line: 30
Info (12128): Elaborating entity "VGA_CLOCK_CONFIG_altpll" for hierarchy "VGA_CLOCK_CONFIG:inst2|altpll:altpll_component|VGA_CLOCK_CONFIG_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "adc_logic" for hierarchy "adc_logic:inst"
Warning (10230): Verilog HDL assignment warning at adc_logic.v(56): truncated value with size 32 to match size of target (8) File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v Line: 56
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Graphiker:graph|pixel_discriminator:PIX_DISCR|Div0" File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Graphiker:graph|vga_sync:VGA_SYNC|Mod0" File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd Line: 48
Info (12130): Elaborated megafunction instantiation "Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0" File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v Line: 23
Info (12133): Instantiated megafunction "Graphiker:graph|pixel_discriminator:PIX_DISCR|lpm_divide:Div0" with the following parameter: File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_divide_tim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/sign_div_unsign_llh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/alt_u_div_u6f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0" File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd Line: 48
Info (12133): Instantiated megafunction "Graphiker:graph|vga_sync:VGA_SYNC|lpm_divide:Mod0" with the following parameter: File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_divide_cqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/lpm_abs_i0a.tdf Line: 25
Info (13014): Ignored 31 buffer(s)
    Info (13016): Ignored 31 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADDR[2]" is stuck at GND
    Warning (13410): Pin "ADDR[1]" is stuck at GND
    Warning (13410): Pin "ADDR[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2203 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 2144 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Sat Jan 21 20:31:47 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.map.smsg.


