set a(0-226) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-225 XREFS 49718 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{258 0 0-236 {}}} CYCLES {}}
set a(0-227) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-225 XREFS 49719 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{258 0 0-236 {}}} CYCLES {}}
set a(0-228) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-225 XREFS 49720 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{258 0 0-236 {}}} CYCLES {}}
set a(0-229) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-225 XREFS 49721 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{258 0 0-236 {}}} CYCLES {}}
set a(0-230) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-225 XREFS 49722 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{258 0 0-236 {}}} CYCLES {}}
set a(0-231) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-225 XREFS 49723 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{258 0 0-236 {}}} CYCLES {}}
set a(0-232) {NAME asn(red_xy_previous(0))#1 TYPE ASSIGN PAR 0-225 XREFS 49724 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{258 0 0-236 {}}} CYCLES {}}
set a(0-233) {NAME asn(red_xy_previous(1))#1 TYPE ASSIGN PAR 0-225 XREFS 49725 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{258 0 0-236 {}}} CYCLES {}}
set a(0-234) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-225 XREFS 49726 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{258 0 0-236 {}}} CYCLES {}}
set a(0-235) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-225 XREFS 49727 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-236 {}}} SUCCS {{259 0 0-236 {}}} CYCLES {}}
set a(0-237) {NAME aif#45:aif:aif:asn(aif#45:land.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49728 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-660 {}}} CYCLES {}}
set a(0-238) {NAME aif#43:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49729 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-641 {}}} CYCLES {}}
set a(0-239) {NAME aif#39:aif:aif:asn(aif#39:land.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49730 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-665 {}}} CYCLES {}}
set a(0-240) {NAME aif#37:aif:asn(land#13.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49731 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-614 {}}} CYCLES {}}
set a(0-241) {NAME aif#35:aif:asn(land#11.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49732 LOC {0 0.9999999250000037 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {} SUCCS {{258 0 0-590 {}}} CYCLES {}}
set a(0-242) {NAME aif#29:aif:aif:asn(aif#29:land.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49733 LOC {0 0.9999999250000037 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {} SUCCS {{258 0 0-530 {}}} CYCLES {}}
set a(0-243) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-236 XREFS 49734 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {} SUCCS {{258 0 0-483 {}}} CYCLES {}}
set a(0-244) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-236 XREFS 49735 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-481 {}}} CYCLES {}}
set a(0-245) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-236 XREFS 49736 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {} SUCCS {{258 0 0-448 {}}} CYCLES {}}
set a(0-246) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-236 XREFS 49737 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-446 {}}} CYCLES {}}
set a(0-247) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-236 XREFS 49738 LOC {0 0.9999999250000037 2 0.17517546624122668 2 0.17517546624122668 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-413 {}}} CYCLES {}}
set a(0-248) {NAME aif#17:aif#1:asn(land#4.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49739 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-249) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49740 LOC {0 0.9999999250000037 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {} SUCCS {{258 0 0-403 {}}} CYCLES {}}
set a(0-250) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-236 XREFS 49741 LOC {0 0.9999999250000037 2 0.17517546624122668 2 0.17517546624122668 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-387 {}}} CYCLES {}}
set a(0-251) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49742 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {} SUCCS {{258 0 0-384 {}}} CYCLES {}}
set a(0-252) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-236 XREFS 49743 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{258 0 0-354 {}}} CYCLES {}}
set a(0-253) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49744 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-254 {}}} CYCLES {}}
set a(0-254) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-236 XREFS 49745 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-253 {}}} SUCCS {{259 0 0-255 {}}} CYCLES {}}
set a(0-255) {NAME if:conc#3 TYPE CONCATENATE PAR 0-236 XREFS 49746 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-254 {}}} SUCCS {{258 0 0-266 {}}} CYCLES {}}
set a(0-256) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49747 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-257 {}}} CYCLES {}}
set a(0-257) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-236 XREFS 49748 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-256 {}}} SUCCS {{259 0 0-258 {}}} CYCLES {}}
set a(0-258) {NAME if:conc#4 TYPE CONCATENATE PAR 0-236 XREFS 49749 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-257 {}}} SUCCS {{258 0 0-264 {}}} CYCLES {}}
set a(0-259) {NAME asn#199 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49750 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-260 {}}} CYCLES {}}
set a(0-260) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-236 XREFS 49751 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-259 {}}} SUCCS {{258 0 0-263 {}}} CYCLES {}}
set a(0-261) {NAME asn#200 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49752 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-262 {}}} CYCLES {}}
set a(0-262) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-236 XREFS 49753 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-261 {}}} SUCCS {{259 0 0-263 {}}} CYCLES {}}
set a(0-263) {NAME if:conc#5 TYPE CONCATENATE PAR 0-236 XREFS 49754 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-260 {}} {259 0 0-262 {}}} SUCCS {{259 0 0-264 {}}} CYCLES {}}
set a(0-264) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-236 XREFS 49755 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-258 {}} {259 0 0-263 {}}} SUCCS {{259 0 0-265 {}}} CYCLES {}}
set a(0-265) {NAME if:slc TYPE READSLICE PAR 0-236 XREFS 49756 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-264 {}}} SUCCS {{259 0 0-266 {}}} CYCLES {}}
set a(0-266) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-236 XREFS 49757 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-255 {}} {259 0 0-265 {}}} SUCCS {{258 0 0-281 {}}} CYCLES {}}
set a(0-267) {NAME asn#201 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49758 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-268 {}}} CYCLES {}}
set a(0-268) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-236 XREFS 49759 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-267 {}}} SUCCS {{259 0 0-269 {}}} CYCLES {}}
set a(0-269) {NAME if:not#1 TYPE NOT PAR 0-236 XREFS 49760 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-268 {}}} SUCCS {{259 0 0-270 {}}} CYCLES {}}
set a(0-270) {NAME if:conc#6 TYPE CONCATENATE PAR 0-236 XREFS 49761 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-269 {}}} SUCCS {{259 0 0-271 {}}} CYCLES {}}
set a(0-271) {NAME if:conc TYPE CONCATENATE PAR 0-236 XREFS 49762 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-270 {}}} SUCCS {{258 0 0-279 {}}} CYCLES {}}
set a(0-272) {NAME asn#202 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49763 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-273 {}}} CYCLES {}}
set a(0-273) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-236 XREFS 49764 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-272 {}}} SUCCS {{259 0 0-274 {}}} CYCLES {}}
set a(0-274) {NAME if:not#2 TYPE NOT PAR 0-236 XREFS 49765 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-273 {}}} SUCCS {{259 0 0-275 {}}} CYCLES {}}
set a(0-275) {NAME if:conc#1 TYPE CONCATENATE PAR 0-236 XREFS 49766 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-274 {}}} SUCCS {{258 0 0-278 {}}} CYCLES {}}
set a(0-276) {NAME asn#203 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49767 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-277 {}}} CYCLES {}}
set a(0-277) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-236 XREFS 49768 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-276 {}}} SUCCS {{259 0 0-278 {}}} CYCLES {}}
set a(0-278) {NAME if:conc#7 TYPE CONCATENATE PAR 0-236 XREFS 49769 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-275 {}} {259 0 0-277 {}}} SUCCS {{259 0 0-279 {}}} CYCLES {}}
set a(0-279) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-236 XREFS 49770 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-271 {}} {259 0 0-278 {}}} SUCCS {{259 0 0-280 {}}} CYCLES {}}
set a(0-280) {NAME if:slc#1 TYPE READSLICE PAR 0-236 XREFS 49771 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-279 {}}} SUCCS {{259 0 0-281 {}}} CYCLES {}}
set a(0-281) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-236 XREFS 49772 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-266 {}} {259 0 0-280 {}}} SUCCS {{259 0 0-282 {}} {258 0 0-286 {}} {258 0 0-287 {}} {258 0 0-291 {}}} CYCLES {}}
set a(0-282) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-236 XREFS 49773 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-281 {}}} SUCCS {{259 0 0-283 {}}} CYCLES {}}
set a(0-283) {NAME if:not#3 TYPE NOT PAR 0-236 XREFS 49774 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-282 {}}} SUCCS {{259 0 0-284 {}}} CYCLES {}}
set a(0-284) {NAME if:conc#2 TYPE CONCATENATE PAR 0-236 XREFS 49775 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-283 {}}} SUCCS {{259 0 0-285 {}}} CYCLES {}}
set a(0-285) {NAME if:conc#9 TYPE CONCATENATE PAR 0-236 XREFS 49776 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-284 {}}} SUCCS {{258 0 0-289 {}}} CYCLES {}}
set a(0-286) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-236 XREFS 49777 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-281 {}}} SUCCS {{258 0 0-288 {}}} CYCLES {}}
set a(0-287) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-236 XREFS 49778 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-281 {}}} SUCCS {{259 0 0-288 {}}} CYCLES {}}
set a(0-288) {NAME if:conc#10 TYPE CONCATENATE PAR 0-236 XREFS 49779 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-286 {}} {259 0 0-287 {}}} SUCCS {{259 0 0-289 {}}} CYCLES {}}
set a(0-289) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-236 XREFS 49780 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-285 {}} {259 0 0-288 {}}} SUCCS {{259 0 0-290 {}}} CYCLES {}}
set a(0-290) {NAME if:slc#2 TYPE READSLICE PAR 0-236 XREFS 49781 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-289 {}}} SUCCS {{258 0 0-293 {}}} CYCLES {}}
set a(0-291) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-236 XREFS 49782 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-281 {}}} SUCCS {{259 0 0-292 {}}} CYCLES {}}
set a(0-292) {NAME if:conc#8 TYPE CONCATENATE PAR 0-236 XREFS 49783 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-291 {}}} SUCCS {{259 0 0-293 {}}} CYCLES {}}
set a(0-293) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-236 XREFS 49784 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-290 {}} {259 0 0-292 {}}} SUCCS {{259 0 0-294 {}} {258 0 0-297 {}}} CYCLES {}}
set a(0-294) {NAME slc(exs.imod) TYPE READSLICE PAR 0-236 XREFS 49785 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-293 {}}} SUCCS {{259 0 0-295 {}}} CYCLES {}}
set a(0-295) {NAME if:not TYPE NOT PAR 0-236 XREFS 49786 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-294 {}}} SUCCS {{259 0 0-296 {}}} CYCLES {}}
set a(0-296) {NAME if:xor TYPE XOR PAR 0-236 XREFS 49787 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-295 {}}} SUCCS {{259 0 0-297 {}}} CYCLES {}}
set a(0-297) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-236 XREFS 49788 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.16742966121533853} PREDS {{258 0 0-293 {}} {259 0 0-296 {}}} SUCCS {{259 0 0-298 {}} {258 0 0-299 {}} {258 0 0-300 {}} {258 0 0-301 {}}} CYCLES {}}
set a(0-298) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-236 XREFS 49789 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{259 0 0-297 {}}} SUCCS {{258 0 0-302 {}}} CYCLES {}}
set a(0-299) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-236 XREFS 49790 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-297 {}}} SUCCS {{258 0 0-302 {}}} CYCLES {}}
set a(0-300) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-236 XREFS 49791 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-297 {}}} SUCCS {{258 0 0-302 {}}} CYCLES {}}
set a(0-301) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-236 XREFS 49792 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-297 {}}} SUCCS {{259 0 0-302 {}}} CYCLES {}}
set a(0-302) {NAME or TYPE OR PAR 0-236 XREFS 49793 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-300 {}} {258 0 0-299 {}} {258 0 0-298 {}} {259 0 0-301 {}}} SUCCS {{258 0 0-304 {}} {258 0 0-307 {}}} CYCLES {}}
set a(0-303) {NAME asn#204 TYPE ASSIGN PAR 0-236 XREFS 49794 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-670 {}}} SUCCS {{258 0 0-305 {}} {256 0 0-670 {}}} CYCLES {}}
set a(0-304) {NAME exs TYPE SIGNEXTEND PAR 0-236 XREFS 49795 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-302 {}}} SUCCS {{259 0 0-305 {}}} CYCLES {}}
set a(0-305) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-236 XREFS 49796 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-303 {}} {259 0 0-304 {}}} SUCCS {{258 0 0-386 {}} {258 0 0-387 {}}} CYCLES {}}
set a(0-306) {NAME asn#205 TYPE ASSIGN PAR 0-236 XREFS 49797 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-671 {}}} SUCCS {{258 0 0-308 {}} {256 0 0-671 {}}} CYCLES {}}
set a(0-307) {NAME exs#6 TYPE SIGNEXTEND PAR 0-236 XREFS 49798 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-302 {}}} SUCCS {{259 0 0-308 {}}} CYCLES {}}
set a(0-308) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-236 XREFS 49799 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-306 {}} {259 0 0-307 {}}} SUCCS {{258 0 0-412 {}} {258 0 0-413 {}}} CYCLES {}}
set a(0-309) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49800 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-310 {}}} CYCLES {}}
set a(0-310) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-236 XREFS 49801 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-309 {}}} SUCCS {{259 0 0-311 {}}} CYCLES {}}
set a(0-311) {NAME asel TYPE SELECT PAR 0-236 XREFS 49802 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-310 {}}} SUCCS {{146 0 0-312 {}} {146 0 0-313 {}} {146 0 0-314 {}} {146 0 0-315 {}} {146 0 0-316 {}} {146 0 0-317 {}} {146 0 0-318 {}} {146 0 0-319 {}} {146 0 0-320 {}} {146 0 0-321 {}} {146 0 0-322 {}} {146 0 0-323 {}} {146 0 0-324 {}} {146 0 0-325 {}} {146 0 0-326 {}} {146 0 0-327 {}} {146 0 0-328 {}} {146 0 0-329 {}} {146 0 0-330 {}} {146 0 0-331 {}} {146 0 0-332 {}}} CYCLES {}}
set a(0-312) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49803 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-313 {}}} CYCLES {}}
set a(0-313) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-236 XREFS 49804 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-312 {}}} SUCCS {{258 0 0-332 {}}} CYCLES {}}
set a(0-314) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49805 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-315 {}}} CYCLES {}}
set a(0-315) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-236 XREFS 49806 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-314 {}}} SUCCS {{258 0 0-332 {}}} CYCLES {}}
set a(0-316) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49807 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-317 {}}} CYCLES {}}
set a(0-317) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-236 XREFS 49808 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-316 {}}} SUCCS {{258 0 0-332 {}}} CYCLES {}}
set a(0-318) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49809 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-319 {}}} CYCLES {}}
set a(0-319) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-236 XREFS 49810 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-318 {}}} SUCCS {{258 0 0-332 {}}} CYCLES {}}
set a(0-320) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49811 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-321 {}}} CYCLES {}}
set a(0-321) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-236 XREFS 49812 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-320 {}}} SUCCS {{258 0 0-332 {}}} CYCLES {}}
set a(0-322) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49813 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-323 {}}} CYCLES {}}
set a(0-323) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-236 XREFS 49814 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-322 {}}} SUCCS {{258 0 0-332 {}}} CYCLES {}}
set a(0-324) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49815 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-325 {}}} CYCLES {}}
set a(0-325) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-236 XREFS 49816 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-324 {}}} SUCCS {{258 0 0-332 {}}} CYCLES {}}
set a(0-326) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49817 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-327 {}}} CYCLES {}}
set a(0-327) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-236 XREFS 49818 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-326 {}}} SUCCS {{258 0 0-332 {}}} CYCLES {}}
set a(0-328) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49819 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-329 {}}} CYCLES {}}
set a(0-329) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-236 XREFS 49820 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-328 {}}} SUCCS {{258 0 0-332 {}}} CYCLES {}}
set a(0-330) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49821 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}}} SUCCS {{259 0 0-331 {}}} CYCLES {}}
set a(0-331) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-236 XREFS 49822 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {259 0 0-330 {}}} SUCCS {{259 0 0-332 {}}} CYCLES {}}
set a(0-332) {NAME aif:nor TYPE NOR PAR 0-236 XREFS 49823 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-311 {}} {258 0 0-329 {}} {258 0 0-327 {}} {258 0 0-325 {}} {258 0 0-323 {}} {258 0 0-321 {}} {258 0 0-319 {}} {258 0 0-317 {}} {258 0 0-315 {}} {258 0 0-313 {}} {259 0 0-331 {}}} SUCCS {{258 0 0-354 {}}} CYCLES {}}
set a(0-333) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49824 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-334 {}}} CYCLES {}}
set a(0-334) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-236 XREFS 49825 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-333 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-335) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49826 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-336 {}}} CYCLES {}}
set a(0-336) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-236 XREFS 49827 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-335 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-337) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49828 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-338 {}}} CYCLES {}}
set a(0-338) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-236 XREFS 49829 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-337 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-339) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49830 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-340 {}}} CYCLES {}}
set a(0-340) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-236 XREFS 49831 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-339 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-341) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49832 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-342 {}}} CYCLES {}}
set a(0-342) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-236 XREFS 49833 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-341 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-343) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49834 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-344 {}}} CYCLES {}}
set a(0-344) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-236 XREFS 49835 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-343 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-345) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49836 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-346 {}}} CYCLES {}}
set a(0-346) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-236 XREFS 49837 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-345 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-347) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49838 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-348 {}}} CYCLES {}}
set a(0-348) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-236 XREFS 49839 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-347 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-349) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49840 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-350 {}}} CYCLES {}}
set a(0-350) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-236 XREFS 49841 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-349 {}}} SUCCS {{258 0 0-353 {}}} CYCLES {}}
set a(0-351) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49842 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-352 {}}} CYCLES {}}
set a(0-352) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-236 XREFS 49843 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-351 {}}} SUCCS {{259 0 0-353 {}}} CYCLES {}}
set a(0-353) {NAME if#1:nor TYPE NOR PAR 0-236 XREFS 49844 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-350 {}} {258 0 0-348 {}} {258 0 0-346 {}} {258 0 0-344 {}} {258 0 0-342 {}} {258 0 0-340 {}} {258 0 0-338 {}} {258 0 0-336 {}} {258 0 0-334 {}} {259 0 0-352 {}}} SUCCS {{259 0 0-354 {}}} CYCLES {}}
set a(0-354) {NAME if#1:and TYPE AND PAR 0-236 XREFS 49845 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-332 {}} {258 0 0-252 {}} {259 0 0-353 {}}} SUCCS {{258 0 0-356 {}} {258 0 0-360 {}} {258 0 0-364 {}} {258 0 0-368 {}}} CYCLES {}}
set a(0-355) {NAME asn#206 TYPE ASSIGN PAR 0-236 XREFS 49846 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-672 {}}} SUCCS {{258 0 0-358 {}} {256 0 0-672 {}}} CYCLES {}}
set a(0-356) {NAME not#27 TYPE NOT PAR 0-236 XREFS 49847 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-354 {}}} SUCCS {{259 0 0-357 {}}} CYCLES {}}
set a(0-357) {NAME exs#7 TYPE SIGNEXTEND PAR 0-236 XREFS 49848 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-356 {}}} SUCCS {{259 0 0-358 {}}} CYCLES {}}
set a(0-358) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-236 XREFS 49849 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-355 {}} {259 0 0-357 {}}} SUCCS {{258 0 0-429 {}} {258 0 0-430 {}} {258 0 0-431 {}} {258 0 0-432 {}} {258 0 0-433 {}} {258 0 0-434 {}} {258 0 0-435 {}} {258 0 0-436 {}} {258 0 0-437 {}} {258 0 0-438 {}} {258 0 0-446 {}}} CYCLES {}}
set a(0-359) {NAME asn#207 TYPE ASSIGN PAR 0-236 XREFS 49850 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-673 {}}} SUCCS {{258 0 0-362 {}} {256 0 0-673 {}}} CYCLES {}}
set a(0-360) {NAME not#28 TYPE NOT PAR 0-236 XREFS 49851 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-354 {}}} SUCCS {{259 0 0-361 {}}} CYCLES {}}
set a(0-361) {NAME exs#8 TYPE SIGNEXTEND PAR 0-236 XREFS 49852 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-360 {}}} SUCCS {{259 0 0-362 {}}} CYCLES {}}
set a(0-362) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-236 XREFS 49853 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-359 {}} {259 0 0-361 {}}} SUCCS {{258 0 0-419 {}} {258 0 0-420 {}} {258 0 0-421 {}} {258 0 0-422 {}} {258 0 0-423 {}} {258 0 0-424 {}} {258 0 0-425 {}} {258 0 0-426 {}} {258 0 0-427 {}} {258 0 0-428 {}} {258 0 0-448 {}}} CYCLES {}}
set a(0-363) {NAME asn#208 TYPE ASSIGN PAR 0-236 XREFS 49854 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-674 {}}} SUCCS {{258 0 0-366 {}} {256 0 0-674 {}}} CYCLES {}}
set a(0-364) {NAME not#29 TYPE NOT PAR 0-236 XREFS 49855 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-354 {}}} SUCCS {{259 0 0-365 {}}} CYCLES {}}
set a(0-365) {NAME exs#9 TYPE SIGNEXTEND PAR 0-236 XREFS 49856 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-364 {}}} SUCCS {{259 0 0-366 {}}} CYCLES {}}
set a(0-366) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-236 XREFS 49857 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-363 {}} {259 0 0-365 {}}} SUCCS {{258 0 0-464 {}} {258 0 0-465 {}} {258 0 0-466 {}} {258 0 0-467 {}} {258 0 0-468 {}} {258 0 0-469 {}} {258 0 0-470 {}} {258 0 0-471 {}} {258 0 0-472 {}} {258 0 0-473 {}} {258 0 0-481 {}}} CYCLES {}}
set a(0-367) {NAME asn#209 TYPE ASSIGN PAR 0-236 XREFS 49858 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-675 {}}} SUCCS {{258 0 0-370 {}} {256 0 0-675 {}}} CYCLES {}}
set a(0-368) {NAME not TYPE NOT PAR 0-236 XREFS 49859 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-354 {}}} SUCCS {{259 0 0-369 {}}} CYCLES {}}
set a(0-369) {NAME exs#10 TYPE SIGNEXTEND PAR 0-236 XREFS 49860 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-368 {}}} SUCCS {{259 0 0-370 {}}} CYCLES {}}
set a(0-370) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-236 XREFS 49861 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-367 {}} {259 0 0-369 {}}} SUCCS {{258 0 0-454 {}} {258 0 0-455 {}} {258 0 0-456 {}} {258 0 0-457 {}} {258 0 0-458 {}} {258 0 0-459 {}} {258 0 0-460 {}} {258 0 0-461 {}} {258 0 0-462 {}} {258 0 0-463 {}} {258 0 0-483 {}}} CYCLES {}}
set a(0-371) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49862 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.5634973968251302} PREDS {} SUCCS {{259 0 0-372 {}}} CYCLES {}}
set a(0-372) {NAME slc(vin)#3 TYPE READSLICE PAR 0-236 XREFS 49863 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.5634973968251302} PREDS {{259 0 0-371 {}}} SUCCS {{259 0 0-373 {}}} CYCLES {}}
set a(0-373) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME if#2:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-236 XREFS 49864 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7684492487470844 1 0.7684492487470844} PREDS {{259 0 0-372 {}}} SUCCS {{259 0 0-374 {}}} CYCLES {}}
set a(0-374) {NAME slc TYPE READSLICE PAR 0-236 XREFS 49865 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{259 0 0-373 {}}} SUCCS {{259 0 0-375 {}} {258 0 0-383 {}}} CYCLES {}}
set a(0-375) {NAME asel#3 TYPE SELECT PAR 0-236 XREFS 49866 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{259 0 0-374 {}}} SUCCS {{146 0 0-376 {}} {146 0 0-377 {}} {146 0 0-378 {}} {146 0 0-379 {}} {146 0 0-380 {}} {146 0 0-381 {}} {146 0 0-382 {}}} CYCLES {}}
set a(0-376) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49867 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-375 {}}} SUCCS {{259 0 0-377 {}}} CYCLES {}}
set a(0-377) {NAME slc(vin)#4 TYPE READSLICE PAR 0-236 XREFS 49868 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-375 {}} {259 0 0-376 {}}} SUCCS {{259 0 0-378 {}}} CYCLES {}}
set a(0-378) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-236 XREFS 49869 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-375 {}} {259 0 0-377 {}}} SUCCS {{259 0 0-379 {}}} CYCLES {}}
set a(0-379) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-236 XREFS 49870 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-375 {}} {259 0 0-378 {}}} SUCCS {{259 0 0-380 {}}} CYCLES {}}
set a(0-380) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-236 XREFS 49871 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 1 0.9999997955950702} PREDS {{146 0 0-375 {}} {259 0 0-379 {}}} SUCCS {{259 0 0-381 {}}} CYCLES {}}
set a(0-381) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-236 XREFS 49872 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-375 {}} {259 0 0-380 {}}} SUCCS {{259 0 0-382 {}}} CYCLES {}}
set a(0-382) {NAME if#2:not#1 TYPE NOT PAR 0-236 XREFS 49873 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-375 {}} {259 0 0-381 {}}} SUCCS {{258 0 0-384 {}}} CYCLES {}}
set a(0-383) {NAME if#2:not TYPE NOT PAR 0-236 XREFS 49874 LOC {1 0.20495196475240177 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-374 {}}} SUCCS {{259 0 0-384 {}}} CYCLES {}}
set a(0-384) {NAME if#2:and TYPE AND PAR 0-236 XREFS 49875 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-382 {}} {258 0 0-251 {}} {259 0 0-383 {}}} SUCCS {{259 0 0-385 {}} {258 0 0-387 {}}} CYCLES {}}
set a(0-385) {NAME asel#7 TYPE SELECT PAR 0-236 XREFS 49876 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{259 0 0-384 {}}} SUCCS {{146 0 0-386 {}}} CYCLES {}}
set a(0-386) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-236 XREFS 49877 LOC {2 0.0 2 0.013945574302721284 2 0.013945574302721284 2 0.1751752858280573 2 0.3778798756928278} PREDS {{146 0 0-385 {}} {258 0 0-305 {}}} SUCCS {{259 0 0-387 {}}} CYCLES {}}
set a(0-387) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 49878 LOC {2 0.16122989193850543 2 0.17517546624122668 2 0.17517546624122668 2 0.2443571502821425 2 0.447061740146913} PREDS {{258 0 0-384 {}} {258 0 0-305 {}} {258 0 0-250 {}} {259 0 0-386 {}}} SUCCS {{258 0 0-414 {}} {258 0 0-670 {}}} CYCLES {}}
set a(0-388) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49879 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {} SUCCS {{259 0 0-389 {}}} CYCLES {}}
set a(0-389) {NAME slc(vin) TYPE READSLICE PAR 0-236 XREFS 49880 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-388 {}}} SUCCS {{259 0 0-390 {}}} CYCLES {}}
set a(0-390) {NAME aif#11:not#1 TYPE NOT PAR 0-236 XREFS 49881 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-389 {}}} SUCCS {{259 0 0-391 {}}} CYCLES {}}
set a(0-391) {NAME aif#11:conc TYPE CONCATENATE PAR 0-236 XREFS 49882 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-390 {}}} SUCCS {{259 0 0-392 {}}} CYCLES {}}
set a(0-392) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#11:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-236 XREFS 49883 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.5634972674201966 1 0.7684492321725983} PREDS {{259 0 0-391 {}}} SUCCS {{259 0 0-393 {}}} CYCLES {}}
set a(0-393) {NAME aif#11:slc TYPE READSLICE PAR 0-236 XREFS 49884 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{259 0 0-392 {}}} SUCCS {{259 0 0-394 {}} {258 0 0-402 {}}} CYCLES {}}
set a(0-394) {NAME asel#13 TYPE SELECT PAR 0-236 XREFS 49885 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{259 0 0-393 {}}} SUCCS {{146 0 0-395 {}} {146 0 0-396 {}} {146 0 0-397 {}} {146 0 0-398 {}} {146 0 0-399 {}} {146 0 0-400 {}} {146 0 0-401 {}}} CYCLES {}}
set a(0-395) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49886 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-394 {}}} SUCCS {{259 0 0-396 {}}} CYCLES {}}
set a(0-396) {NAME slc(vin)#1 TYPE READSLICE PAR 0-236 XREFS 49887 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-394 {}} {259 0 0-395 {}}} SUCCS {{259 0 0-397 {}}} CYCLES {}}
set a(0-397) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-236 XREFS 49888 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-394 {}} {259 0 0-396 {}}} SUCCS {{259 0 0-398 {}}} CYCLES {}}
set a(0-398) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-236 XREFS 49889 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-394 {}} {259 0 0-397 {}}} SUCCS {{259 0 0-399 {}}} CYCLES {}}
set a(0-399) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#13:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-236 XREFS 49890 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.7950478308426685 1 0.9999997955950702} PREDS {{146 0 0-394 {}} {259 0 0-398 {}}} SUCCS {{259 0 0-400 {}}} CYCLES {}}
set a(0-400) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-236 XREFS 49891 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-394 {}} {259 0 0-399 {}}} SUCCS {{259 0 0-401 {}}} CYCLES {}}
set a(0-401) {NAME if#3:not#1 TYPE NOT PAR 0-236 XREFS 49892 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-394 {}} {259 0 0-400 {}}} SUCCS {{258 0 0-403 {}}} CYCLES {}}
set a(0-402) {NAME if#3:not TYPE NOT PAR 0-236 XREFS 49893 LOC {1 0.23155056342247185 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{258 0 0-393 {}}} SUCCS {{259 0 0-403 {}}} CYCLES {}}
set a(0-403) {NAME if#3:and TYPE AND PAR 0-236 XREFS 49894 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{258 0 0-401 {}} {258 0 0-249 {}} {259 0 0-402 {}}} SUCCS {{259 0 0-404 {}} {258 0 0-410 {}}} CYCLES {}}
set a(0-404) {NAME asel#17 TYPE SELECT PAR 0-236 XREFS 49895 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{259 0 0-403 {}}} SUCCS {{146 0 0-405 {}} {146 0 0-406 {}} {146 0 0-407 {}} {146 0 0-408 {}} {146 0 0-409 {}}} CYCLES {}}
set a(0-405) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49896 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-404 {}}} SUCCS {{259 0 0-406 {}}} CYCLES {}}
set a(0-406) {NAME slc(vin)#2 TYPE READSLICE PAR 0-236 XREFS 49897 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-404 {}} {259 0 0-405 {}}} SUCCS {{259 0 0-407 {}}} CYCLES {}}
set a(0-407) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME if#3:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-236 XREFS 49898 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 1 0.9999998121695561 2 0.21665005133704424} PREDS {{146 0 0-404 {}} {259 0 0-406 {}}} SUCCS {{259 0 0-408 {}}} CYCLES {}}
set a(0-408) {NAME aif#17:slc TYPE READSLICE PAR 0-236 XREFS 49899 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-404 {}} {259 0 0-407 {}}} SUCCS {{259 0 0-409 {}}} CYCLES {}}
set a(0-409) {NAME if#3:not#2 TYPE NOT PAR 0-236 XREFS 49900 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-404 {}} {259 0 0-408 {}}} SUCCS {{259 0 0-410 {}}} CYCLES {}}
set a(0-410) {NAME if#3:and#1 TYPE AND PAR 0-236 XREFS 49901 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-403 {}} {258 0 0-248 {}} {259 0 0-409 {}}} SUCCS {{259 0 0-411 {}} {258 0 0-413 {}}} CYCLES {}}
set a(0-411) {NAME sel#3 TYPE SELECT PAR 0-236 XREFS 49902 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{259 0 0-410 {}}} SUCCS {{146 0 0-412 {}}} CYCLES {}}
set a(0-412) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-236 XREFS 49903 LOC {2 0.0 2 0.013945574302721284 2 0.013945574302721284 2 0.1751752858280573 2 0.3778798756928278} PREDS {{146 0 0-411 {}} {258 0 0-308 {}}} SUCCS {{259 0 0-413 {}}} CYCLES {}}
set a(0-413) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 49904 LOC {2 0.16122989193850543 2 0.17517546624122668 2 0.17517546624122668 2 0.2443571502821425 2 0.447061740146913} PREDS {{258 0 0-410 {}} {258 0 0-308 {}} {258 0 0-247 {}} {259 0 0-412 {}}} SUCCS {{258 0 0-449 {}} {258 0 0-671 {}}} CYCLES {}}
set a(0-414) {NAME not#2 TYPE NOT PAR 0-236 XREFS 49905 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{258 0 0-387 {}}} SUCCS {{259 0 0-415 {}}} CYCLES {}}
set a(0-415) {NAME conc TYPE CONCATENATE PAR 0-236 XREFS 49906 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{259 0 0-414 {}}} SUCCS {{259 0 0-416 {}}} CYCLES {}}
set a(0-416) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-236 XREFS 49907 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.38969100900625775 2 0.5923955988710283} PREDS {{259 0 0-415 {}}} SUCCS {{259 0 0-417 {}}} CYCLES {}}
set a(0-417) {NAME slc#2 TYPE READSLICE PAR 0-236 XREFS 49908 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-416 {}}} SUCCS {{259 0 0-418 {}} {258 0 0-445 {}} {258 0 0-447 {}}} CYCLES {}}
set a(0-418) {NAME sel#4 TYPE SELECT PAR 0-236 XREFS 49909 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-417 {}}} SUCCS {{146 0 0-419 {}} {146 0 0-420 {}} {146 0 0-421 {}} {146 0 0-422 {}} {146 0 0-423 {}} {146 0 0-424 {}} {146 0 0-425 {}} {146 0 0-426 {}} {146 0 0-427 {}} {146 0 0-428 {}} {146 0 0-429 {}} {146 0 0-430 {}} {146 0 0-431 {}} {146 0 0-432 {}} {146 0 0-433 {}} {146 0 0-434 {}} {146 0 0-435 {}} {146 0 0-436 {}} {146 0 0-437 {}} {146 0 0-438 {}} {130 0 0-439 {}} {130 0 0-440 {}}} CYCLES {}}
set a(0-419) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-236 XREFS 49910 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-420) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-236 XREFS 49911 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-421) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-236 XREFS 49912 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-422) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-236 XREFS 49913 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-423) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-236 XREFS 49914 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-424) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-236 XREFS 49915 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-425) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-236 XREFS 49916 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-426) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-236 XREFS 49917 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-427) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-236 XREFS 49918 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-428) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-236 XREFS 49919 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-362 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-429) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-236 XREFS 49920 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-430) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-236 XREFS 49921 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-431) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-236 XREFS 49922 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-432) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-236 XREFS 49923 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-433) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-236 XREFS 49924 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-434) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-236 XREFS 49925 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-435) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-236 XREFS 49926 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-436) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-236 XREFS 49927 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-437) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-236 XREFS 49928 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{258 0 0-439 {}}} CYCLES {}}
set a(0-438) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-236 XREFS 49929 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-418 {}} {258 0 0-358 {}}} SUCCS {{259 0 0-439 {}}} CYCLES {}}
set a(0-439) {NAME if#4:if:nor TYPE NOR PAR 0-236 XREFS 49930 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-418 {}} {258 0 0-437 {}} {258 0 0-436 {}} {258 0 0-435 {}} {258 0 0-434 {}} {258 0 0-433 {}} {258 0 0-432 {}} {258 0 0-431 {}} {258 0 0-430 {}} {258 0 0-429 {}} {258 0 0-428 {}} {258 0 0-427 {}} {258 0 0-426 {}} {258 0 0-425 {}} {258 0 0-424 {}} {258 0 0-423 {}} {258 0 0-422 {}} {258 0 0-421 {}} {258 0 0-420 {}} {258 0 0-419 {}} {259 0 0-438 {}}} SUCCS {{259 0 0-440 {}} {258 0 0-445 {}} {258 0 0-447 {}}} CYCLES {}}
set a(0-440) {NAME if#4:sel TYPE SELECT PAR 0-236 XREFS 49931 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-418 {}} {259 0 0-439 {}}} SUCCS {{146 0 0-441 {}} {146 0 0-442 {}} {146 0 0-443 {}} {146 0 0-444 {}}} CYCLES {}}
set a(0-441) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49932 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-440 {}}} SUCCS {{259 0 0-442 {}}} CYCLES {}}
set a(0-442) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-236 XREFS 49933 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-440 {}} {259 0 0-441 {}}} SUCCS {{258 0 0-446 {}}} CYCLES {}}
set a(0-443) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49934 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-440 {}}} SUCCS {{259 0 0-444 {}}} CYCLES {}}
set a(0-444) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-236 XREFS 49935 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-440 {}} {259 0 0-443 {}}} SUCCS {{258 0 0-448 {}}} CYCLES {}}
set a(0-445) {NAME and#6 TYPE AND PAR 0-236 XREFS 49936 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-417 {}} {258 0 0-439 {}}} SUCCS {{259 0 0-446 {}}} CYCLES {}}
set a(0-446) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 49937 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-358 {}} {258 0 0-442 {}} {258 0 0-246 {}} {259 0 0-445 {}}} SUCCS {{258 0 0-484 {}} {258 0 0-485 {}} {258 0 0-486 {}} {258 0 0-487 {}} {258 0 0-488 {}} {258 0 0-489 {}} {258 0 0-490 {}} {258 0 0-491 {}} {258 0 0-492 {}} {258 0 0-493 {}} {258 0 0-516 {}} {258 0 0-518 {}} {258 0 0-533 {}} {258 0 0-672 {}}} CYCLES {}}
set a(0-447) {NAME and#7 TYPE AND PAR 0-236 XREFS 49938 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 3 0.4739936013003199} PREDS {{258 0 0-417 {}} {258 0 0-439 {}}} SUCCS {{259 0 0-448 {}}} CYCLES {}}
set a(0-448) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 49939 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.5431752853412357} PREDS {{258 0 0-362 {}} {258 0 0-444 {}} {258 0 0-245 {}} {259 0 0-447 {}}} SUCCS {{258 0 0-536 {}} {258 0 0-673 {}}} CYCLES {}}
set a(0-449) {NAME not#3 TYPE NOT PAR 0-236 XREFS 49940 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{258 0 0-413 {}}} SUCCS {{259 0 0-450 {}}} CYCLES {}}
set a(0-450) {NAME conc#1 TYPE CONCATENATE PAR 0-236 XREFS 49941 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{259 0 0-449 {}}} SUCCS {{259 0 0-451 {}}} CYCLES {}}
set a(0-451) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-236 XREFS 49942 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.38969100900625775 2 0.5923955988710283} PREDS {{259 0 0-450 {}}} SUCCS {{259 0 0-452 {}}} CYCLES {}}
set a(0-452) {NAME slc#3 TYPE READSLICE PAR 0-236 XREFS 49943 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-451 {}}} SUCCS {{259 0 0-453 {}} {258 0 0-480 {}} {258 0 0-482 {}}} CYCLES {}}
set a(0-453) {NAME sel#6 TYPE SELECT PAR 0-236 XREFS 49944 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-452 {}}} SUCCS {{146 0 0-454 {}} {146 0 0-455 {}} {146 0 0-456 {}} {146 0 0-457 {}} {146 0 0-458 {}} {146 0 0-459 {}} {146 0 0-460 {}} {146 0 0-461 {}} {146 0 0-462 {}} {146 0 0-463 {}} {146 0 0-464 {}} {146 0 0-465 {}} {146 0 0-466 {}} {146 0 0-467 {}} {146 0 0-468 {}} {146 0 0-469 {}} {146 0 0-470 {}} {146 0 0-471 {}} {146 0 0-472 {}} {146 0 0-473 {}} {130 0 0-474 {}} {130 0 0-475 {}}} CYCLES {}}
set a(0-454) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-236 XREFS 49945 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-455) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-236 XREFS 49946 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-456) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-236 XREFS 49947 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-457) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-236 XREFS 49948 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-458) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-236 XREFS 49949 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-459) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-236 XREFS 49950 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-460) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-236 XREFS 49951 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-461) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-236 XREFS 49952 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-462) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-236 XREFS 49953 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-463) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-236 XREFS 49954 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-370 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-464) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-236 XREFS 49955 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-465) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-236 XREFS 49956 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-466) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-236 XREFS 49957 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-467) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-236 XREFS 49958 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-468) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-236 XREFS 49959 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-469) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-236 XREFS 49960 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-470) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-236 XREFS 49961 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-471) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-236 XREFS 49962 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-472) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-236 XREFS 49963 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{258 0 0-474 {}}} CYCLES {}}
set a(0-473) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-236 XREFS 49964 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-453 {}} {258 0 0-366 {}}} SUCCS {{259 0 0-474 {}}} CYCLES {}}
set a(0-474) {NAME if#6:if:nor TYPE NOR PAR 0-236 XREFS 49965 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-453 {}} {258 0 0-472 {}} {258 0 0-471 {}} {258 0 0-470 {}} {258 0 0-469 {}} {258 0 0-468 {}} {258 0 0-467 {}} {258 0 0-466 {}} {258 0 0-465 {}} {258 0 0-464 {}} {258 0 0-463 {}} {258 0 0-462 {}} {258 0 0-461 {}} {258 0 0-460 {}} {258 0 0-459 {}} {258 0 0-458 {}} {258 0 0-457 {}} {258 0 0-456 {}} {258 0 0-455 {}} {258 0 0-454 {}} {259 0 0-473 {}}} SUCCS {{259 0 0-475 {}} {258 0 0-480 {}} {258 0 0-482 {}}} CYCLES {}}
set a(0-475) {NAME if#6:sel TYPE SELECT PAR 0-236 XREFS 49966 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-453 {}} {259 0 0-474 {}}} SUCCS {{146 0 0-476 {}} {146 0 0-477 {}} {146 0 0-478 {}} {146 0 0-479 {}}} CYCLES {}}
set a(0-476) {NAME asn#217 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49967 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-475 {}}} SUCCS {{259 0 0-477 {}}} CYCLES {}}
set a(0-477) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-236 XREFS 49968 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-475 {}} {259 0 0-476 {}}} SUCCS {{258 0 0-481 {}}} CYCLES {}}
set a(0-478) {NAME asn#218 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 49969 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-475 {}}} SUCCS {{259 0 0-479 {}}} CYCLES {}}
set a(0-479) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-236 XREFS 49970 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-475 {}} {259 0 0-478 {}}} SUCCS {{258 0 0-483 {}}} CYCLES {}}
set a(0-480) {NAME and#8 TYPE AND PAR 0-236 XREFS 49971 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-452 {}} {258 0 0-474 {}}} SUCCS {{259 0 0-481 {}}} CYCLES {}}
set a(0-481) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 49972 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-366 {}} {258 0 0-477 {}} {258 0 0-244 {}} {259 0 0-480 {}}} SUCCS {{258 0 0-544 {}} {258 0 0-545 {}} {258 0 0-546 {}} {258 0 0-547 {}} {258 0 0-548 {}} {258 0 0-549 {}} {258 0 0-550 {}} {258 0 0-551 {}} {258 0 0-552 {}} {258 0 0-553 {}} {258 0 0-576 {}} {258 0 0-578 {}} {258 0 0-593 {}} {258 0 0-674 {}}} CYCLES {}}
set a(0-482) {NAME and#9 TYPE AND PAR 0-236 XREFS 49973 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 3 0.4739936013003199} PREDS {{258 0 0-452 {}} {258 0 0-474 {}}} SUCCS {{259 0 0-483 {}}} CYCLES {}}
set a(0-483) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 49974 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.5431752853412357} PREDS {{258 0 0-370 {}} {258 0 0-479 {}} {258 0 0-243 {}} {259 0 0-482 {}}} SUCCS {{258 0 0-596 {}} {258 0 0-675 {}}} CYCLES {}}
set a(0-484) {NAME red_xy:slc(red_xy(0)) TYPE READSLICE PAR 0-236 XREFS 49975 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-485) {NAME red_xy:slc(red_xy(0))#1 TYPE READSLICE PAR 0-236 XREFS 49976 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-486) {NAME red_xy:slc(red_xy(0))#2 TYPE READSLICE PAR 0-236 XREFS 49977 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-487) {NAME red_xy:slc(red_xy(0))#3 TYPE READSLICE PAR 0-236 XREFS 49978 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-488) {NAME red_xy:slc(red_xy(0))#4 TYPE READSLICE PAR 0-236 XREFS 49979 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-489) {NAME red_xy:slc(red_xy(0))#5 TYPE READSLICE PAR 0-236 XREFS 49980 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-490) {NAME red_xy:slc(red_xy(0))#6 TYPE READSLICE PAR 0-236 XREFS 49981 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-491) {NAME red_xy:slc(red_xy(0))#7 TYPE READSLICE PAR 0-236 XREFS 49982 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-492) {NAME red_xy:slc(red_xy(0))#8 TYPE READSLICE PAR 0-236 XREFS 49983 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-494 {}}} CYCLES {}}
set a(0-493) {NAME red_xy:slc(red_xy(0))#9 TYPE READSLICE PAR 0-236 XREFS 49984 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-446 {}}} SUCCS {{259 0 0-494 {}}} CYCLES {}}
set a(0-494) {NAME if#8:nor#1 TYPE NOR PAR 0-236 XREFS 49985 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-492 {}} {258 0 0-491 {}} {258 0 0-490 {}} {258 0 0-489 {}} {258 0 0-488 {}} {258 0 0-487 {}} {258 0 0-486 {}} {258 0 0-485 {}} {258 0 0-484 {}} {259 0 0-493 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-495) {NAME if#8:asn TYPE ASSIGN PAR 0-236 XREFS 49986 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-496 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-496) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-236 XREFS 49987 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-495 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-497) {NAME if#8:asn#1 TYPE ASSIGN PAR 0-236 XREFS 49988 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-498 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-498) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-236 XREFS 49989 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-497 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-499) {NAME if#8:asn#2 TYPE ASSIGN PAR 0-236 XREFS 49990 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-500 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-500) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-236 XREFS 49991 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-499 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-501) {NAME if#8:asn#3 TYPE ASSIGN PAR 0-236 XREFS 49992 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-502 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-502) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-236 XREFS 49993 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-501 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-503) {NAME if#8:asn#4 TYPE ASSIGN PAR 0-236 XREFS 49994 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-504 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-504) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-236 XREFS 49995 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-503 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-505) {NAME if#8:asn#5 TYPE ASSIGN PAR 0-236 XREFS 49996 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-506 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-506) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-236 XREFS 49997 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-505 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-507) {NAME if#8:asn#6 TYPE ASSIGN PAR 0-236 XREFS 49998 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-508 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-508) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-236 XREFS 49999 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-507 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-509) {NAME if#8:asn#7 TYPE ASSIGN PAR 0-236 XREFS 50000 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-510 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-510) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-236 XREFS 50001 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-509 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-511) {NAME if#8:asn#8 TYPE ASSIGN PAR 0-236 XREFS 50002 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-512 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-512) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-236 XREFS 50003 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-511 {}}} SUCCS {{258 0 0-515 {}}} CYCLES {}}
set a(0-513) {NAME if#8:asn#9 TYPE ASSIGN PAR 0-236 XREFS 50004 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-514 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-514) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-236 XREFS 50005 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-513 {}}} SUCCS {{259 0 0-515 {}}} CYCLES {}}
set a(0-515) {NAME if#8:nor TYPE NOR PAR 0-236 XREFS 50006 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-512 {}} {258 0 0-510 {}} {258 0 0-508 {}} {258 0 0-506 {}} {258 0 0-504 {}} {258 0 0-502 {}} {258 0 0-500 {}} {258 0 0-498 {}} {258 0 0-496 {}} {258 0 0-494 {}} {259 0 0-514 {}}} SUCCS {{258 0 0-518 {}} {258 0 0-532 {}} {258 0 0-535 {}}} CYCLES {}}
set a(0-516) {NAME deltax_red:conc TYPE CONCATENATE PAR 0-236 XREFS 50007 LOC {2 0.4449273527536324 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-446 {}}} SUCCS {{258 0 0-521 {}}} CYCLES {}}
set a(0-517) {NAME asn#219 TYPE ASSIGN PAR 0-236 XREFS 50008 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-676 {}}} SUCCS {{259 0 0-518 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-518) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#13 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 50009 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-515 {}} {258 0 0-446 {}} {259 0 0-517 {}}} SUCCS {{259 0 0-519 {}}} CYCLES {}}
set a(0-519) {NAME deltax_red:not TYPE NOT PAR 0-236 XREFS 50010 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-518 {}}} SUCCS {{259 0 0-520 {}}} CYCLES {}}
set a(0-520) {NAME deltax_red:conc#2 TYPE CONCATENATE PAR 0-236 XREFS 50011 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-519 {}}} SUCCS {{259 0 0-521 {}}} CYCLES {}}
set a(0-521) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-236 XREFS 50012 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-516 {}} {259 0 0-520 {}}} SUCCS {{259 0 0-522 {}}} CYCLES {}}
set a(0-522) {NAME deltax_red:slc TYPE READSLICE PAR 0-236 XREFS 50013 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-521 {}}} SUCCS {{259 0 0-523 {}} {258 0 0-527 {}}} CYCLES {}}
set a(0-523) {NAME if#9:slc(deltax_red:acc.psp) TYPE READSLICE PAR 0-236 XREFS 50014 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-522 {}}} SUCCS {{259 0 0-524 {}}} CYCLES {}}
set a(0-524) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 2 NAME if#9:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-236 XREFS 50015 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.36454356891785167} PREDS {{259 0 0-523 {}}} SUCCS {{259 0 0-525 {}}} CYCLES {}}
set a(0-525) {NAME aif#29:slc TYPE READSLICE PAR 0-236 XREFS 50016 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-524 {}}} SUCCS {{259 0 0-526 {}} {258 0 0-530 {}}} CYCLES {}}
set a(0-526) {NAME aif#29:asel TYPE SELECT PAR 0-236 XREFS 50017 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-525 {}}} SUCCS {{146 0 0-527 {}} {146 0 0-528 {}} {146 0 0-529 {}}} CYCLES {}}
set a(0-527) {NAME deltax_red:not#1 TYPE NOT PAR 0-236 XREFS 50018 LOC {2 0.9860543506972825 3 0.16183911690804417 3 0.16183911690804417 3 0.36454370677281467} PREDS {{146 0 0-526 {}} {258 0 0-522 {}}} SUCCS {{259 0 0-528 {}}} CYCLES {}}
set a(0-528) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 2 NAME aif#29:aif:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-236 XREFS 50019 LOC {3 0.0 3 0.16183911690804417 3 0.16183911690804417 3 0.38969098924733325 3 0.5923955791121038} PREDS {{146 0 0-526 {}} {259 0 0-527 {}}} SUCCS {{259 0 0-529 {}}} CYCLES {}}
set a(0-529) {NAME aif#29:aif:slc TYPE READSLICE PAR 0-236 XREFS 50020 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{146 0 0-526 {}} {259 0 0-528 {}}} SUCCS {{259 0 0-530 {}}} CYCLES {}}
set a(0-530) {NAME if#9:and TYPE AND PAR 0-236 XREFS 50021 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-525 {}} {258 0 0-242 {}} {259 0 0-529 {}}} SUCCS {{258 0 0-532 {}} {258 0 0-535 {}}} CYCLES {}}
set a(0-531) {NAME if#9:asn TYPE ASSIGN PAR 0-236 XREFS 50022 LOC {2 0.2970338101483095 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{262 0 0-676 {}}} SUCCS {{258 0 0-533 {}} {256 0 0-676 {}}} CYCLES {}}
set a(0-532) {NAME if#9:or TYPE OR PAR 0-236 XREFS 50023 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-530 {}} {258 0 0-515 {}}} SUCCS {{259 0 0-533 {}}} CYCLES {}}
set a(0-533) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME if#9:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 50024 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.45887281455635925 3 0.6615774044211298} PREDS {{258 0 0-531 {}} {258 0 0-446 {}} {259 0 0-532 {}}} SUCCS {{258 0 0-540 {}} {258 0 0-676 {}}} CYCLES {}}
set a(0-534) {NAME if#9:asn#3 TYPE ASSIGN PAR 0-236 XREFS 50025 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.40364405481779725} PREDS {{262 0 0-677 {}}} SUCCS {{258 0 0-536 {}} {256 0 0-677 {}}} CYCLES {}}
set a(0-535) {NAME if#9:or#1 TYPE OR PAR 0-236 XREFS 50026 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 4 0.40364405481779725} PREDS {{258 0 0-530 {}} {258 0 0-515 {}}} SUCCS {{259 0 0-536 {}}} CYCLES {}}
set a(0-536) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME if#9:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 50027 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.47282573885871304} PREDS {{258 0 0-534 {}} {258 0 0-448 {}} {259 0 0-535 {}}} SUCCS {{258 0 0-619 {}} {258 0 0-677 {}}} CYCLES {}}
set a(0-537) {NAME asn#220 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 50028 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-538 {}}} CYCLES {}}
set a(0-538) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-236 XREFS 50029 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-537 {}}} SUCCS {{259 0 0-539 {}}} CYCLES {}}
set a(0-539) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-236 XREFS 50030 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-538 {}}} SUCCS {{258 0 0-542 {}}} CYCLES {}}
set a(0-540) {NAME deltax_square_red:not TYPE NOT PAR 0-236 XREFS 50031 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-533 {}}} SUCCS {{259 0 0-541 {}}} CYCLES {}}
set a(0-541) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-236 XREFS 50032 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-540 {}}} SUCCS {{259 0 0-542 {}}} CYCLES {}}
set a(0-542) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-236 XREFS 50033 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-539 {}} {259 0 0-541 {}}} SUCCS {{259 0 0-543 {}}} CYCLES {}}
set a(0-543) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-236 XREFS 50034 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-542 {}}} SUCCS {{258 0 0-604 {}} {258 0 0-606 {}} {258 0 0-612 {}}} CYCLES {}}
set a(0-544) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-236 XREFS 50035 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-545) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-236 XREFS 50036 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-546) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-236 XREFS 50037 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-547) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-236 XREFS 50038 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-548) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-236 XREFS 50039 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-549) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-236 XREFS 50040 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-550) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-236 XREFS 50041 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-551) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-236 XREFS 50042 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-552) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-236 XREFS 50043 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-554 {}}} CYCLES {}}
set a(0-553) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-236 XREFS 50044 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-481 {}}} SUCCS {{259 0 0-554 {}}} CYCLES {}}
set a(0-554) {NAME if#10:nor#1 TYPE NOR PAR 0-236 XREFS 50045 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-552 {}} {258 0 0-551 {}} {258 0 0-550 {}} {258 0 0-549 {}} {258 0 0-548 {}} {258 0 0-547 {}} {258 0 0-546 {}} {258 0 0-545 {}} {258 0 0-544 {}} {259 0 0-553 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-555) {NAME if#10:asn TYPE ASSIGN PAR 0-236 XREFS 50046 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-556 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-556) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-236 XREFS 50047 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-555 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-557) {NAME if#10:asn#1 TYPE ASSIGN PAR 0-236 XREFS 50048 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-558 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-558) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-236 XREFS 50049 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-557 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-559) {NAME if#10:asn#2 TYPE ASSIGN PAR 0-236 XREFS 50050 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-560 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-560) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-236 XREFS 50051 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-559 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-561) {NAME if#10:asn#3 TYPE ASSIGN PAR 0-236 XREFS 50052 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-562 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-562) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-236 XREFS 50053 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-561 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-563) {NAME if#10:asn#4 TYPE ASSIGN PAR 0-236 XREFS 50054 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-564 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-564) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-236 XREFS 50055 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-563 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-565) {NAME if#10:asn#5 TYPE ASSIGN PAR 0-236 XREFS 50056 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-566 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-566) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-236 XREFS 50057 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-565 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-567) {NAME if#10:asn#6 TYPE ASSIGN PAR 0-236 XREFS 50058 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-568 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-568) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-236 XREFS 50059 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-567 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-569) {NAME if#10:asn#7 TYPE ASSIGN PAR 0-236 XREFS 50060 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-570 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-570) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-236 XREFS 50061 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-569 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-571) {NAME if#10:asn#8 TYPE ASSIGN PAR 0-236 XREFS 50062 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-572 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-572) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-236 XREFS 50063 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-571 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-573) {NAME if#10:asn#9 TYPE ASSIGN PAR 0-236 XREFS 50064 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-574 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-574) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-236 XREFS 50065 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-573 {}}} SUCCS {{259 0 0-575 {}}} CYCLES {}}
set a(0-575) {NAME if#10:nor TYPE NOR PAR 0-236 XREFS 50066 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-572 {}} {258 0 0-570 {}} {258 0 0-568 {}} {258 0 0-566 {}} {258 0 0-564 {}} {258 0 0-562 {}} {258 0 0-560 {}} {258 0 0-558 {}} {258 0 0-556 {}} {258 0 0-554 {}} {259 0 0-574 {}}} SUCCS {{258 0 0-578 {}} {258 0 0-592 {}} {258 0 0-595 {}}} CYCLES {}}
set a(0-576) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-236 XREFS 50067 LOC {2 0.4449273527536324 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-481 {}}} SUCCS {{258 0 0-581 {}}} CYCLES {}}
set a(0-577) {NAME asn#221 TYPE ASSIGN PAR 0-236 XREFS 50068 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-678 {}}} SUCCS {{259 0 0-578 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-578) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#15 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 50069 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-575 {}} {258 0 0-481 {}} {259 0 0-577 {}}} SUCCS {{259 0 0-579 {}}} CYCLES {}}
set a(0-579) {NAME deltax_blue:not TYPE NOT PAR 0-236 XREFS 50070 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-578 {}}} SUCCS {{259 0 0-580 {}}} CYCLES {}}
set a(0-580) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-236 XREFS 50071 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-579 {}}} SUCCS {{259 0 0-581 {}}} CYCLES {}}
set a(0-581) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-236 XREFS 50072 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-576 {}} {259 0 0-580 {}}} SUCCS {{259 0 0-582 {}}} CYCLES {}}
set a(0-582) {NAME deltax_blue:slc TYPE READSLICE PAR 0-236 XREFS 50073 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-581 {}}} SUCCS {{259 0 0-583 {}} {258 0 0-587 {}}} CYCLES {}}
set a(0-583) {NAME if#11:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-236 XREFS 50074 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-582 {}}} SUCCS {{259 0 0-584 {}}} CYCLES {}}
set a(0-584) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 2 NAME if#11:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-236 XREFS 50075 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.36454356891785167} PREDS {{259 0 0-583 {}}} SUCCS {{259 0 0-585 {}}} CYCLES {}}
set a(0-585) {NAME slc#5 TYPE READSLICE PAR 0-236 XREFS 50076 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-584 {}}} SUCCS {{259 0 0-586 {}} {258 0 0-590 {}}} CYCLES {}}
set a(0-586) {NAME asel#35 TYPE SELECT PAR 0-236 XREFS 50077 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-585 {}}} SUCCS {{146 0 0-587 {}} {146 0 0-588 {}} {146 0 0-589 {}}} CYCLES {}}
set a(0-587) {NAME deltax_blue:not#1 TYPE NOT PAR 0-236 XREFS 50078 LOC {2 0.9860543506972825 3 0.16183911690804417 3 0.16183911690804417 3 0.36454370677281467} PREDS {{146 0 0-586 {}} {258 0 0-582 {}}} SUCCS {{259 0 0-588 {}}} CYCLES {}}
set a(0-588) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 2 NAME aif#35:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-236 XREFS 50079 LOC {3 0.0 3 0.16183911690804417 3 0.16183911690804417 3 0.38969098924733325 3 0.5923955791121038} PREDS {{146 0 0-586 {}} {259 0 0-587 {}}} SUCCS {{259 0 0-589 {}}} CYCLES {}}
set a(0-589) {NAME aif#35:slc TYPE READSLICE PAR 0-236 XREFS 50080 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{146 0 0-586 {}} {259 0 0-588 {}}} SUCCS {{259 0 0-590 {}}} CYCLES {}}
set a(0-590) {NAME if#11:and TYPE AND PAR 0-236 XREFS 50081 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-585 {}} {258 0 0-241 {}} {259 0 0-589 {}}} SUCCS {{258 0 0-592 {}} {258 0 0-595 {}}} CYCLES {}}
set a(0-591) {NAME asn#222 TYPE ASSIGN PAR 0-236 XREFS 50082 LOC {2 0.2970338101483095 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{262 0 0-678 {}}} SUCCS {{258 0 0-593 {}} {256 0 0-678 {}}} CYCLES {}}
set a(0-592) {NAME or#3 TYPE OR PAR 0-236 XREFS 50083 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-590 {}} {258 0 0-575 {}}} SUCCS {{259 0 0-593 {}}} CYCLES {}}
set a(0-593) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#17 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 50084 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.45887281455635925 3 0.6615774044211298} PREDS {{258 0 0-591 {}} {258 0 0-481 {}} {259 0 0-592 {}}} SUCCS {{258 0 0-600 {}} {258 0 0-678 {}}} CYCLES {}}
set a(0-594) {NAME asn#223 TYPE ASSIGN PAR 0-236 XREFS 50085 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.40364405481779725} PREDS {{262 0 0-679 {}}} SUCCS {{258 0 0-596 {}} {256 0 0-679 {}}} CYCLES {}}
set a(0-595) {NAME or#4 TYPE OR PAR 0-236 XREFS 50086 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 4 0.40364405481779725} PREDS {{258 0 0-590 {}} {258 0 0-575 {}}} SUCCS {{259 0 0-596 {}}} CYCLES {}}
set a(0-596) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#18 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-236 XREFS 50087 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.47282573885871304} PREDS {{258 0 0-594 {}} {258 0 0-483 {}} {259 0 0-595 {}}} SUCCS {{258 0 0-646 {}} {258 0 0-679 {}}} CYCLES {}}
set a(0-597) {NAME asn#224 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 50088 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-598 {}}} CYCLES {}}
set a(0-598) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-236 XREFS 50089 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-597 {}}} SUCCS {{259 0 0-599 {}}} CYCLES {}}
set a(0-599) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-236 XREFS 50090 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-598 {}}} SUCCS {{258 0 0-602 {}}} CYCLES {}}
set a(0-600) {NAME deltax_square_blue:not TYPE NOT PAR 0-236 XREFS 50091 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-593 {}}} SUCCS {{259 0 0-601 {}}} CYCLES {}}
set a(0-601) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-236 XREFS 50092 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-600 {}}} SUCCS {{259 0 0-602 {}}} CYCLES {}}
set a(0-602) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-236 XREFS 50093 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-599 {}} {259 0 0-601 {}}} SUCCS {{259 0 0-603 {}}} CYCLES {}}
set a(0-603) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-236 XREFS 50094 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-602 {}}} SUCCS {{258 0 0-631 {}} {258 0 0-633 {}} {258 0 0-639 {}}} CYCLES {}}
set a(0-604) {NAME slc#8 TYPE READSLICE PAR 0-236 XREFS 50095 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-543 {}}} SUCCS {{259 0 0-605 {}}} CYCLES {}}
set a(0-605) {NAME asel#37 TYPE SELECT PAR 0-236 XREFS 50096 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-604 {}}} SUCCS {{146 0 0-606 {}} {146 0 0-607 {}} {146 0 0-608 {}} {146 0 0-609 {}} {146 0 0-610 {}} {146 0 0-611 {}}} CYCLES {}}
set a(0-606) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-236 XREFS 50097 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-605 {}} {258 0 0-543 {}}} SUCCS {{259 0 0-607 {}}} CYCLES {}}
set a(0-607) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-236 XREFS 50098 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-605 {}} {259 0 0-606 {}}} SUCCS {{259 0 0-608 {}}} CYCLES {}}
set a(0-608) {NAME if#12:conc TYPE CONCATENATE PAR 0-236 XREFS 50099 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-605 {}} {259 0 0-607 {}}} SUCCS {{259 0 0-609 {}}} CYCLES {}}
set a(0-609) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#37:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-236 XREFS 50100 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-605 {}} {259 0 0-608 {}}} SUCCS {{259 0 0-610 {}}} CYCLES {}}
set a(0-610) {NAME aif#37:slc TYPE READSLICE PAR 0-236 XREFS 50101 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-605 {}} {259 0 0-609 {}}} SUCCS {{259 0 0-611 {}}} CYCLES {}}
set a(0-611) {NAME if#12:not TYPE NOT PAR 0-236 XREFS 50102 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-605 {}} {259 0 0-610 {}}} SUCCS {{258 0 0-614 {}}} CYCLES {}}
set a(0-612) {NAME slc#6 TYPE READSLICE PAR 0-236 XREFS 50103 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-543 {}}} SUCCS {{259 0 0-613 {}}} CYCLES {}}
set a(0-613) {NAME if#12:not#2 TYPE NOT PAR 0-236 XREFS 50104 LOC {3 0.566274421686279 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-612 {}}} SUCCS {{259 0 0-614 {}}} CYCLES {}}
set a(0-614) {NAME if#12:and TYPE AND PAR 0-236 XREFS 50105 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-611 {}} {258 0 0-240 {}} {259 0 0-613 {}}} SUCCS {{259 0 0-615 {}} {258 0 0-665 {}}} CYCLES {}}
set a(0-615) {NAME asel#39 TYPE SELECT PAR 0-236 XREFS 50106 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-614 {}}} SUCCS {{146 0 0-616 {}} {146 0 0-617 {}} {146 0 0-618 {}} {146 0 0-619 {}} {146 0 0-620 {}} {146 0 0-621 {}} {130 0 0-622 {}} {146 0 0-623 {}} {130 0 0-624 {}}} CYCLES {}}
set a(0-616) {NAME asn#225 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 50107 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-615 {}}} SUCCS {{259 0 0-617 {}}} CYCLES {}}
set a(0-617) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-236 XREFS 50108 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-615 {}} {259 0 0-616 {}}} SUCCS {{259 0 0-618 {}}} CYCLES {}}
set a(0-618) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-236 XREFS 50109 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-615 {}} {259 0 0-617 {}}} SUCCS {{258 0 0-621 {}}} CYCLES {}}
set a(0-619) {NAME deltay_square_red:not TYPE NOT PAR 0-236 XREFS 50110 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-615 {}} {258 0 0-536 {}}} SUCCS {{259 0 0-620 {}}} CYCLES {}}
set a(0-620) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-236 XREFS 50111 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-615 {}} {259 0 0-619 {}}} SUCCS {{259 0 0-621 {}}} CYCLES {}}
set a(0-621) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-236 XREFS 50112 LOC {4 0.0 4 0.47282585135870747 4 0.47282585135870747 4 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-615 {}} {258 0 0-618 {}} {259 0 0-620 {}}} SUCCS {{259 0 0-622 {}}} CYCLES {}}
set a(0-622) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-236 XREFS 50113 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-615 {}} {259 0 0-621 {}}} SUCCS {{259 0 0-623 {}} {258 0 0-625 {}} {258 0 0-662 {}}} CYCLES {}}
set a(0-623) {NAME aif#39:slc#1 TYPE READSLICE PAR 0-236 XREFS 50114 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-615 {}} {259 0 0-622 {}}} SUCCS {{259 0 0-624 {}}} CYCLES {}}
set a(0-624) {NAME aif#39:asel TYPE SELECT PAR 0-236 XREFS 50115 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-615 {}} {259 0 0-623 {}}} SUCCS {{146 0 0-625 {}} {146 0 0-626 {}} {146 0 0-627 {}} {146 0 0-628 {}} {146 0 0-629 {}} {146 0 0-630 {}}} CYCLES {}}
set a(0-625) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-236 XREFS 50116 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-624 {}} {258 0 0-622 {}}} SUCCS {{259 0 0-626 {}}} CYCLES {}}
set a(0-626) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-236 XREFS 50117 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-624 {}} {259 0 0-625 {}}} SUCCS {{259 0 0-627 {}}} CYCLES {}}
set a(0-627) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-236 XREFS 50118 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-624 {}} {259 0 0-626 {}}} SUCCS {{259 0 0-628 {}}} CYCLES {}}
set a(0-628) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#39:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-236 XREFS 50119 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-624 {}} {259 0 0-627 {}}} SUCCS {{259 0 0-629 {}}} CYCLES {}}
set a(0-629) {NAME aif#39:aif:slc TYPE READSLICE PAR 0-236 XREFS 50120 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-624 {}} {259 0 0-628 {}}} SUCCS {{259 0 0-630 {}}} CYCLES {}}
set a(0-630) {NAME if#12:not#1 TYPE NOT PAR 0-236 XREFS 50121 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-624 {}} {259 0 0-629 {}}} SUCCS {{258 0 0-665 {}}} CYCLES {}}
set a(0-631) {NAME slc#9 TYPE READSLICE PAR 0-236 XREFS 50122 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-603 {}}} SUCCS {{259 0 0-632 {}}} CYCLES {}}
set a(0-632) {NAME asel#43 TYPE SELECT PAR 0-236 XREFS 50123 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-631 {}}} SUCCS {{146 0 0-633 {}} {146 0 0-634 {}} {146 0 0-635 {}} {146 0 0-636 {}} {146 0 0-637 {}} {146 0 0-638 {}}} CYCLES {}}
set a(0-633) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-236 XREFS 50124 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-632 {}} {258 0 0-603 {}}} SUCCS {{259 0 0-634 {}}} CYCLES {}}
set a(0-634) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-236 XREFS 50125 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-632 {}} {259 0 0-633 {}}} SUCCS {{259 0 0-635 {}}} CYCLES {}}
set a(0-635) {NAME if#13:conc TYPE CONCATENATE PAR 0-236 XREFS 50126 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-632 {}} {259 0 0-634 {}}} SUCCS {{259 0 0-636 {}}} CYCLES {}}
set a(0-636) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#43:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-236 XREFS 50127 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-632 {}} {259 0 0-635 {}}} SUCCS {{259 0 0-637 {}}} CYCLES {}}
set a(0-637) {NAME aif#43:slc TYPE READSLICE PAR 0-236 XREFS 50128 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-632 {}} {259 0 0-636 {}}} SUCCS {{259 0 0-638 {}}} CYCLES {}}
set a(0-638) {NAME if#13:not TYPE NOT PAR 0-236 XREFS 50129 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-632 {}} {259 0 0-637 {}}} SUCCS {{258 0 0-641 {}}} CYCLES {}}
set a(0-639) {NAME slc#7 TYPE READSLICE PAR 0-236 XREFS 50130 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-603 {}}} SUCCS {{259 0 0-640 {}}} CYCLES {}}
set a(0-640) {NAME if#13:not#2 TYPE NOT PAR 0-236 XREFS 50131 LOC {3 0.566274421686279 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-639 {}}} SUCCS {{259 0 0-641 {}}} CYCLES {}}
set a(0-641) {NAME if#13:and TYPE AND PAR 0-236 XREFS 50132 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-638 {}} {258 0 0-238 {}} {259 0 0-640 {}}} SUCCS {{259 0 0-642 {}} {258 0 0-660 {}}} CYCLES {}}
set a(0-642) {NAME asel#45 TYPE SELECT PAR 0-236 XREFS 50133 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-641 {}}} SUCCS {{146 0 0-643 {}} {146 0 0-644 {}} {146 0 0-645 {}} {146 0 0-646 {}} {146 0 0-647 {}} {146 0 0-648 {}} {130 0 0-649 {}} {146 0 0-650 {}} {130 0 0-651 {}}} CYCLES {}}
set a(0-643) {NAME asn#226 TYPE {I/O_READ SIGNAL} PAR 0-236 XREFS 50134 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-642 {}}} SUCCS {{259 0 0-644 {}}} CYCLES {}}
set a(0-644) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-236 XREFS 50135 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-642 {}} {259 0 0-643 {}}} SUCCS {{259 0 0-645 {}}} CYCLES {}}
set a(0-645) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-236 XREFS 50136 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-642 {}} {259 0 0-644 {}}} SUCCS {{258 0 0-648 {}}} CYCLES {}}
set a(0-646) {NAME deltay_square_blue:not TYPE NOT PAR 0-236 XREFS 50137 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-642 {}} {258 0 0-596 {}}} SUCCS {{259 0 0-647 {}}} CYCLES {}}
set a(0-647) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-236 XREFS 50138 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-642 {}} {259 0 0-646 {}}} SUCCS {{259 0 0-648 {}}} CYCLES {}}
set a(0-648) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-236 XREFS 50139 LOC {4 0.0 4 0.47282585135870747 4 0.47282585135870747 4 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-642 {}} {258 0 0-645 {}} {259 0 0-647 {}}} SUCCS {{259 0 0-649 {}}} CYCLES {}}
set a(0-649) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-236 XREFS 50140 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-642 {}} {259 0 0-648 {}}} SUCCS {{259 0 0-650 {}} {258 0 0-652 {}} {258 0 0-658 {}}} CYCLES {}}
set a(0-650) {NAME aif#45:slc#1 TYPE READSLICE PAR 0-236 XREFS 50141 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-642 {}} {259 0 0-649 {}}} SUCCS {{259 0 0-651 {}}} CYCLES {}}
set a(0-651) {NAME aif#45:asel TYPE SELECT PAR 0-236 XREFS 50142 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-642 {}} {259 0 0-650 {}}} SUCCS {{146 0 0-652 {}} {146 0 0-653 {}} {146 0 0-654 {}} {146 0 0-655 {}} {146 0 0-656 {}} {146 0 0-657 {}}} CYCLES {}}
set a(0-652) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-236 XREFS 50143 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-651 {}} {258 0 0-649 {}}} SUCCS {{259 0 0-653 {}}} CYCLES {}}
set a(0-653) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-236 XREFS 50144 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-651 {}} {259 0 0-652 {}}} SUCCS {{259 0 0-654 {}}} CYCLES {}}
set a(0-654) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-236 XREFS 50145 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-651 {}} {259 0 0-653 {}}} SUCCS {{259 0 0-655 {}}} CYCLES {}}
set a(0-655) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#45:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-236 XREFS 50146 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-651 {}} {259 0 0-654 {}}} SUCCS {{259 0 0-656 {}}} CYCLES {}}
set a(0-656) {NAME aif#45:aif:slc TYPE READSLICE PAR 0-236 XREFS 50147 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-651 {}} {259 0 0-655 {}}} SUCCS {{259 0 0-657 {}}} CYCLES {}}
set a(0-657) {NAME if#13:not#1 TYPE NOT PAR 0-236 XREFS 50148 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-651 {}} {259 0 0-656 {}}} SUCCS {{258 0 0-660 {}}} CYCLES {}}
set a(0-658) {NAME aif#45:slc TYPE READSLICE PAR 0-236 XREFS 50149 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-649 {}}} SUCCS {{259 0 0-659 {}}} CYCLES {}}
set a(0-659) {NAME if#13:not#3 TYPE NOT PAR 0-236 XREFS 50150 LOC {4 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-658 {}}} SUCCS {{259 0 0-660 {}}} CYCLES {}}
set a(0-660) {NAME if#13:and#2 TYPE AND PAR 0-236 XREFS 50151 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-641 {}} {258 0 0-657 {}} {258 0 0-237 {}} {259 0 0-659 {}}} SUCCS {{258 0 0-664 {}} {258 0 0-667 {}}} CYCLES {}}
set a(0-661) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-236 XREFS 50152 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-661 {}} {80 0 0-669 {}}} SUCCS {{260 0 0-661 {}} {80 0 0-669 {}}} CYCLES {}}
set a(0-662) {NAME aif#39:slc TYPE READSLICE PAR 0-236 XREFS 50153 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-622 {}}} SUCCS {{259 0 0-663 {}}} CYCLES {}}
set a(0-663) {NAME if#12:not#3 TYPE NOT PAR 0-236 XREFS 50154 LOC {4 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-662 {}}} SUCCS {{258 0 0-665 {}}} CYCLES {}}
set a(0-664) {NAME not#22 TYPE NOT PAR 0-236 XREFS 50155 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-660 {}}} SUCCS {{259 0 0-665 {}}} CYCLES {}}
set a(0-665) {NAME and#10 TYPE AND PAR 0-236 XREFS 50156 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-614 {}} {258 0 0-663 {}} {258 0 0-630 {}} {258 0 0-239 {}} {259 0 0-664 {}}} SUCCS {{259 0 0-666 {}}} CYCLES {}}
set a(0-666) {NAME exs#4 TYPE SIGNEXTEND PAR 0-236 XREFS 50157 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-665 {}}} SUCCS {{258 0 0-668 {}}} CYCLES {}}
set a(0-667) {NAME exs#2 TYPE SIGNEXTEND PAR 0-236 XREFS 50158 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-660 {}}} SUCCS {{259 0 0-668 {}}} CYCLES {}}
set a(0-668) {NAME conc#18 TYPE CONCATENATE PAR 0-236 XREFS 50159 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-666 {}} {259 0 0-667 {}}} SUCCS {{259 0 0-669 {}}} CYCLES {}}
set a(0-669) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-236 XREFS 50160 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-669 {}} {80 0 0-661 {}} {259 0 0-668 {}}} SUCCS {{80 0 0-661 {}} {260 0 0-669 {}}} CYCLES {}}
set a(0-670) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-236 XREFS 50161 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 3 0.16742984162850794} PREDS {{260 0 0-670 {}} {256 0 0-303 {}} {258 0 0-387 {}}} SUCCS {{262 0 0-303 {}} {260 0 0-670 {}}} CYCLES {}}
set a(0-671) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-236 XREFS 50162 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 3 0.16742984162850794} PREDS {{260 0 0-671 {}} {256 0 0-306 {}} {258 0 0-413 {}}} SUCCS {{262 0 0-306 {}} {260 0 0-671 {}}} CYCLES {}}
set a(0-672) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-236 XREFS 50163 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-672 {}} {256 0 0-355 {}} {258 0 0-446 {}}} SUCCS {{262 0 0-355 {}} {260 0 0-672 {}}} CYCLES {}}
set a(0-673) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-236 XREFS 50164 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-673 {}} {256 0 0-359 {}} {258 0 0-448 {}}} SUCCS {{262 0 0-359 {}} {260 0 0-673 {}}} CYCLES {}}
set a(0-674) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-236 XREFS 50165 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-674 {}} {256 0 0-363 {}} {258 0 0-481 {}}} SUCCS {{262 0 0-363 {}} {260 0 0-674 {}}} CYCLES {}}
set a(0-675) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-236 XREFS 50166 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-675 {}} {256 0 0-367 {}} {258 0 0-483 {}}} SUCCS {{262 0 0-367 {}} {260 0 0-675 {}}} CYCLES {}}
set a(0-676) {NAME vin:asn(red_xy_previous(0).sva) TYPE ASSIGN PAR 0-236 XREFS 50167 LOC {3 0.2970338101483095 3 0.4588729270563537 3 0.4588729270563537 3 0.6615775169211242} PREDS {{260 0 0-676 {}} {256 0 0-495 {}} {256 0 0-497 {}} {256 0 0-499 {}} {256 0 0-501 {}} {256 0 0-503 {}} {256 0 0-505 {}} {256 0 0-507 {}} {256 0 0-509 {}} {256 0 0-511 {}} {256 0 0-513 {}} {256 0 0-517 {}} {256 0 0-531 {}} {258 0 0-533 {}}} SUCCS {{262 0 0-495 {}} {262 0 0-497 {}} {262 0 0-499 {}} {262 0 0-501 {}} {262 0 0-503 {}} {262 0 0-505 {}} {262 0 0-507 {}} {262 0 0-509 {}} {262 0 0-511 {}} {262 0 0-513 {}} {262 0 0-517 {}} {262 0 0-531 {}} {260 0 0-676 {}}} CYCLES {}}
set a(0-677) {NAME vin:asn(red_xy_previous(1).sva) TYPE ASSIGN PAR 0-236 XREFS 50168 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.40364405481779725} PREDS {{260 0 0-677 {}} {256 0 0-534 {}} {258 0 0-536 {}}} SUCCS {{262 0 0-534 {}} {260 0 0-677 {}}} CYCLES {}}
set a(0-678) {NAME vin:asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-236 XREFS 50169 LOC {3 0.2970338101483095 3 0.4588729270563537 3 0.4588729270563537 3 0.6615775169211242} PREDS {{260 0 0-678 {}} {256 0 0-555 {}} {256 0 0-557 {}} {256 0 0-559 {}} {256 0 0-561 {}} {256 0 0-563 {}} {256 0 0-565 {}} {256 0 0-567 {}} {256 0 0-569 {}} {256 0 0-571 {}} {256 0 0-573 {}} {256 0 0-577 {}} {256 0 0-591 {}} {258 0 0-593 {}}} SUCCS {{262 0 0-555 {}} {262 0 0-557 {}} {262 0 0-559 {}} {262 0 0-561 {}} {262 0 0-563 {}} {262 0 0-565 {}} {262 0 0-567 {}} {262 0 0-569 {}} {262 0 0-571 {}} {262 0 0-573 {}} {262 0 0-577 {}} {262 0 0-591 {}} {260 0 0-678 {}}} CYCLES {}}
set a(0-679) {NAME vin:asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-236 XREFS 50170 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.40364405481779725} PREDS {{260 0 0-679 {}} {256 0 0-594 {}} {258 0 0-596 {}}} SUCCS {{262 0 0-594 {}} {260 0 0-679 {}}} CYCLES {}}
set a(0-236) {CHI {0-237 0-238 0-239 0-240 0-241 0-242 0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337 0-338 0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595 0-596 0-597 0-598 0-599 0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-225 XREFS 50171 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-234 {}} {258 0 0-233 {}} {258 0 0-232 {}} {774 0 0-236 {}} {258 0 0-231 {}} {258 0 0-230 {}} {258 0 0-229 {}} {258 0 0-228 {}} {258 0 0-227 {}} {258 0 0-226 {}} {259 0 0-235 {}}} SUCCS {{772 0 0-226 {}} {772 0 0-227 {}} {772 0 0-228 {}} {772 0 0-229 {}} {772 0 0-230 {}} {772 0 0-231 {}} {772 0 0-232 {}} {772 0 0-233 {}} {772 0 0-234 {}} {772 0 0-235 {}} {774 0 0-236 {}}} CYCLES {}}
set a(0-225) {CHI {0-226 0-227 0-228 0-229 0-230 0-231 0-232 0-233 0-234 0-235 0-236} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 50172 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-225-TOTALCYCLES) {5}
set a(0-225-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-264 0-293} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-266 0-281 0-289 0-416 0-451} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-279 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-297 0-386 0-412} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-305 0-308} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-358 0-362 0-366 0-370} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) {0-373 0-407} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-380 0-392 0-399} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-387 0-413} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-446 0-448 0-481 0-483 0-518 0-533 0-536 0-578 0-593 0-596} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-521 0-542 0-581 0-602 0-621 0-648} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) {0-524 0-584} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) {0-528 0-588} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-609 0-628 0-636 0-655} mgc_ioport.mgc_out_stdreg(4,8) 0-661 mgc_ioport.mgc_out_stdreg(2,30) 0-669}
set a(0-225-PROC_NAME) {core}
set a(0-225-HIER_NAME) {/markers/core}
set a(TOP) {0-225}

