
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003596                       # Number of seconds simulated
sim_ticks                                  3595807680                       # Number of ticks simulated
final_tick                               530562170865                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 387946                       # Simulator instruction rate (inst/s)
host_op_rate                                   490441                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 345466                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919160                       # Number of bytes of host memory used
host_seconds                                 10408.57                       # Real time elapsed on the host
sim_insts                                  4037961256                       # Number of instructions simulated
sim_ops                                    5104792066                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       227456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        82304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        73600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       128128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               518912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       259968                       # Number of bytes written to this memory
system.physmem.bytes_written::total            259968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1777                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          643                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          575                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1001                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4054                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2031                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2031                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       498358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63255886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       533955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22888877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       569552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20468280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       462761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35632606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144310276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       498358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       533955                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       569552                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       462761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2064627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          72297526                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               72297526                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          72297526                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       498358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63255886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       533955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22888877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       569552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20468280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       462761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35632606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              216607803                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8623041                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3128599                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2542847                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214688                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1276264                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1215264                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328032                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9091                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3127140                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17314497                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3128599                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1543296                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3805412                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1149391                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        636527                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1531533                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92475                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8499125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4693713     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          333942      3.93%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          270149      3.18%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653853      7.69%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          179051      2.11%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          227451      2.68%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          163854      1.93%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92525      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1884587     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8499125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362819                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007934                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3273899                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       617262                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3657710                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24892                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925360                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533798                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4754                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20694730                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10602                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925360                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3515528                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         136368                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       127306                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3435363                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359198                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19955790                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2951                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148385                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       112270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          323                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27928917                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93131021                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93131021                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10859607                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4090                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2326                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           987475                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1865544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14773                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       384233                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18862569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14951486                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29295                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6553547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20037455                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          650                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8499125                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759179                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.882530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2952394     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1808619     21.28%     56.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234816     14.53%     70.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885103     10.41%     80.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       750304      8.83%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       397443      4.68%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       335177      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63719      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71550      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8499125                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87628     70.96%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18490     14.97%     85.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17372     14.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12463934     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212671      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1482275      9.91%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       790953      5.29%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14951486                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733899                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123490                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008259                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38554878                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25420141                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14571514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15074976                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56775                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742186                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244037                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925360                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58489                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8266                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18866523                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1865544                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946652                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2302                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7355                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       125665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248778                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14715128                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1391908                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       236354                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2163720                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2077549                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            771812                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706489                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14581259                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14571514                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9492702                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26799804                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689835                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354208                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6585853                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214615                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7573765                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135683                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2949654     38.95%     38.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2095980     27.67%     66.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849138     11.21%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       480203      6.34%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       394517      5.21%     89.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160873      2.12%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       194172      2.56%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95414      1.26%     95.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       353814      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7573765                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       353814                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26086544                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38659178                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 123916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862304                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862304                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159684                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159684                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66183867                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20142052                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19091962                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8623041                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3190941                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2601881                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213898                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1355278                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1243886                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          343162                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9585                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3190591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17528396                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3190941                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1587048                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3891242                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1135260                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        532076                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1574411                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       103204                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8532646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4641404     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258077      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          479460      5.62%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          478338      5.61%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          296259      3.47%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235684      2.76%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          148919      1.75%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139940      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1854565     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8532646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370048                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.032739                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3327740                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       526360                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3737040                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22990                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        918512                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       539290                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21024759                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        918512                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3570266                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101100                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        93940                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3512904                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       335920                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20269546                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        139575                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102852                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28467674                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94557350                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94557350                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17571141                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10896483                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3574                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1732                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           938006                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1875460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       955680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12405                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       375667                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19102891                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3464                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15207499                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30504                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6476706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19808093                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8532646                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894622                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2914527     34.16%     34.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1844757     21.62%     55.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1250683     14.66%     70.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       801610      9.39%     79.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       841936      9.87%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       409467      4.80%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       321149      3.76%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        73563      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74954      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8532646                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94649     72.68%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17983     13.81%     86.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17591     13.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12721218     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204075      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1731      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1473273      9.69%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       807202      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15207499                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.763589                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130223                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008563                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39108368                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25583099                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14857898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15337722                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47664                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729666                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229789                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        918512                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52671                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9157                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19106355                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1875460                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       955680                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1732                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119338                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252347                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15005085                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1405611                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       202411                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2194410                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2127398                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            788799                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740115                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14862553                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14857898                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9468417                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27162584                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723046                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348583                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10234222                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12601832                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6504542                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216271                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7614134                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655058                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147118                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2883186     37.87%     37.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2134857     28.04%     65.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       886321     11.64%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       442853      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       442509      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180174      2.37%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181288      2.38%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96428      1.27%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366518      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7614134                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10234222                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12601832                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1871676                       # Number of memory references committed
system.switch_cpus1.commit.loads              1145788                       # Number of loads committed
system.switch_cpus1.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1819061                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11353294                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259984                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366518                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26353990                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39131863                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  90395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10234222                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12601832                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10234222                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842569                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842569                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186846                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186846                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67407445                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20640656                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19315995                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3464                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8623041                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3251102                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2654978                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       217918                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1357704                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1276447                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          335779                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9634                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3364812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17658713                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3251102                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1612226                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3827948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1135870                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        482668                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1638967                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        85687                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8591619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.541658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.340799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4763671     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          316924      3.69%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          469036      5.46%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          324564      3.78%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          228216      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          220215      2.56%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135112      1.57%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          287386      3.34%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1846495     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8591619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377025                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047852                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3459409                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       506712                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3656463                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        53072                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        915962                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       545223                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          301                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21156503                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1186                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        915962                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3655687                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52239                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       175019                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3509357                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       283351                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20520526                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        117585                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96839                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28792939                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     95520606                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     95520606                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17675804                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11117066                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3692                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1763                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           846702                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1885772                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       959759                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11359                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       290697                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19113825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15251252                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30302                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6396990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19590132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8591619                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.775131                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916887                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3069641     35.73%     35.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1718011     20.00%     55.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1244563     14.49%     70.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       827499      9.63%     79.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       829700      9.66%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       398859      4.64%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       355793      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66659      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80894      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8591619                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          83063     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16423     14.08%     85.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17185     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12755915     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       192500      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1756      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1500908      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       800173      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15251252                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.768663                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             116671                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007650                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39241094                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25514372                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14826888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15367923                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47603                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       737119                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          669                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       229194                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        915962                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27640                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5224                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19117348                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        73053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1885772                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       959759                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1763                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       132010                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       250941                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14969171                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1400625                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       282079                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2181782                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2126477                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            781157                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735950                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14833455                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14826888                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9607277                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27305881                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.719450                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351839                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10277423                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12668449                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6448895                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3512                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       219481                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7675657                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.650471                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175655                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2934262     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2199612     28.66%     66.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       831706     10.84%     77.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       464001      6.05%     83.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       393861      5.13%     88.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       175604      2.29%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       168976      2.20%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114978      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       392657      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7675657                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10277423                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12668449                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1879208                       # Number of memory references committed
system.switch_cpus2.commit.loads              1148647                       # Number of loads committed
system.switch_cpus2.commit.membars               1756                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1838020                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11404901                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262022                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       392657                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26400344                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39151347                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10277423                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12668449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10277423                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839028                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839028                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.191856                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.191856                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67230254                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20630707                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19435744                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3512                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8623041                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3152556                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2567349                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       212415                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1341213                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1240048                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          324426                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9418                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3485516                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17224268                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3152556                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1564474                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3618884                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1086958                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        536249                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1703644                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8511646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4892762     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          195808      2.30%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253097      2.97%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384341      4.52%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          371350      4.36%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          282103      3.31%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          168074      1.97%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          251696      2.96%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1712415     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8511646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365597                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997470                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3600560                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       525139                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3487863                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27324                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        870758                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532242                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20607931                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1176                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        870758                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3792864                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         107027                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       139723                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3318475                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       282792                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20006436                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          100                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        121967                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27885212                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93172551                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93172551                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17280159                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10604973                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4251                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2391                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           803192                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1854177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       980953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19215                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       348420                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18583459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4024                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14950138                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28393                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6069444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18464266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          648                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8511646                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.756433                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895363                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2952132     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1872347     22.00%     56.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1218235     14.31%     70.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       822329      9.66%     80.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       768353      9.03%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       410036      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       302105      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90760      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75349      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8511646                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73625     69.33%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15134     14.25%     83.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17442     16.42%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12440756     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       210923      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1687      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1476854      9.88%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       819918      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14950138                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.733743                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106201                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007104                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38546514                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24657020                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14529281                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15056339                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50592                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       713266                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          212                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       249500                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        870758                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          63060                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10350                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18587487                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       128487                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1854177                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       980953                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2336                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           97                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129182                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249352                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14663111                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1390069                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       287025                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2192231                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2052366                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            802162                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.700457                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14533366                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14529281                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9331234                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26201387                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.684937                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356135                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10121654                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12440213                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6147274                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215720                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7640888                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.628111                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149752                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2943656     38.53%     38.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2197994     28.77%     67.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       808311     10.58%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       463160      6.06%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386151      5.05%     88.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       195119      2.55%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       187449      2.45%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81160      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       377888      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7640888                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10121654                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12440213                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1872357                       # Number of memory references committed
system.switch_cpus3.commit.loads              1140907                       # Number of loads committed
system.switch_cpus3.commit.membars               1688                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1784116                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11213314                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       253840                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       377888                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25850487                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38046257                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3530                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 111395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10121654                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12440213                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10121654                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851940                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851940                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.173792                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.173792                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65988664                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20070227                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19029056                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3376                       # number of misc regfile writes
system.l2.replacements                           4054                       # number of replacements
system.l2.tagsinuse                      32767.892127                       # Cycle average of tags in use
system.l2.total_refs                          1656473                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36822                       # Sample count of references to valid blocks.
system.l2.avg_refs                          44.985959                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           962.646569                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.961255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    913.223486                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.973100                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    292.489125                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.966789                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    284.238616                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.965965                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    500.706532                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9326.276228                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6591.282147                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5094.407599                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           8744.754716                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.029378                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.027869                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008926                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.008674                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015280                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.284615                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.201150                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.155469                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.266869                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5530                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3306                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2862                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4442                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16140                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6339                       # number of Writeback hits
system.l2.Writeback_hits::total                  6339                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5530                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3306                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2862                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4442                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16140                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5530                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3306                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2862                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4442                       # number of overall hits
system.l2.overall_hits::total                   16140                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1777                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          643                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          575                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          999                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4052                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1777                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          643                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          575                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1001                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4054                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1777                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          643                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          575                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1001                       # number of overall misses
system.l2.overall_misses::total                  4054                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       643872                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     82409449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       528470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     30555517                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       641410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     26300531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       577628                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     45168516                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       186825393                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        84062                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         84062                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       643872                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     82409449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       528470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     30555517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       641410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     26300531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       577628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     45252578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        186909455                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       643872                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     82409449                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       528470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     30555517                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       641410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     26300531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       577628                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     45252578                       # number of overall miss cycles
system.l2.overall_miss_latency::total       186909455                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3949                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20192                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6339                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6339                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3949                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3437                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5443                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20194                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3949                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3437                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5443                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20194                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.243191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.162826                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.167297                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.183606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.200674                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.243191                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.162826                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.167297                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.183906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.200753                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.243191                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.162826                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.167297                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.183906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.200753                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45990.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46375.604389                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 35231.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47520.244168                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 40088.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45740.053913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 44432.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45213.729730                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46106.957799                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        42031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        42031                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45990.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46375.604389                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 35231.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47520.244168                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 40088.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45740.053913                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 44432.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45207.370629                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46104.946966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45990.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46375.604389                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 35231.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47520.244168                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 40088.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45740.053913                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 44432.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45207.370629                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46104.946966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2031                       # number of writebacks
system.l2.writebacks::total                      2031                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1777                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          575                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          999                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4052                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4054                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4054                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       563823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     72124151                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       441873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     26830561                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       548747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     22981316                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       502394                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     39351641                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    163344506                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        72052                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        72052                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       563823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72124151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       441873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     26830561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       548747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     22981316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       502394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     39423693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    163416558                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       563823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72124151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       441873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     26830561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       548747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     22981316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       502394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     39423693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    163416558                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.243191                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.162826                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.167297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.200674                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.243191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.162826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.167297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.183906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.200753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.243191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.162826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.167297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.183906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200753                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40273.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40587.592009                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 29458.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41727.155521                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 34296.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39967.506087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38645.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39391.032032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40312.069595                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        36026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        36026                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40273.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40587.592009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 29458.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41727.155521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 34296.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39967.506087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38645.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39384.308691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40309.955106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40273.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40587.592009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 29458.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41727.155521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 34296.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39967.506087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38645.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39384.308691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40309.955106                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.961230                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539134                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015169.283702                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.961230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022374                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796412                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1531517                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1531517                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1531517                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1531517                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1531517                       # number of overall hits
system.cpu0.icache.overall_hits::total        1531517                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       817017                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       817017                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       817017                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       817017                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       817017                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       817017                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1531533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1531533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1531533                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1531533                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1531533                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1531533                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51063.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51063.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51063.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51063.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51063.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51063.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       670221                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       670221                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       670221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       670221                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       670221                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       670221                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47872.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47872.928571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47872.928571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47872.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47872.928571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47872.928571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7307                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720304                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7563                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21779.757239                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.557558                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.442442                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.873272                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.126728                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056658                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056658                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2200                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755968                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755968                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755968                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755968                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15667                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15667                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15667                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15667                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15667                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15667                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    489067852                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    489067852                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    489067852                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    489067852                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    489067852                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    489067852                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771635                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771635                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771635                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771635                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014610                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014610                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008843                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008843                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008843                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008843                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31216.432757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31216.432757                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31216.432757                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31216.432757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31216.432757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31216.432757                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2027                       # number of writebacks
system.cpu0.dcache.writebacks::total             2027                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8360                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8360                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8360                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8360                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8360                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8360                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7307                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7307                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    135373791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    135373791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    135373791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    135373791                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    135373791                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    135373791                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006814                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004124                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004124                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004124                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004124                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18526.589708                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18526.589708                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18526.589708                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18526.589708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18526.589708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18526.589708                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.973075                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999474702                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154040.306034                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.973075                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023995                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743547                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1574393                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1574393                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1574393                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1574393                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1574393                       # number of overall hits
system.cpu1.icache.overall_hits::total        1574393                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       694441                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       694441                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       694441                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       694441                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       694441                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       694441                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1574411                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1574411                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1574411                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1574411                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1574411                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1574411                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 38580.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38580.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 38580.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38580.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 38580.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38580.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       544810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       544810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       544810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       544810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       544810                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       544810                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36320.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36320.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 36320.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36320.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 36320.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36320.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3949                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153126628                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4205                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36415.369322                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.606565                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.393435                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861744                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138256                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1072982                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1072982                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       722484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        722484                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1732                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1732                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1732                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1795466                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1795466                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1795466                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1795466                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10344                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10344                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10344                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10344                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10344                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10344                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    318920672                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    318920672                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    318920672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    318920672                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    318920672                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    318920672                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1083326                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1083326                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       722484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       722484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1732                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1805810                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1805810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1805810                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1805810                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009548                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009548                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005728                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005728                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005728                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005728                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30831.464811                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30831.464811                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30831.464811                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30831.464811                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30831.464811                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30831.464811                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          936                       # number of writebacks
system.cpu1.dcache.writebacks::total              936                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6395                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6395                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6395                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6395                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6395                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3949                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3949                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3949                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3949                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3949                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3949                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56013151                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56013151                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     56013151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     56013151                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     56013151                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     56013151                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002187                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002187                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002187                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14184.135477                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14184.135477                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14184.135477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14184.135477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14184.135477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14184.135477                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.966763                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002935235                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2170855.487013                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.966763                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025588                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740331                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1638949                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1638949                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1638949                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1638949                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1638949                       # number of overall hits
system.cpu2.icache.overall_hits::total        1638949                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       793402                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       793402                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       793402                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       793402                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       793402                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       793402                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1638967                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1638967                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1638967                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1638967                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1638967                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1638967                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44077.888889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44077.888889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44077.888889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44077.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44077.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44077.888889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       683344                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       683344                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       683344                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       683344                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       683344                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       683344                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        42709                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        42709                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        42709                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        42709                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        42709                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        42709                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3437                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148166452                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3693                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40120.891416                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.304081                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.695919                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.841032                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.158968                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1066365                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1066365                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       727049                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        727049                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1759                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1756                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1756                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1793414                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1793414                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1793414                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1793414                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7071                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7071                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7071                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7071                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7071                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7071                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    186186880                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    186186880                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    186186880                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    186186880                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    186186880                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    186186880                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1073436                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1073436                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       727049                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       727049                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1800485                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1800485                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1800485                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1800485                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006587                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006587                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003927                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003927                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003927                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003927                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26331.053599                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26331.053599                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26331.053599                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26331.053599                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26331.053599                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26331.053599                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          946                       # number of writebacks
system.cpu2.dcache.writebacks::total              946                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3634                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3634                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3634                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3634                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3634                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3437                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3437                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3437                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3437                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3437                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3437                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     52388892                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     52388892                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     52388892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     52388892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     52388892                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     52388892                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003202                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003202                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001909                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001909                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15242.622054                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15242.622054                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15242.622054                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15242.622054                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15242.622054                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15242.622054                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.965944                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999857905                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2015842.550403                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.965944                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794817                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1703629                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1703629                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1703629                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1703629                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1703629                       # number of overall hits
system.cpu3.icache.overall_hits::total        1703629                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       715823                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       715823                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       715823                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       715823                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       715823                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       715823                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1703644                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1703644                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1703644                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1703644                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1703644                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1703644                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47721.533333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47721.533333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47721.533333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47721.533333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47721.533333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47721.533333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       591305                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       591305                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       591305                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       591305                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       591305                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       591305                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        45485                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        45485                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        45485                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        45485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        45485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        45485                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5443                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157475328                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5699                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27632.098263                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.978558                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.021442                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882729                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117271                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1057660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1057660                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       727605                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        727605                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1773                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1688                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1688                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1785265                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1785265                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1785265                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1785265                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13958                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13958                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          357                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14315                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14315                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14315                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14315                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    449592264                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    449592264                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16650798                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16650798                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    466243062                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    466243062                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    466243062                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    466243062                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1071618                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1071618                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       727962                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       727962                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1688                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1799580                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1799580                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1799580                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1799580                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013025                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013025                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000490                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007955                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007955                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007955                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007955                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32210.364236                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32210.364236                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 46640.890756                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46640.890756                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32570.245337                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32570.245337                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32570.245337                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32570.245337                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2430                       # number of writebacks
system.cpu3.dcache.writebacks::total             2430                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8517                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8517                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          355                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          355                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8872                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8872                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8872                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8872                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5441                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5441                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5443                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5443                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5443                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5443                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     86850654                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     86850654                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        86062                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        86062                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     86936716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     86936716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     86936716                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     86936716                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005077                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005077                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003025                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003025                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003025                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003025                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15962.259511                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15962.259511                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        43031                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        43031                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15972.205769                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15972.205769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15972.205769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15972.205769                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
