{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704812197062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704812197063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  9 23:56:36 2024 " "Processing started: Tue Jan  9 23:56:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704812197063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812197063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosii -c niosii_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosii -c niosii_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812197063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704812197595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704812197595 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosii_top.qsys " "Elaborating Platform Designer system entity \"niosii_top.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812204507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:47 Progress: Loading Cyclone_V_NIOS_II/niosii_top.qsys " "2024.01.09.23:56:47 Progress: Loading Cyclone_V_NIOS_II/niosii_top.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812207212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:47 Progress: Reading input file " "2024.01.09.23:56:47 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812207987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Adding clock \[altera_clock_bridge 22.1\] " "2024.01.09.23:56:48 Progress: Adding clock \[altera_clock_bridge 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Parameterizing module clock " "2024.01.09.23:56:48 Progress: Parameterizing module clock" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 22.1\] " "2024.01.09.23:56:48 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Parameterizing module jtag_uart_0 " "2024.01.09.23:56:48 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 22.1\] " "2024.01.09.23:56:48 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Parameterizing module nios2_gen2_0 " "2024.01.09.23:56:48 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 22.1\] " "2024.01.09.23:56:48 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Parameterizing module onchip_memory2_0 " "2024.01.09.23:56:48 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Adding pio_0 \[altera_avalon_pio 22.1\] " "2024.01.09.23:56:48 Progress: Adding pio_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Parameterizing module pio_0 " "2024.01.09.23:56:48 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Adding reset \[altera_reset_bridge 22.1\] " "2024.01.09.23:56:48 Progress: Adding reset \[altera_reset_bridge 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Parameterizing module reset " "2024.01.09.23:56:48 Progress: Parameterizing module reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Building connections " "2024.01.09.23:56:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Parameterizing connections " "2024.01.09.23:56:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:48 Progress: Validating " "2024.01.09.23:56:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812208707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.09.23:56:49 Progress: Done reading input file " "2024.01.09.23:56:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812209776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Niosii_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812211020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosii_top: Generating niosii_top \"niosii_top\" for QUARTUS_SYNTH " "Niosii_top: Generating niosii_top \"niosii_top\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812211589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'niosii_top_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'niosii_top_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812217148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_top_jtag_uart_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0002_jtag_uart_0_gen//niosii_top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosii_top_jtag_uart_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0002_jtag_uart_0_gen//niosii_top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812217148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'niosii_top_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'niosii_top_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812217380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"niosii_top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"niosii_top\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812217396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"niosii_top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"niosii_top\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812218464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'niosii_top_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'niosii_top_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812218470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_top_onchip_memory2_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0003_onchip_memory2_0_gen//niosii_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=niosii_top_onchip_memory2_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0003_onchip_memory2_0_gen//niosii_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812218471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'niosii_top_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'niosii_top_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812218724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"niosii_top\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"niosii_top\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812218742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'niosii_top_pio_0' " "Pio_0: Starting RTL generation for module 'niosii_top_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812218750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_top_pio_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0004_pio_0_gen//niosii_top_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=niosii_top_pio_0 --dir=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0004_pio_0_gen//niosii_top_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812218751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'niosii_top_pio_0' " "Pio_0: Done RTL generation for module 'niosii_top_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812218916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"niosii_top\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"niosii_top\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812218920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812223454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812224025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812224576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812225139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosii_top\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosii_top\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812228221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosii_top\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosii_top\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812228229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosii_top\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosii_top\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812228235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosii_top_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812228256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosii_top_nios2_gen2_0_cpu --dir=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0007_cpu_gen//niosii_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=niosii_top_nios2_gen2_0_cpu --dir=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/jongh/AppData/Local/Temp/alt9731_3762703734181308208.dir/0007_cpu_gen//niosii_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812228257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.09 23:57:08 (*) Starting Nios II generation " "Cpu: # 2024.01.09 23:57:08 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.09 23:57:08 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.01.09 23:57:08 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.09 23:57:08 (*)   Creating all objects for CPU " "Cpu: # 2024.01.09 23:57:08 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.09 23:57:09 (*)   Generating RTL from CPU objects " "Cpu: # 2024.01.09 23:57:09 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.09 23:57:09 (*)   Creating plain-text RTL " "Cpu: # 2024.01.09 23:57:09 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.01.09 23:57:09 (*) Done Nios II generation " "Cpu: # 2024.01.09 23:57:09 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosii_top_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'niosii_top_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/ip/niosii_top/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/ip/niosii_top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812229713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812230794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812230799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Niosii_top: Done \"niosii_top\" with 22 modules, 35 files " "Niosii_top: Done \"niosii_top\" with 22 modules, 35 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812230799 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosii_top.qsys " "Finished elaborating Platform Designer system entity \"niosii_top.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812231671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/niosii_top.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/niosii_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top " "Found entity 1: niosii_top" {  } { { "niosii_top/synthesis/niosii_top.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosii_top/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosii_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_irq_mapper " "Found entity 1: niosii_top_irq_mapper" {  } { { "niosii_top/synthesis/submodules/niosii_top_irq_mapper.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_mm_interconnect_0 " "Found entity 1: niosii_top_mm_interconnect_0" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosii_top_mm_interconnect_0_avalon_st_adapter" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_mm_interconnect_0_rsp_mux " "Found entity 1: niosii_top_mm_interconnect_0_rsp_mux" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231846 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_mm_interconnect_0_rsp_demux " "Found entity 1: niosii_top_mm_interconnect_0_rsp_demux" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_mm_interconnect_0_cmd_mux " "Found entity 1: niosii_top_mm_interconnect_0_cmd_mux" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_mm_interconnect_0_cmd_demux " "Found entity 1: niosii_top_mm_interconnect_0_cmd_demux" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_top_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_top_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704812231878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_top_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_top_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704812231878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosii_top_mm_interconnect_0_router_002_default_decode" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231878 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_top_mm_interconnect_0_router_002 " "Found entity 2: niosii_top_mm_interconnect_0_router_002" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_top_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_top_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704812231892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_top_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_top_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704812231892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_mm_interconnect_0_router_default_decode " "Found entity 1: niosii_top_mm_interconnect_0_router_default_decode" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231893 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_top_mm_interconnect_0_router " "Found entity 2: niosii_top_mm_interconnect_0_router" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosii_top/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosii_top/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosii_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosii_top/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosii_top/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosii_top/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_pio_0 " "Found entity 1: niosii_top_pio_0" {  } { { "niosii_top/synthesis/submodules/niosii_top_pio_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_onchip_memory2_0 " "Found entity 1: niosii_top_onchip_memory2_0" {  } { { "niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_nios2_gen2_0 " "Found entity 1: niosii_top_nios2_gen2_0" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosii_top_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_top_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosii_top_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_top_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosii_top_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_top_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosii_top_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_top_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosii_top_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosii_top_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosii_top_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosii_top_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosii_top_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosii_top_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosii_top_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosii_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosii_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosii_top_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosii_top_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosii_top_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosii_top_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosii_top_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosii_top_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosii_top_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosii_top_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosii_top_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosii_top_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosii_top_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosii_top_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosii_top_nios2_gen2_0_cpu " "Found entity 21: niosii_top_nios2_gen2_0_cpu" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosii_top_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812231995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812231995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosii_top_nios2_gen2_0_cpu_test_bench" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosii_top_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosii_top_jtag_uart_0_sim_scfifo_w" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232027 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosii_top_jtag_uart_0_scfifo_w " "Found entity 2: niosii_top_jtag_uart_0_scfifo_w" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232027 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosii_top_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosii_top_jtag_uart_0_sim_scfifo_r" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232027 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosii_top_jtag_uart_0_scfifo_r " "Found entity 4: niosii_top_jtag_uart_0_scfifo_r" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232027 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosii_top_jtag_uart_0 " "Found entity 5: niosii_top_jtag_uart_0" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232027 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/niosii_top.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/niosii_top.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/niosii_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/niosii_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232038 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_avalon_sc_fifo.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232048 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_arbitrator.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232049 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_burst_uncompressor.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232058 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_master_agent.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232066 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_master_translator.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232075 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_slave_agent.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232081 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_slave_translator.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232092 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_reset_controller.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232102 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_reset_synchronizer.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232103 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_irq_mapper.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_irq_mapper.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232105 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_jtag_uart_0.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232113 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232126 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232128 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232129 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232131 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232139 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_router.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232150 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_router_002.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232151 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232152 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232161 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232162 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232169 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232171 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232179 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232189 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232200 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_onchip_memory2_0.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232201 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_pio_0.v C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_pio_0.v " "File \"c:/users/jongh/documents/repo/cyclone_v_nios_ii/db/ip/niosii_top/submodules/niosii_top_pio_0.v\" is a duplicate of already analyzed file \"C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_pio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1704812232202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii_top/submodules/niosii_top_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/niosii_top/submodules/niosii_top_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704812232266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top niosii_top:u0 " "Elaborating entity \"niosii_top\" for hierarchy \"niosii_top:u0\"" {  } { { "DE0_CV.v" "u0" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_jtag_uart_0 niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosii_top_jtag_uart_0\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\"" {  } { { "niosii_top/synthesis/niosii_top.v" "jtag_uart_0" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_jtag_uart_0_scfifo_w niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w " "Elaborating entity \"niosii_top_jtag_uart_0_scfifo_w\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "the_niosii_top_jtag_uart_0_scfifo_w" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "wfifo" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232441 ""}  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704812232441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812232623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812232623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_w:the_niosii_top_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_jtag_uart_0_scfifo_r niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_r:the_niosii_top_jtag_uart_0_scfifo_r " "Elaborating entity \"niosii_top_jtag_uart_0_scfifo_r\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|niosii_top_jtag_uart_0_scfifo_r:the_niosii_top_jtag_uart_0_scfifo_r\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "the_niosii_top_jtag_uart_0_scfifo_r" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "niosii_top_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812232847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812232848 ""}  } { { "niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704812232848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosii_top:u0\|niosii_top_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosii_top_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0 niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosii_top_nios2_gen2_0\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\"" {  } { { "niosii_top/synthesis/niosii_top.v" "nios2_gen2_0" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0.v" "cpu" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_test_bench niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_test_bench:the_niosii_top_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_test_bench:the_niosii_top_nios2_gen2_0_cpu_test_bench\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_register_bank_a_module niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "niosii_top_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233497 ""}  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704812233497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812233535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812233535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_a_module:niosii_top_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_register_bank_b_module niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_b_module:niosii_top_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_register_bank_b_module:niosii_top_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "niosii_top_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_debug niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_debug:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233616 ""}  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704812233616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_break niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_break:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_xbrk niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_dbrk niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_itrace niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_td_mode niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosii_top_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosii_top_nios2_gen2_0_cpu_nios2_oci_td_mode:niosii_top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "niosii_top_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo\|niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_pib niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_pib:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_oci_im niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_oci_im:the_niosii_top_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_avalon_reg niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_top_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosii_top_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_nios2_ocimem niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "niosii_top_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233827 ""}  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704812233827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812233865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812233865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_nios2_ocimem:the_niosii_top_nios2_gen2_0_cpu_nios2_ocimem\|niosii_top_nios2_gen2_0_cpu_ociram_sp_ram_module:niosii_top_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" "the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_debug_slave_tck niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_top_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_top_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_top_nios2_gen2_0_cpu_debug_slave_tck:the_niosii_top_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosii_top_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosii_top_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosii_top_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812233941 ""}  } { { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704812233941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233942 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosii_top:u0\|niosii_top_nios2_gen2_0:nios2_gen2_0\|niosii_top_nios2_gen2_0_cpu:cpu\|niosii_top_nios2_gen2_0_cpu_nios2_oci:the_niosii_top_nios2_gen2_0_cpu_nios2_oci\|niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosii_top_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosii_top_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_onchip_memory2_0 niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosii_top_onchip_memory2_0\" for hierarchy \"niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\"" {  } { { "niosii_top/synthesis/niosii_top.v" "onchip_memory2_0" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812233969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosii_top_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosii_top_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12288 " "Parameter \"maximum_depth\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704812234034 ""}  } { { "niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704812234034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpn1 " "Found entity 1: altsyncram_jpn1" {  } { { "db/altsyncram_jpn1.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/altsyncram_jpn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812234076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812234076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpn1 niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jpn1:auto_generated " "Elaborating entity \"altsyncram_jpn1\" for hierarchy \"niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jpn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812234328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812234328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jpn1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jpn1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_jpn1.tdf" "decode3" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/altsyncram_jpn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812234371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812234371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jpn1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"niosii_top:u0\|niosii_top_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_jpn1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_jpn1.tdf" "mux2" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/altsyncram_jpn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_pio_0 niosii_top:u0\|niosii_top_pio_0:pio_0 " "Elaborating entity \"niosii_top_pio_0\" for hierarchy \"niosii_top:u0\|niosii_top_pio_0:pio_0\"" {  } { { "niosii_top/synthesis/niosii_top.v" "pio_0" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0 niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosii_top_mm_interconnect_0\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosii_top/synthesis/niosii_top.v" "mm_interconnect_0" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosii_top/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_router niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_router:router " "Elaborating entity \"niosii_top_mm_interconnect_0_router\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_router:router\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "router" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_router_default_decode niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_router:router\|niosii_top_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"niosii_top_mm_interconnect_0_router_default_decode\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_router:router\|niosii_top_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_router_002 niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"niosii_top_mm_interconnect_0_router_002\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_router_002:router_002\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "router_002" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_router_002_default_decode niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_router_002:router_002\|niosii_top_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"niosii_top_mm_interconnect_0_router_002_default_decode\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_router_002:router_002\|niosii_top_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_cmd_demux niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"niosii_top_mm_interconnect_0_cmd_demux\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_cmd_mux niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"niosii_top_mm_interconnect_0_cmd_mux\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_rsp_demux niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"niosii_top_mm_interconnect_0_rsp_demux\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_rsp_mux niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"niosii_top_mm_interconnect_0_rsp_mux\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_avalon_st_adapter niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosii_top_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0 niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosii_top:u0\|niosii_top_mm_interconnect_0:mm_interconnect_0\|niosii_top_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|niosii_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/niosii_top_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosii_top_irq_mapper niosii_top:u0\|niosii_top_irq_mapper:irq_mapper " "Elaborating entity \"niosii_top_irq_mapper\" for hierarchy \"niosii_top:u0\|niosii_top_irq_mapper:irq_mapper\"" {  } { { "niosii_top/synthesis/niosii_top.v" "irq_mapper" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosii_top:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosii_top:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosii_top/synthesis/niosii_top.v" "rst_controller" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/niosii_top.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosii_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosii_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosii_top:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosii_top/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/niosii_top/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812234970 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704812235689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.09.23:57:18 Progress: Loading slda637458e/alt_sld_fab_wrapper_hw.tcl " "2024.01.09.23:57:18 Progress: Loading slda637458e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812238481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812240857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812240961 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812244825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812244911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812244998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812245100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812245104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812245105 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704812245776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda637458e/alt_sld_fab.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/ip/slda637458e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812245961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812245961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812246033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812246033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812246044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812246044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812246098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812246098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812246171 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812246171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812246171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704812246228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812246228 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704812248094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812248860 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704812249692 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812249852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/output_files/niosii_top.map.smsg " "Generated suppressed messages file C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/output_files/niosii_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812250257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704812251020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704812251020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[0\] " "No output dependent on input pin \"LED\[0\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[1\] " "No output dependent on input pin \"LED\[1\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[2\] " "No output dependent on input pin \"LED\[2\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[3\] " "No output dependent on input pin \"LED\[3\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[4\] " "No output dependent on input pin \"LED\[4\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[5\] " "No output dependent on input pin \"LED\[5\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[6\] " "No output dependent on input pin \"LED\[6\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[7\] " "No output dependent on input pin \"LED\[7\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[8\] " "No output dependent on input pin \"LED\[8\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LED\[9\] " "No output dependent on input pin \"LED\[9\]\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/jongh/Documents/repo/Cyclone_V_NIOS_II/DE0_CV.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704812251186 "|DE0_CV|LED[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704812251186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1831 " "Implemented 1831 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704812251191 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704812251191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1634 " "Implemented 1634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704812251191 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704812251191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704812251191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704812251242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  9 23:57:31 2024 " "Processing ended: Tue Jan  9 23:57:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704812251242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704812251242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704812251242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704812251242 ""}
