// Seed: 3344304036
module module_0;
  reg id_1 = 1'd0;
  assign id_1 = 1'h0;
  always_comb if (id_1) id_1 <= 1'b0;
  wire id_2, id_3;
  generate
  endgenerate
  initial id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @* $display(id_3, 1, id_2, id_3, id_3, 1'b0);
  wire id_4;
  wire id_5;
  wor  id_6;
  nand primCall (id_1, id_2, id_3, id_4, id_5, id_6, id_7);
  always if (1) $display(1'b0);
  assign id_6 = 1;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
