eagle_s20
13 2652 3655 25727 331199 0 4
0.448 -1.108 TOP_Simple_RMII_L2_SWITCH eagle_s20 BG256 Detail 11 10
clock: phy0_ref_clk
13 18250 364 4
Setup check
23 3
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
23 5.320000 1890 3
Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
25 5.320000 23.336000 18.016000 11 13
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin_al_u7397.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3_al_u7398.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7_al_u7399.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u11_al_u7400.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.a[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
75 5.443000 23.336000 17.893000 11 14
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin_al_u7397.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3_al_u7398.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[5] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_5.a[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13
127 5.450000 23.336000 17.886000 11 14
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/ucin_al_u7397.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u3_al_u7398.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub1/u7_al_u7399.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_r[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_7.a[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[0]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt2_13.fci


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2
179 7.799000 291 3
Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2
181 7.799000 23.443000 15.644000 8 8
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.b[1]

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2
221 9.423000 23.443000 14.020000 8 8
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.a[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b2|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b1.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[1] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b0.c[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[0] PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.b[1]

Timing path: PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2
PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2
261 10.279000 23.443000 13.164000 10 10
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_gray_sync[13] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.b[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b10.d[0]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8.b[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[9] PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b6.d[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[7] _al_u1993|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b5.e[1]
PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_sync[4] PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b5.e[1]
_al_u2741_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b5.d[0]
_al_u2742_o PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b6|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7.a[0]
_al_u2743_o PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.e[1]


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
305 9.623000 1850 3
Timing path: PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
307 9.623000 23.255000 13.632000 7 9
PHY_RX_INTERFACE[0]$phy_rx/STATE_reg[0] _al_u1951|mac_dec/vec_sync_afull/reg1_b0.c[1]
frame_fifo_rx_fifo_wren[0] _al_u2068|_al_u2074.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/ucin_al_u7337.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr_next[2] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7345.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7346.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7347.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7348.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
349 9.632000 23.255000 13.623000 8 9
PHY_RX_INTERFACE[0]$phy_rx/STATE_reg[0] _al_u1951|mac_dec/vec_sync_afull/reg1_b0.c[1]
frame_fifo_rx_fifo_wren[0] _al_u2068|_al_u2074.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/ucin_al_u7337.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/u3_al_u7338.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr_next[6] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7346.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7347.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7348.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13
391 9.716000 23.255000 13.539000 8 9
PHY_RX_INTERFACE[0]$phy_rx/STATE_reg[0] _al_u1951|mac_dec/vec_sync_afull/reg1_b0.c[1]
frame_fifo_rx_fifo_wren[0] _al_u2068|_al_u2074.e[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/ucin_al_u7337.e[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/u3_al_u7338.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[0]$frame_fifo_rx/add0/u7_al_u7339.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr_next[9] PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7347.a[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7348.fci
PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci



Hold check
433 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
435 0.383000 22 3
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b6.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b6.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
437 0.383000 3.576000 3.959000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[7] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[7]

Timing path: _al_u2066|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
_al_u2066|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b12.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
463 0.463000 3.576000 4.039000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[12] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12]

Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b4|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b9.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
489 0.517000 3.576000 4.093000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[4] PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[4]


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8
515 0.466000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b11.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8
517 0.466000 3.343000 3.809000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[8] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.mi[0]


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12
543 0.493000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12
545 0.493000 3.450000 3.943000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[0] PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b12.mi[1]



Recovery check
571 2
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
573 17.045000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
575 17.045000 23.121000 6.076000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
601 17.838000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
603 17.838000 23.202000 5.364000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
629 2
Endpoint: PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
631 1.204000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk->PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk
PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
633 1.204000 3.626000 4.830000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
659 1.782000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2752.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
661 1.782000 3.707000 5.489000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: phy1_ref_clk
687 17582 364 4
Setup check
697 3
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5
697 5.623000 320 3
Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5
PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5
699 5.623000 23.336000 17.713000 10 12
PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0] _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1]
frame_fifo_rx_fifo_wren[1] _al_u2187|_al_u2088.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7352.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[0]
_al_u2637_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.a[1]
_al_u2638_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b8.e[0]
_al_u2639_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b3.d[1]
_al_u2643_o PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[0]
_al_u2644_o PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[1]

Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5
747 5.821000 23.336000 17.515000 10 12
PHY_RX_INTERFACE[1]$phy_rx/STATE_reg[1] _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.b[1]
frame_fifo_rx_fifo_wren[1] _al_u2187|_al_u2088.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7352.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[0]
_al_u2637_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.a[1]
_al_u2638_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b8.e[0]
_al_u2639_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b3.d[1]
_al_u2643_o PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[0]
_al_u2644_o PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[1]

Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5
795 5.903000 23.336000 17.433000 10 12
PHY_RX_INTERFACE[1]$phy_rx/STATE_reg[0] _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.c[1]
frame_fifo_rx_fifo_wren[1] _al_u2187|_al_u2088.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7352.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[0]
_al_u2637_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.a[1]
_al_u2638_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b8.e[0]
_al_u2639_o PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b3.d[1]
_al_u2643_o PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[0]
_al_u2644_o PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5.a[1]


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
843 7.063000 1850 3
Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
845 7.063000 23.336000 16.273000 7 9
PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0] _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1]
frame_fifo_rx_fifo_wren[1] _al_u2187|_al_u2088.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.a[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[10] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
887 7.070000 23.336000 16.266000 6 11
PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0] _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1]
frame_fifo_rx_fifo_wren[1] _al_u2187|_al_u2088.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7357.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_1.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13
933 7.095000 23.336000 16.241000 8 9
PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0] _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1]
frame_fifo_rx_fifo_wren[1] _al_u2187|_al_u2088.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.a[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
975 7.095000 1850 3
Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
977 7.095000 23.336000 16.241000 8 9
PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0] _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1]
frame_fifo_rx_fifo_wren[1] _al_u2187|_al_u2088.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[7] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.a[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
1019 7.162000 23.336000 16.174000 8 9
PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0] _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1]
frame_fifo_rx_fifo_wren[1] _al_u2187|_al_u2088.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[6] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7358.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13
1061 7.162000 23.336000 16.174000 8 9
PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0] _al_u1961|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.a[1]
frame_fifo_rx_fifo_wren[1] _al_u2187|_al_u2088.d[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7349.e[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7350.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7351.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[8] PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7359.b[0]
PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7360.fci
PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci



Hold check
1103 3
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
1105 0.209000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
1107 0.209000 3.817000 4.026000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6
1133 0.347000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6
1135 0.347000 3.450000 3.797000 1 1
PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[6] PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.mi[0]


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg
1161 0.359000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg
1163 0.359000 3.450000 3.809000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[13] PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.mi[1]



Recovery check
1189 2
Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1191 18.051000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1193 18.051000 23.202000 5.151000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1219 18.277000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1221 18.277000 23.202000 4.925000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
1247 2
Endpoint: PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1249 0.813000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1251 0.813000 3.626000 4.439000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1277 1.024000 1 1
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk->PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg.clk
PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1279 1.024000 3.626000 4.650000 1 1
PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: phy2_ref_clk
1305 17944 366 4
Setup check
1315 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1315 7.877000 1850 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1317 7.877000 23.336000 15.459000 10 14
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] _al_u2734|_al_u1966.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1369 7.939000 23.336000 15.397000 10 12
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] _al_u2734|_al_u1966.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7371.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7372.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13
1417 8.170000 23.336000 15.166000 9 14
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] _al_u2734|_al_u1966.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_1.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1469 7.877000 1850 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1471 7.877000 23.336000 15.459000 10 14
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] _al_u2734|_al_u1966.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1523 8.086000 23.336000 15.250000 10 12
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] _al_u2734|_al_u1966.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7371.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7372.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13
1571 8.173000 23.336000 15.163000 10 13
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b2.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.e[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8] _al_u2734|_al_u1966.d[0]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2] PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7369.e[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7370.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7371.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[8] PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4
1621 9.916000 291 3
Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4
PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4
1623 9.916000 23.336000 13.420000 12 14
PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1] _al_u2249|_al_u2248.a[0]
_al_u2248_o _al_u2249|_al_u2248.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7421.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7422.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7423.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7424.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b13.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n30 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.e[1]
_al_u2808_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.d[0]
_al_u2809_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg4_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b8.a[0]
_al_u2810_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.a[0]
_al_u2811_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.d[1]
_al_u2812_o PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.a[0]
_al_u2813_o PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.d[1]

Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4
PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4
1675 9.946000 23.336000 13.390000 12 14
PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[0] _al_u2249|_al_u2248.b[0]
_al_u2248_o _al_u2249|_al_u2248.a[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7421.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7422.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7423.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7424.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b13.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n30 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.e[1]
_al_u2808_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.d[0]
_al_u2809_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg4_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b8.a[0]
_al_u2810_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.a[0]
_al_u2811_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.d[1]
_al_u2812_o PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.a[0]
_al_u2813_o PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.d[1]

Timing path: PHY_TX_INTERFACE[2]$phy_tx/reg3_b2.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4
PHY_TX_INTERFACE[2]$phy_tx/reg3_b2.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4
1727 10.062000 23.336000 13.274000 12 14
PHY_TX_INTERFACE[2]$phy_tx/STATE_reg[2] _al_u2816|_al_u2192.a[0]
PHY_TX_INTERFACE[2]$phy_tx/sel2/B0 _al_u2249|_al_u2248.d[1]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0] PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7421.e[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7422.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7423.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7424.fci
PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[13] PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b13.b[0]
PHY_TX_INTERFACE[2]$frame_fifo_tx/n30 PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.e[1]
_al_u2808_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b10.d[0]
_al_u2809_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg4_b7|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b8.a[0]
_al_u2810_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.a[0]
_al_u2811_o PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b7.d[1]
_al_u2812_o PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.a[0]
_al_u2813_o PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b4.d[1]



Hold check
1779 3
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3
1781 0.347000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3
1783 0.347000 3.450000 3.797000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/temp1[4] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.mi[1]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6
1809 0.359000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b6.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b6.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6
1811 0.359000 3.450000 3.809000 1 1
PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/temp1[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b6.mi[0]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
1837 0.425000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
1839 0.425000 3.817000 4.242000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta



Recovery check
1865 2
Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1867 17.439000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1869 17.439000 23.121000 5.682000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1895 18.280000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1897 18.280000 23.202000 4.922000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Removal check
1923 2
Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1925 0.807000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
1927 0.807000 3.626000 4.433000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1953 1.423000 1 1
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk->PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2321.clk
PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
1955 1.423000 3.707000 5.130000 1 1
PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb




clock: phy3_ref_clk
1981 18486 366 4
Setup check
1991 3
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
1991 7.715000 1881 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
1993 7.715000 24.042000 16.327000 10 14
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] _al_u1864|_al_u2046.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[5] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2045 7.729000 24.042000 16.313000 10 14
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] _al_u1864|_al_u2046.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13
2097 7.729000 24.042000 16.313000 10 14
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] _al_u1864|_al_u2046.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2] PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u2|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u1.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c5 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u5.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c9 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u9.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c11 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u11.fci
PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.a[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg
2149 8.776000 577 3
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg
2151 8.776000 24.042000 15.266000 9 9
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] _al_u1864|_al_u2046.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2] _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.d[0]
_al_u2845_o _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.a[1]
_al_u2846_o PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.d[1]

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg
2193 8.776000 24.042000 15.266000 9 9
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[12] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.a[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] _al_u1864|_al_u2046.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2] _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.d[0]
_al_u2845_o _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.a[1]
_al_u2846_o PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.d[0]

Timing path: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg
2235 8.822000 24.042000 15.220000 9 9
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.b[1]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[8] _al_u1864|_al_u2046.c[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b2.d[0]
PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[2] _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.d[0]
_al_u2845_o _al_u2846|PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b2.a[1]
_al_u2846_o PHY_TX_INTERFACE[3]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[3]$frame_fifo_tx/empty_flag_reg.d[1]


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4
2277 10.066000 279 3
Timing path: PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4
PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4
2279 10.066000 24.042000 13.976000 11 13
PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[1] _al_u1981|mac_dec/vec_sync_afull/reg1_b3.c[1]
frame_fifo_rx_fifo_wren[3] _al_u2128|_al_u2134.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7373.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7374.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7375.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7376.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b13.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n16 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.b[1]
_al_u2700_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.a[0]
_al_u2701_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.a[0]
_al_u2702_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.a[0]
_al_u2703_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.d[1]
_al_u2704_o PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.b[1]

Timing path: PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4
PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4
2329 10.244000 24.042000 13.798000 11 13
PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[0] _al_u1981|mac_dec/vec_sync_afull/reg1_b3.b[1]
frame_fifo_rx_fifo_wren[3] _al_u2128|_al_u2134.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7373.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7374.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7375.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7376.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b13.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n16 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.b[1]
_al_u2700_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.a[0]
_al_u2701_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.a[0]
_al_u2702_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.a[0]
_al_u2703_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.d[1]
_al_u2704_o PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.b[1]

Timing path: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4
2379 10.323000 24.042000 13.719000 11 13
PHY_RX_INTERFACE[3]$phy_rx/STATE_reg[1] _al_u1981|mac_dec/vec_sync_afull/reg1_b3.a[1]
frame_fifo_rx_fifo_wren[3] _al_u2128|_al_u2134.a[1]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0] PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7373.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7374.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7375.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7376.fci
PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[13] PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b13.e[0]
PHY_RX_INTERFACE[3]$frame_fifo_rx/n16 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.b[1]
_al_u2700_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.a[0]
_al_u2701_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.a[0]
_al_u2702_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.a[0]
_al_u2703_o PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6.d[1]
_al_u2704_o PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b4.b[1]



Hold check
2429 3
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
2431 0.330000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000
2433 0.330000 4.497000 4.827000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8
2459 0.347000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b8.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b8.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8
2461 0.347000 4.130000 4.477000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[8] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8.mi[0]


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3
2487 0.454000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3
PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3
2489 0.454000 4.023000 4.477000 1 1
PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[3] PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b3.mi[0]



Recovery check
2515 2
Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2517 17.804000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2519 17.804000 23.908000 6.104000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2545 18.218000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2547 18.218000 23.908000 5.690000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb



Removal check
2573 2
Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2575 0.867000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
2577 0.867000 4.306000 5.173000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2603 1.240000 1 1
Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk->PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2855.clk
PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000
2605 1.240000 4.306000 5.546000 1 1
PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta




clock: raw_clock
2631 0 0 0

clock: pll_impl/pll_inst.clkc[0]
2642 258829 24191 5
Setup check
2652 3
Endpoint: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
2652 0.448000 293 3
Timing path: PHY_RX_INTERFACE[1]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg3_b5.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
PHY_RX_INTERFACE[1]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg3_b5.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
2654 0.448000 11.755000 11.307000 5 5
frame_fifo_rx_empty_flag[1] _al_u3132|_al_u2874.a[0]
_al_u2874_o _al_u2875|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_1/reg0_b2.b[1]
_al_u2875_o _al_u2876|mac_dec/reg3_b2.a[1]
mac_dec/sel4/B0 _al_u2551|packet_fifo_mac_b_fifo/reg1_b0.b[0]
packet_fifo_mac_b_fifo/n1 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.wea

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg3_b8.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
PHY_RX_INTERFACE[2]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg3_b8.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
2688 0.470000 11.755000 11.285000 5 5
frame_fifo_rx_empty_flag[2] _al_u3132|_al_u2874.b[0]
_al_u2874_o _al_u2875|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_1/reg0_b2.b[1]
_al_u2875_o _al_u2876|mac_dec/reg3_b2.a[1]
mac_dec/sel4/B0 _al_u2551|packet_fifo_mac_b_fifo/reg1_b0.b[0]
packet_fifo_mac_b_fifo/n1 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.wea

Timing path: PHY_RX_INTERFACE[3]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg3_b5.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
PHY_RX_INTERFACE[3]$frame_fifo_rx/empty_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg3_b5.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000
2722 0.526000 11.755000 11.229000 5 5
frame_fifo_rx_empty_flag[3] _al_u3132|_al_u2874.c[0]
_al_u2874_o _al_u2875|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_1/reg0_b2.b[1]
_al_u2875_o _al_u2876|mac_dec/reg3_b2.a[1]
mac_dec/sel4/B0 _al_u2551|packet_fifo_mac_b_fifo/reg1_b0.b[0]
packet_fifo_mac_b_fifo/n1 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.wea


Endpoint: mac_switch/reg0_b2
2756 0.583000 349 3
Timing path: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb->mac_switch/reg0_b2
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb
mac_switch/reg0_b2
2758 0.583000 11.889000 11.306000 5 5
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000 _al_u2225.a[1]
_al_u2225_o _al_u2226|_al_u2438.b[1]
_al_u2226_o _al_u2234.a[1]
_al_u2234_o _al_u3295|_al_u3296.c[0]
_al_u3296_o mac_switch/reg0_b2.a[1]

Timing path: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb->mac_switch/reg0_b2
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb
mac_switch/reg0_b2
2792 0.583000 11.889000 11.306000 5 5
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000 _al_u2225.a[1]
_al_u2225_o _al_u2226|_al_u2438.b[1]
_al_u2226_o _al_u2234.a[0]
_al_u2234_o _al_u3295|_al_u3296.c[0]
_al_u3296_o mac_switch/reg0_b2.a[1]

Timing path: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb->mac_switch/reg0_b2
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb
mac_switch/reg0_b2
2826 0.583000 11.889000 11.306000 5 5
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000 _al_u2225.a[1]
_al_u2225_o _al_u2226|_al_u2438.b[1]
_al_u2226_o _al_u2234.a[1]
_al_u2234_o _al_u3295|_al_u3296.c[0]
_al_u3296_o mac_switch/reg0_b2.a[0]


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg
2860 1.040000 168 3
Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb->PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb
PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg
2862 1.040000 11.889000 10.849000 6 6
PHY_RX_INTERFACE[2]$frame_fifo_rx/raw_EOD_out _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.a[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/n26[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b0|PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/ucin.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/c1 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b1.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/reod_next[1] _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.d[0]
_al_u2101_o PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b2.e[0]
_al_u2102_o PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.d[1]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb->PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb
PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg
2898 1.163000 11.889000 10.726000 5 5
PHY_RX_INTERFACE[2]$frame_fifo_rx/raw_EOD_out _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.a[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/n26[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b0|PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/ucin.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/reod_next[0] _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.b[0]
_al_u2101_o PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b1|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b2.e[0]
_al_u2102_o PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.d[1]

Timing path: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb->PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb
PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg
2932 1.324000 11.889000 10.565000 5 7
PHY_RX_INTERFACE[2]$frame_fifo_rx/raw_EOD_out _al_u3270|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b0.a[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/n26[0] PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b0|PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/ucin.b[1]
PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/c1 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b1.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/c3 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b3.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/add3/c5 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b6|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg5_b5.fci
PHY_RX_INTERFACE[2]$frame_fifo_rx/reod_next[6] PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b5|PHY_RX_INTERFACE[2]$frame_fifo_rx/weod_sync_impl/reg0_b6.b[0]
_al_u2103_o PHY_RX_INTERFACE[2]$frame_fifo_rx/frame_exist_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/frame_exist_reg.b[1]



Hold check
2970 3
Endpoint: PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
2972 0.052000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_16.clk->PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_16.clk
PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
2974 0.052000 2.403000 2.455000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_16 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
3000 0.057000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000
3002 0.057000 2.403000 2.460000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_14 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb


Endpoint: PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
3028 0.212000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.clk->PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_14.clk
PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000
3030 0.212000 2.403000 2.615000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_14 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb



Recovery check
3056 3
Endpoint: header_fifo/logic_fifo_3
3058 6.144000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk->header_fifo/logic_fifo_3
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk
header_fifo/logic_fifo_3
3060 6.144000 11.755000 5.611000 2 2
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5 _al_u7315|_al_u7314.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/n3 header_fifo/logic_fifo_3.rprst


Endpoint: header_fifo/logic_fifo_4
3088 6.248000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk->header_fifo/logic_fifo_4
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk
header_fifo/logic_fifo_4
3090 6.248000 11.755000 5.507000 2 2
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5 _al_u7315|_al_u7314.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/n3 header_fifo/logic_fifo_4.rprst


Endpoint: header_fifo/logic_fifo_6
3118 6.420000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk->header_fifo/logic_fifo_6
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_5.clk
header_fifo/logic_fifo_6
3120 6.420000 11.755000 5.335000 2 2
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_5 _al_u7315|_al_u7314.d[0]
PHY_RX_INTERFACE[0]$frame_fifo_rx/n3 header_fifo/logic_fifo_6.rprst



Removal check
3148 3
Endpoint: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000
3150 0.208000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000
3152 0.208000 2.212000 2.420000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000.rstb


Endpoint: packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000
3178 0.208000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk->packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk
packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000
3180 0.208000 2.212000 2.420000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_003072_000.rsta


Endpoint: PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3206 0.245000 1 1
Timing path: PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_2.clk->PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_2.clk
PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000
3208 0.245000 2.212000 2.457000 1 1
PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_2 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta



Period check
3234 7
Endpoint: header_fifo/logic_fifo_0.clkw
3238 6.699000 1 0

Endpoint: header_fifo/logic_fifo_1.clkw
3239 6.699000 1 0

Endpoint: header_fifo/logic_fifo_2.clkw
3240 6.699000 1 0

Endpoint: header_fifo/logic_fifo_3.clkw
3241 6.699000 1 0

Endpoint: header_fifo/logic_fifo_4.clkw
3242 6.699000 1 0

Endpoint: header_fifo/logic_fifo_5.clkw
3243 6.699000 1 0

Endpoint: header_fifo/logic_fifo_6.clkw
3244 6.699000 1 0



Set input delay: , and 2ns min. 
3245 27 19 1
Hold check
3254 3
Endpoint: PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
3256 -0.402000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN
3258 -0.402000 3.549000 3.147000 0 1
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6
3285 1.944000 2 2
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6
3287 1.944000 3.654000 5.598000 1 2
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.c[1]

Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6
3316 5.505000 3.654000 9.159000 2 3
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] _al_u2240|_al_u2077.c[0]
frame_fifo_rx_EOD_in[0] PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_TX_INTERFACE[0]$phy_tx/reg2_b6.d[1]


Endpoint: PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3347 3.162000 1 1
Timing path: PHY_CRS_DV[0]->PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
PHY_CRS_DV[0]
PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1
3349 3.162000 3.654000 6.816000 1 2
PHY_CRS_DV[0] PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[0] PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.d[0]




Set input delay: , and 2ns min. 
3378 27 19 1
Hold check
3387 3
Endpoint: PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
3389 -0.402000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN
3391 -0.402000 3.549000 3.147000 0 1
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3418 1.330000 1 1
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3420 1.330000 3.654000 4.984000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[0]


Endpoint: PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3449 1.388000 2 2
Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3451 1.388000 3.654000 5.042000 1 2
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.a[1]

Timing path: PHY_CRS_DV[1]->PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
PHY_CRS_DV[1]
PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1
3480 2.078000 3.654000 5.732000 2 3
PHY_CRS_DV[1] PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[1] _al_u2241|_al_u2097.e[0]
frame_fifo_rx_EOD_in[1] PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.c[1]




Set input delay: , and 2ns min. 
3511 27 19 1
Hold check
3520 3
Endpoint: PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
3522 -0.402000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN
3524 -0.402000 3.549000 3.147000 0 1
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3551 1.463000 2 2
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3553 1.463000 3.654000 5.117000 1 2
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[1]

Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3582 2.187000 3.654000 5.841000 2 3
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] _al_u2242|_al_u2117.c[0]
frame_fifo_rx_EOD_in[2] PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.a[1]


Endpoint: PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3613 1.463000 1 1
Timing path: PHY_CRS_DV[2]->PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
PHY_CRS_DV[2]
PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1
3615 1.463000 3.654000 5.117000 1 2
PHY_CRS_DV[2] PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[2] PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[0]




Set input delay: , and 2ns min. 
3644 27 19 1
Hold check
3653 3
Endpoint: PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
3655 -1.108000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN
3657 -1.108000 4.255000 3.147000 0 1
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3684 0.450000 2 2
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3686 0.450000 4.360000 4.810000 1 2
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.e[1]

Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3715 1.473000 4.360000 5.833000 2 3
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] _al_u2243|_al_u2137.d[0]
frame_fifo_rx_EOD_in[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1]


Endpoint: PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3746 0.581000 1 1
Timing path: PHY_CRS_DV[3]->PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
PHY_CRS_DV[3]
PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1
3748 0.581000 4.360000 4.941000 1 2
PHY_CRS_DV[3] PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad
PHY_CRS_DV_pad[3] PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[0]





Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (100.010MHz)         9.551ns     104.701MHz        0.491ns      4164        0.000ns
	  phy1_ref_clk (50.000MHz)                      14.377ns      69.556MHz        0.399ns       103        0.000ns
	  phy2_ref_clk (50.000MHz)                      12.123ns      82.488MHz        0.399ns       103        0.000ns
	  phy0_ref_clk (50.000MHz)                      14.680ns      68.120MHz        0.399ns       101        0.000ns
	  phy3_ref_clk (50.000MHz)                      12.285ns      81.400MHz        0.488ns       101        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

