/*
 * Generated by Bluespec Compiler, version 2023.07-33-g1c27a41e (build 1c27a41e)
 * 
 * On Sat May 11 09:54:47 EDT 2024
 * 
 */

/* Generation options: */
#ifndef __mkCacheInterface_h__
#define __mkCacheInterface_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCache32.h"
#include "mkCache.h"


/* Class declaration for the mkCacheInterface module */
class MOD_mkCacheInterface : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCache32 INST_cacheD;
  MOD_mkCache32 INST_cacheI;
  MOD_mkCache INST_cacheL2;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_owner;
  MOD_Fifo<tUInt32> INST_respD;
  MOD_Fifo<tUInt32> INST_respI;
 
 /* Constructor */
 public:
  MOD_mkCacheInterface(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_sendReqData;
  tUWide PORT_sendReqData_req;
  tUWide PORT_sendReqInstr_req;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_sendReqData;
  tUInt8 DEF_respD_i_notFull____d214;
  tUWide DEF_mainMem_dl_d_19_rv_port0__read____d242;
  tUWide DEF_mainMem_dl_d_0_rv_port1__read____d206;
  tUInt8 DEF_b__h870;
  tUInt8 DEF_mainMem_bram_serverAdapter_s1___d35;
  tUInt8 DEF_mainMem_bram_serverAdapter_cnt_3_whas____d13;
  tUInt8 DEF_mainMem_bram_serverAdapter_cnt_2_whas____d11;
  tUInt8 DEF_mainMem_bram_serverAdapter_cnt_1_whas____d10;
  tUInt8 DEF_mainMem_bram_serverAdapter_outData_ff_i_notEmpty____d4;
  tUInt8 DEF_owner_first____d234;
  tUInt8 DEF_mainMem_bram_serverAdapter_s1_5_BIT_0___d36;
 
 /* Local definitions */
 private:
  tUWide DEF_cacheD_getToMem___d229;
  tUWide DEF_cacheI_getToMem___d226;
  tUWide DEF_cacheL2_getToMem___d251;
  tUWide DEF_v__h12224;
  tUWide DEF_mainMem_dl_d_19_rv_port1__read____d53;
  tUWide DEF_mainMem_dl_d_18_rv_port1__read____d62;
  tUWide DEF_mainMem_dl_d_18_rv_port0__read____d51;
  tUWide DEF_mainMem_dl_d_17_rv_port1__read____d70;
  tUWide DEF_mainMem_dl_d_17_rv_port0__read____d60;
  tUWide DEF_mainMem_dl_d_16_rv_port1__read____d78;
  tUWide DEF_mainMem_dl_d_16_rv_port0__read____d68;
  tUWide DEF_mainMem_dl_d_15_rv_port1__read____d86;
  tUWide DEF_mainMem_dl_d_15_rv_port0__read____d76;
  tUWide DEF_mainMem_dl_d_14_rv_port1__read____d94;
  tUWide DEF_mainMem_dl_d_14_rv_port0__read____d84;
  tUWide DEF_mainMem_dl_d_13_rv_port1__read____d102;
  tUWide DEF_mainMem_dl_d_13_rv_port0__read____d92;
  tUWide DEF_mainMem_dl_d_12_rv_port1__read____d110;
  tUWide DEF_mainMem_dl_d_12_rv_port0__read____d100;
  tUWide DEF_mainMem_dl_d_11_rv_port1__read____d118;
  tUWide DEF_mainMem_dl_d_11_rv_port0__read____d108;
  tUWide DEF_mainMem_dl_d_10_rv_port1__read____d126;
  tUWide DEF_mainMem_dl_d_10_rv_port0__read____d116;
  tUWide DEF_mainMem_dl_d_9_rv_port1__read____d134;
  tUWide DEF_mainMem_dl_d_9_rv_port0__read____d124;
  tUWide DEF_mainMem_dl_d_8_rv_port1__read____d142;
  tUWide DEF_mainMem_dl_d_8_rv_port0__read____d132;
  tUWide DEF_mainMem_dl_d_7_rv_port1__read____d150;
  tUWide DEF_mainMem_dl_d_7_rv_port0__read____d140;
  tUWide DEF_mainMem_dl_d_6_rv_port1__read____d158;
  tUWide DEF_mainMem_dl_d_6_rv_port0__read____d148;
  tUWide DEF_mainMem_dl_d_5_rv_port1__read____d166;
  tUWide DEF_mainMem_dl_d_5_rv_port0__read____d156;
  tUWide DEF_mainMem_dl_d_4_rv_port1__read____d174;
  tUWide DEF_mainMem_dl_d_4_rv_port0__read____d164;
  tUWide DEF_mainMem_dl_d_3_rv_port1__read____d182;
  tUWide DEF_mainMem_dl_d_3_rv_port0__read____d172;
  tUWide DEF_mainMem_dl_d_2_rv_port1__read____d190;
  tUWide DEF_mainMem_dl_d_2_rv_port0__read____d180;
  tUWide DEF_mainMem_dl_d_1_rv_port1__read____d198;
  tUWide DEF_mainMem_dl_d_1_rv_port0__read____d188;
  tUWide DEF_mainMem_dl_d_0_rv_port0__read____d196;
  tUWide DEF_x_wget__h376;
  tUWide DEF_x_first__h261;
  tUWide DEF_v__h1445;
  tUWide DEF_x3__h12573;
  tUWide DEF_x__h12500;
  tUWide DEF_x__h11322;
  tUWide DEF_x__h11064;
  tUWide DEF_x__h10806;
  tUWide DEF_x__h10548;
  tUWide DEF_x__h10290;
  tUWide DEF_x__h10032;
  tUWide DEF_x__h9774;
  tUWide DEF_x__h9516;
  tUWide DEF_x__h9258;
  tUWide DEF_x__h9000;
  tUWide DEF_x__h8742;
  tUWide DEF_x__h8484;
  tUWide DEF_x__h8226;
  tUWide DEF_x__h7968;
  tUWide DEF_x__h7710;
  tUWide DEF_x__h7452;
  tUWide DEF_x__h7194;
  tUWide DEF_x__h6936;
  tUWide DEF_x__h6678;
  tUWide DEF_v__h12367;
  tUWide DEF_IF_mainMem_bram_serverAdapter_outData_ff_i_not_ETC___d211;
  tUWide DEF_x__h474;
  tUWide DEF__1_CONCAT_IF_mainMem_bram_serverAdapter_outData_ETC___d212;
  tUWide DEF__1_CONCAT_mainMem_dl_d_0_rv_port0__read__96_BIT_ETC___d203;
  tUWide DEF__1_CONCAT_mainMem_dl_d_1_rv_port0__read__88_BIT_ETC___d195;
  tUWide DEF__1_CONCAT_mainMem_dl_d_2_rv_port0__read__80_BIT_ETC___d187;
  tUWide DEF__1_CONCAT_mainMem_dl_d_3_rv_port0__read__72_BIT_ETC___d179;
  tUWide DEF__1_CONCAT_mainMem_dl_d_4_rv_port0__read__64_BIT_ETC___d171;
  tUWide DEF__1_CONCAT_mainMem_dl_d_5_rv_port0__read__56_BIT_ETC___d163;
  tUWide DEF__1_CONCAT_mainMem_dl_d_6_rv_port0__read__48_BIT_ETC___d155;
  tUWide DEF__1_CONCAT_mainMem_dl_d_7_rv_port0__read__40_BIT_ETC___d147;
  tUWide DEF__1_CONCAT_mainMem_dl_d_8_rv_port0__read__32_BIT_ETC___d139;
  tUWide DEF__1_CONCAT_mainMem_dl_d_9_rv_port0__read__24_BIT_ETC___d131;
  tUWide DEF__1_CONCAT_mainMem_dl_d_10_rv_port0__read__16_BI_ETC___d123;
  tUWide DEF__1_CONCAT_mainMem_dl_d_11_rv_port0__read__08_BI_ETC___d115;
  tUWide DEF__1_CONCAT_mainMem_dl_d_12_rv_port0__read__00_BI_ETC___d107;
  tUWide DEF__1_CONCAT_mainMem_dl_d_13_rv_port0__read__2_BIT_ETC___d99;
  tUWide DEF__1_CONCAT_mainMem_dl_d_14_rv_port0__read__4_BIT_ETC___d91;
  tUWide DEF__1_CONCAT_mainMem_dl_d_15_rv_port0__read__6_BIT_ETC___d83;
  tUWide DEF__1_CONCAT_mainMem_dl_d_16_rv_port0__read__8_BIT_ETC___d75;
  tUWide DEF__1_CONCAT_mainMem_dl_d_18_rv_port0__read__1_BIT_ETC___d59;
  tUWide DEF__1_CONCAT_mainMem_dl_d_17_rv_port0__read__0_BIT_ETC___d67;
  tUWide DEF__0_CONCAT_DONTCARE___d57;
 
 /* Rules */
 public:
  void RL_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_mainMem_bram_serverAdapter_overRun();
  void RL_mainMem_dl_try_move();
  void RL_mainMem_dl_try_move_1();
  void RL_mainMem_dl_try_move_2();
  void RL_mainMem_dl_try_move_3();
  void RL_mainMem_dl_try_move_4();
  void RL_mainMem_dl_try_move_5();
  void RL_mainMem_dl_try_move_6();
  void RL_mainMem_dl_try_move_7();
  void RL_mainMem_dl_try_move_8();
  void RL_mainMem_dl_try_move_9();
  void RL_mainMem_dl_try_move_10();
  void RL_mainMem_dl_try_move_11();
  void RL_mainMem_dl_try_move_12();
  void RL_mainMem_dl_try_move_13();
  void RL_mainMem_dl_try_move_14();
  void RL_mainMem_dl_try_move_15();
  void RL_mainMem_dl_try_move_16();
  void RL_mainMem_dl_try_move_17();
  void RL_mainMem_dl_try_move_18();
  void RL_mainMem_deq();
  void RL_responseD();
  void RL_responseI();
  void RL_i_to_l2();
  void RL_d_to_l2();
  void RL_l2_to_l1();
  void RL_respMem();
  void RL_sendMem();
 
 /* Methods */
 public:
  void METH_sendReqData(tUWide ARG_sendReqData_req);
  tUInt8 METH_RDY_sendReqData();
  tUInt32 METH_getRespData();
  tUInt8 METH_RDY_getRespData();
  void METH_sendReqInstr(tUWide ARG_sendReqInstr_req);
  tUInt8 METH_RDY_sendReqInstr();
  tUInt32 METH_getRespInstr();
  tUInt8 METH_RDY_getRespInstr();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCacheInterface &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCacheInterface &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCacheInterface &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkCacheInterface &backing);
};

#endif /* ifndef __mkCacheInterface_h__ */
