

================================================================
== Vivado HLS Report for 'phy_txend_request'
================================================================
* Date:           Thu Nov 19 12:13:16 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns |   0 ns   |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      -|      -|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|      -|    -|
|Register         |        -|      -|      2|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|      2|      0|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      0|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    |stop_tx    |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+-------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------+-----+-----+------------+-------------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | phy_txend_request | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | phy_txend_request | return value |
|ap_start  |  in |    1| ap_ctrl_hs | phy_txend_request | return value |
|ap_done   | out |    1| ap_ctrl_hs | phy_txend_request | return value |
|ap_idle   | out |    1| ap_ctrl_hs | phy_txend_request | return value |
|ap_ready  | out |    1| ap_ctrl_hs | phy_txend_request | return value |
+----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%stop_tx_load = load i1* @stop_tx, align 1" [fyp/PHY_TXEND_request.c:7]   --->   Operation 2 'load' 'stop_tx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "br i1 %stop_tx_load, label %._crit_edge, label %1" [fyp/PHY_TXEND_request.c:7]   --->   Operation 3 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "store i1 true, i1* @stop_tx, align 1" [fyp/PHY_TXEND_request.c:8]   --->   Operation 4 'store' <Predicate = (!stop_tx_load)> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/PHY_TXEND_request.c:9]   --->   Operation 5 'br' <Predicate = (!stop_tx_load)> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "ret void" [fyp/PHY_TXEND_request.c:10]   --->   Operation 6 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stop_tx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stop_tx_load (load ) [ 01]
br_ln7       (br   ) [ 00]
store_ln8    (store) [ 00]
br_ln9       (br   ) [ 00]
ret_ln10     (ret  ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stop_tx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stop_tx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1004" name="stop_tx_load_load_fu_4">
<pin_list>
<pin id="5" dir="0" index="0" bw="1" slack="0"/>
<pin id="6" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stop_tx_load/1 "/>
</bind>
</comp>

<comp id="8" class="1004" name="store_ln8_store_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="1" slack="0"/>
<pin id="10" dir="0" index="1" bw="1" slack="0"/>
<pin id="11" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="7"><net_src comp="0" pin="0"/><net_sink comp="4" pin=0"/></net>

<net id="12"><net_src comp="2" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="0" pin="0"/><net_sink comp="8" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stop_tx | {1 }
 - Input state : 
	Port: phy_txend_request : stop_tx | {1 }
  - Chain level:
	State 1
		br_ln7 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
