
---------- Begin Simulation Statistics ----------
final_tick                                14303222000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71200                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725120                       # Number of bytes of host memory used
host_op_rate                                   111209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   421.35                       # Real time elapsed on the host
host_tick_rate                               33946396                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      46857540                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014303                       # Number of seconds simulated
sim_ticks                                 14303222000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  27927330                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 26261809                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      46857540                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.953548                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.953548                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2513687                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1734626                       # number of floating regfile writes
system.cpu.idleCycles                          132371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               475744                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3962384                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.032839                       # Inst execution rate
system.cpu.iew.exec_refs                     14521886                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4333082                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3239708                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              12626332                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                927                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3805                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4483304                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            69057882                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10188804                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1101606                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              58152308                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  12047                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2219136                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 405030                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2236159                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            697                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       242689                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         233055                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  75283928                       # num instructions consuming a value
system.cpu.iew.wb_count                      57401519                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580398                       # average fanout of values written-back
system.cpu.iew.wb_producers                  43694621                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.006594                       # insts written-back per cycle
system.cpu.iew.wb_sent                       57747112                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 91510211                       # number of integer regfile reads
system.cpu.int_regfile_writes                47192462                       # number of integer regfile writes
system.cpu.ipc                               1.048715                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.048715                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            647383      1.09%      1.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              42315689     71.41%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   85      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48415      0.08%     72.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              477356      0.81%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1493      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9101      0.02%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                71995      0.12%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20505      0.03%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              949395      1.60%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5865      0.01%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           25899      0.04%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          11648      0.02%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10221443     17.25%     92.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3840676      6.48%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           72839      0.12%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         534128      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59253921                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2417986                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4719370                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2263253                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2593856                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      847433                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014302                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  358054     42.25%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    155      0.02%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    950      0.11%     42.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114652     13.53%     55.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   42      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 361393     42.65%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10715      1.26%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               627      0.07%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              844      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               57035985                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          143205183                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     55138266                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          88665011                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   69056524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59253921                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1358                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        22200306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             95211                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            155                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     45408634                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28474074                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.080978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.225116                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10871054     38.18%     38.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3431672     12.05%     50.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3411134     11.98%     62.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3609482     12.68%     74.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2347797      8.25%     83.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1774437      6.23%     89.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1885774      6.62%     95.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              548274      1.93%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              594450      2.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28474074                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.071349                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            850009                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           300312                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             12626332                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4483304                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                24612171                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         28606445                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86784                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        73388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       147804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 8982323                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7391283                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            404502                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4530492                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4516340                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.687628                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  666961                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22342                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10605                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11737                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1772                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        22194006                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            403576                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     25519427                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.836152                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.306580                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        10060305     39.42%     39.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4977423     19.50%     58.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3687129     14.45%     73.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2386123      9.35%     82.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          700072      2.74%     85.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1339219      5.25%     90.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          416133      1.63%     92.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          269875      1.06%     93.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1683148      6.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     25519427                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857540                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163322                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564579      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027620     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857540                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1683148                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     11125828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11125828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11125828                       # number of overall hits
system.cpu.dcache.overall_hits::total        11125828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       127289                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         127289                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       127289                       # number of overall misses
system.cpu.dcache.overall_misses::total        127289                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6018929993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6018929993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6018929993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6018929993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     11253117                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11253117                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11253117                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11253117                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011311                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011311                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47285.547007                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47285.547007                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47285.547007                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47285.547007                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29406                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               792                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.128788                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        54457                       # number of writebacks
system.cpu.dcache.writebacks::total             54457                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55476                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        71813                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71813                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3670009493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3670009493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3670009493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3670009493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006382                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006382                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51105.085333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51105.085333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51105.085333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51105.085333                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71300                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7063331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7063331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        89361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         89361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3301496000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3301496000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7152692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7152692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36945.602668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36945.602668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        55465                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55465                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33896                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33896                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    990822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    990822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29231.251475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29231.251475                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2717433993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2717433993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71647.173408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71647.173408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2679186993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2679186993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70659.255558                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70659.255558                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.801412                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11197641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             71812                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            155.929942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.801412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22578046                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22578046                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3727643                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              13860919                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   7984830                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2495652                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 405030                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4167632                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1872                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               76106980                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8721                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10187454                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4333093                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3688                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16702                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3831911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       47851158                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     8982323                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5193906                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24227880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  813688                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  914                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6499                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                   3612899                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 57581                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           28474074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.822842                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.423012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 15038233     52.81%     52.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   434686      1.53%     54.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1609047      5.65%     59.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1251240      4.39%     64.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   692353      2.43%     66.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   819336      2.88%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1243780      4.37%     74.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   440664      1.55%     75.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6944735     24.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             28474074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.313996                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.672740                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3609589                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3609589                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3609589                       # number of overall hits
system.cpu.icache.overall_hits::total         3609589                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3310                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3310                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3310                       # number of overall misses
system.cpu.icache.overall_misses::total          3310                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201038000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201038000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201038000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201038000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3612899                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3612899                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3612899                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3612899                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000916                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000916                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000916                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000916                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60736.555891                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60736.555891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60736.555891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60736.555891                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2088                       # number of writebacks
system.cpu.icache.writebacks::total              2088                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          707                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          707                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2603                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161109000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161109000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000720                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000720                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000720                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000720                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61893.584326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61893.584326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61893.584326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61893.584326                       # average overall mshr miss latency
system.cpu.icache.replacements                   2088                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3609589                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3609589                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3310                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3310                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3612899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3612899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60736.555891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60736.555891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000720                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000720                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61893.584326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61893.584326                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.715303                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3612192                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1387.703419                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.715303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7228401                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7228401                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3613990                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1422                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3032426                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3992841                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 7695                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 697                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 382884                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    643                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14303222000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 405030                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  4810567                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5759858                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13311                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9189248                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8296060                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               73595177                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11499                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2228545                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2705248                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3362245                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              99                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            95031999                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   202808450                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                118460897                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2700873                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631521                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 31400432                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     744                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11992123                       # count of insts added to the skid buffer
system.cpu.rob.reads                         92875293                       # The number of ROB reads
system.cpu.rob.writes                       141061486                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857540                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26214                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26700                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 486                       # number of overall hits
system.l2.overall_hits::.cpu.data               26214                       # number of overall hits
system.l2.overall_hits::total                   26700                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45598                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47710                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2112                       # number of overall misses
system.l2.overall_misses::.cpu.data             45598                       # number of overall misses
system.l2.overall_misses::total                 47710                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151901500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3282809500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3434711000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151901500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3282809500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3434711000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            71812                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74410                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           71812                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74410                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.812933                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.634964                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.641177                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.812933                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.634964                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.641177                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71923.058712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71994.594061                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71991.427374                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71923.058712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71994.594061                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71991.427374                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28930                       # number of writebacks
system.l2.writebacks::total                     28930                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130322000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2816509750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2946831750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130322000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2816509750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2946831750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.812548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.634964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.641164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.812548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.634964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.641164                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61734.722880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61768.273828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61766.789285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61734.722880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61768.273828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61766.789285                       # average overall mshr miss latency
system.l2.replacements                          39969                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        54457                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            54457                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        54457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        54457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2083                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2083                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2083                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2083                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1452                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36466                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2606576500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2606576500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.961707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71479.638567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71479.638567                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2233416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2233416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.961707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61246.531015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61246.531015                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151901500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151901500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.812933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.812933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71923.058712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71923.058712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130322000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130322000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.812548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.812548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61734.722880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61734.722880                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    676233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    676233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.269428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.269428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74050.919842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74050.919842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    583093750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    583093750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.269428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.269428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63851.702803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63851.702803                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7982.479023                       # Cycle average of tags in use
system.l2.tags.total_refs                      147766                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48161                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.068167                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.108696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       164.325170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7755.045157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974424                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          949                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7153                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1230305                       # Number of tag accesses
system.l2.tags.data_accesses                  1230305                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002140658250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27155                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47709                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28930                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47709                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28930                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47709                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28930                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.642458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.162936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.361531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1781     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.45%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.144693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.553218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1669     93.24%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              109      6.09%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.50%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1790                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3053376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1851520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    213.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14289160000                       # Total gap between requests
system.mem_ctrls.avgGap                     186447.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2918080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1849536                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 9445703.912027653307                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 204015570.757413953543                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 129309046.591040804982                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2111                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45598                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28930                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60657750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1311801500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 316288071500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28734.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28768.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10932874.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2918272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3053376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1851520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1851520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2111                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45598                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28930                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28930                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      9445704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    204028994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        213474698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      9445704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9445704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    129447757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       129447757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    129447757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      9445704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    204028994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       342922455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47706                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28899                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1995                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1503                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               477971750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238530000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1372459250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10019.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28769.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40076                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26196                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.65                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   474.472080                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   267.451398                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   414.328534                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3325     32.18%     32.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1490     14.42%     46.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          669      6.47%     53.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          466      4.51%     57.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          426      4.12%     61.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          332      3.21%     64.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          286      2.77%     67.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          263      2.55%     70.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3076     29.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3053184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1849536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              213.461275                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              129.309047                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.68                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40583760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21570780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178785600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77470020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1128479040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2350045020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3513452160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    7310386380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   511.100672                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9094168250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    477360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4731693750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33193860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17642955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161835240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73382760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1128479040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1735859190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4030661280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    7181054325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.058510                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10449373500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    477360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3376488500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28930                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36466                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36466                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4904896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4904896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4904896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47709                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50626000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59636250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             36497                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2088                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27882                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37918                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2603                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33894                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       214926                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                222215                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8081216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8381120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39974                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1851840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           114385                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008244                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090422                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 113442     99.18%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    943      0.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             114385                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14303222000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          130447000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3906496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         107718999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
