slpp_all/surelog.uhdm: Restored design Pre-Elab: 
design: (work@gate)
|vpiName:work@gate
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@gate)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@gate)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@gate)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@gate)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@gate)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
  |vpiParent:
  \_design: (work@gate)
  |vpiFullName:work@gate
  |vpiDefName:work@gate
  |vpiNet:
  \_logic_net: (work@gate.x), line:4:16, endln:4:17
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiTypespec:
    \_ref_typespec: (work@gate.x)
      |vpiParent:
      \_logic_net: (work@gate.x), line:4:16, endln:4:17
      |vpiFullName:work@gate.x
      |vpiActual:
      \_logic_typespec: , line:4:5, endln:4:15
    |vpiName:x
    |vpiFullName:work@gate.x
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@gate.out), line:3:13, endln:3:16
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiName:out
    |vpiFullName:work@gate.out
    |vpiNetType:1
  |vpiPort:
  \_port: (out), line:3:13, endln:3:16
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@gate.out.out), line:3:13, endln:3:16
      |vpiParent:
      \_port: (out), line:3:13, endln:3:16
      |vpiName:out
      |vpiFullName:work@gate.out.out
      |vpiActual:
      \_logic_net: (work@gate.out), line:3:13, endln:3:16
    |vpiTypedef:
    \_ref_typespec: (work@gate.out)
      |vpiParent:
      \_port: (out), line:3:13, endln:3:16
      |vpiFullName:work@gate.out
      |vpiActual:
      \_logic_typespec: , line:13:12, endln:13:22
  |vpiContAssign:
  \_cont_assign: , line:11:12, endln:11:17
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiRhs:
    \_constant: , line:11:16, endln:11:17
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:17
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@gate.x), line:11:12, endln:11:13
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:17
      |vpiName:x
      |vpiFullName:work@gate.x
      |vpiActual:
      \_logic_net: (work@gate.x), line:4:16, endln:4:17
  |vpiContAssign:
  \_cont_assign: , line:12:12, endln:12:29
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiRhs:
    \_constant: , line:12:27, endln:12:29
      |vpiParent:
      \_cont_assign: , line:12:12, endln:12:29
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (blk[0].sub.x), line:12:12, endln:12:15
      |vpiParent:
      \_cont_assign: , line:12:12, endln:12:29
      |vpiActual:
      \_bit_select: (blk[0]), line:12:12, endln:12:15
        |vpiParent:
        \_hier_path: (blk[0].sub.x), line:12:12, endln:12:15
        |vpiName:blk
        |vpiFullName:blk[0]
        |vpiIndex:
        \_constant: , line:12:16, endln:12:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (sub), line:12:19, endln:12:22
        |vpiParent:
        \_hier_path: (blk[0].sub.x), line:12:12, endln:12:15
        |vpiName:sub
      |vpiActual:
      \_ref_obj: (blk[0].sub.x), line:12:23, endln:12:24
        |vpiParent:
        \_hier_path: (blk[0].sub.x), line:12:12, endln:12:15
        |vpiName:x
        |vpiFullName:blk[0].sub.x
      |vpiName:blk[0].sub.x
  |vpiContAssign:
  \_cont_assign: , line:14:12, endln:14:41
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiRhs:
    \_operation: , line:14:18, endln:14:41
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:41
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:14:19, endln:14:23
        |vpiDecompile:1'bX
        |vpiSize:1
        |BIN:X
        |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@gate.x), line:14:25, endln:14:26
        |vpiParent:
        \_operation: , line:14:18, endln:14:41
        |vpiName:x
        |vpiFullName:work@gate.x
        |vpiActual:
        \_logic_net: (work@gate.x), line:4:16, endln:4:17
      |vpiOperand:
      \_hier_path: (blk[0].sub.x), line:14:28, endln:14:40
        |vpiParent:
        \_operation: , line:14:18, endln:14:41
        |vpiActual:
        \_bit_select: (blk[0]), line:14:28, endln:14:31
          |vpiParent:
          \_hier_path: (blk[0].sub.x), line:14:28, endln:14:40
          |vpiName:blk
          |vpiFullName:blk[0]
          |vpiIndex:
          \_constant: , line:14:32, endln:14:33
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiActual:
        \_ref_obj: (sub), line:14:35, endln:14:38
          |vpiParent:
          \_hier_path: (blk[0].sub.x), line:14:28, endln:14:40
          |vpiName:sub
        |vpiActual:
        \_ref_obj: (work@gate.x), line:14:39, endln:14:40
          |vpiParent:
          \_hier_path: (blk[0].sub.x), line:14:28, endln:14:40
          |vpiName:x
          |vpiFullName:work@gate.x
        |vpiName:blk[0].sub.x
    |vpiLhs:
    \_ref_obj: (work@gate.out), line:14:12, endln:14:15
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:41
      |vpiName:out
      |vpiFullName:work@gate.out
      |vpiActual:
      \_logic_net: (work@gate.out), line:3:13, endln:3:16
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiForInitStmt:
    \_assignment: , line:5:10, endln:5:22
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:5:21, endln:5:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@gate.x), line:5:17, endln:5:18
        |vpiParent:
        \_assignment: , line:5:10, endln:5:22
        |vpiTypespec:
        \_ref_typespec: (work@gate.x)
          |vpiParent:
          \_int_var: (work@gate.x), line:5:17, endln:5:18
          |vpiFullName:work@gate.x
          |vpiActual:
          \_int_typespec: , line:5:17, endln:5:18
        |vpiName:x
        |vpiFullName:work@gate.x
        |vpiSigned:1
    |vpiCondition:
    \_operation: , line:5:24, endln:5:29
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@gate.x), line:5:24, endln:5:25
        |vpiParent:
        \_operation: , line:5:24, endln:5:29
        |vpiName:x
        |vpiFullName:work@gate.x
        |vpiActual:
        \_int_var: (work@gate.x), line:5:17, endln:5:18
      |vpiOperand:
      \_constant: , line:5:28, endln:5:29
        |vpiParent:
        \_operation: , line:5:24, endln:5:29
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiForIncStmt:
    \_operation: , line:5:31, endln:5:32
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@gate.x)
        |vpiParent:
        \_gen_for: 
        |vpiName:x
        |vpiFullName:work@gate.x
        |vpiActual:
        \_int_var: (work@gate.x), line:5:17, endln:5:18
    |vpiStmt:
    \_named_begin: (work@gate.blk)
      |vpiParent:
      \_gen_for: 
      |vpiName:blk
      |vpiFullName:work@gate.blk
      |vpiStmt:
      \_param_assign: , line:6:20, endln:6:25
        |vpiParent:
        \_named_begin: (work@gate.blk)
        |vpiRhs:
        \_ref_obj: (work@gate.blk.x), line:6:24, endln:6:25
          |vpiParent:
          \_param_assign: , line:6:20, endln:6:25
          |vpiName:x
          |vpiFullName:work@gate.blk.x
        |vpiLhs:
        \_parameter: (work@gate.blk.w), line:6:20, endln:6:25
          |vpiParent:
          \_param_assign: , line:6:20, endln:6:25
          |vpiLocalParam:1
          |vpiName:w
          |vpiFullName:work@gate.blk.w
      |vpiStmt:
      \_gen_if: , line:7:9, endln:7:11
        |vpiParent:
        \_named_begin: (work@gate.blk)
        |vpiCondition:
        \_operation: , line:7:13, endln:7:19
          |vpiParent:
          \_gen_if: , line:7:9, endln:7:11
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@gate.blk.x), line:7:13, endln:7:14
            |vpiParent:
            \_operation: , line:7:13, endln:7:19
            |vpiName:x
            |vpiFullName:work@gate.blk.x
          |vpiOperand:
          \_constant: , line:7:18, endln:7:19
            |vpiParent:
            \_operation: , line:7:13, endln:7:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@gate.blk.sub)
          |vpiParent:
          \_gen_if: , line:7:9, endln:7:11
          |vpiName:sub
          |vpiFullName:work@gate.blk.sub
|uhdmtopModules:
\_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
  |vpiParent:
  \_design: (work@gate)
  |vpiName:work@gate
  |vpiDefName:work@gate
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@gate.x), line:4:16, endln:4:17
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiTypespec:
    \_ref_typespec: (work@gate.x)
      |vpiParent:
      \_logic_net: (work@gate.x), line:4:16, endln:4:17
      |vpiFullName:work@gate.x
      |vpiActual:
      \_logic_typespec: , line:4:5, endln:4:15
    |vpiName:x
    |vpiFullName:work@gate.x
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@gate.out), line:3:13, endln:3:16
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiTypespec:
    \_ref_typespec: (work@gate.out)
      |vpiParent:
      \_logic_net: (work@gate.out), line:3:13, endln:3:16
      |vpiFullName:work@gate.out
      |vpiActual:
      \_logic_typespec: , line:13:12, endln:13:22
    |vpiName:out
    |vpiFullName:work@gate.out
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out), line:3:13, endln:3:16
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@gate.out), line:3:13, endln:3:16
      |vpiParent:
      \_port: (out), line:3:13, endln:3:16
      |vpiName:out
      |vpiFullName:work@gate.out
      |vpiActual:
      \_logic_net: (work@gate.out), line:3:13, endln:3:16
    |vpiTypedef:
    \_ref_typespec: (work@gate.out)
      |vpiParent:
      \_port: (out), line:3:13, endln:3:16
      |vpiFullName:work@gate.out
      |vpiActual:
      \_logic_typespec: , line:13:12, endln:13:22
  |vpiGenScopeArray:
  \_gen_scope_array: (work@gate.blk[0]), line:5:36, endln:10:8
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiName:blk[0]
    |vpiFullName:work@gate.blk[0]
    |vpiGenScope:
    \_gen_scope: (work@gate.blk[0]), line:5:36, endln:10:8
      |vpiParent:
      \_gen_scope_array: (work@gate.blk[0]), line:5:36, endln:10:8
      |vpiFullName:work@gate.blk[0]
      |vpiParameter:
      \_parameter: (work@gate.blk[0].w), line:6:20, endln:6:21
        |vpiParent:
        \_gen_scope: (work@gate.blk[0]), line:5:36, endln:10:8
        |UINT:0
        |vpiTypespec:
        \_ref_typespec: (work@gate.blk[0].w)
          |vpiParent:
          \_parameter: (work@gate.blk[0].w), line:6:20, endln:6:21
          |vpiFullName:work@gate.blk[0].w
          |vpiActual:
          \_int_typespec: , line:6:9, endln:6:25
        |vpiLocalParam:1
        |vpiName:w
        |vpiFullName:work@gate.blk[0].w
      |vpiParameter:
      \_parameter: (work@gate.blk[0].x), line:5:0
        |vpiParent:
        \_gen_scope: (work@gate.blk[0]), line:5:36, endln:10:8
        |UINT:0
        |vpiTypespec:
        \_ref_typespec: (work@gate.blk[0].x)
          |vpiParent:
          \_parameter: (work@gate.blk[0].x), line:5:0
          |vpiFullName:work@gate.blk[0].x
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:x
        |vpiFullName:work@gate.blk[0].x
      |vpiParamAssign:
      \_param_assign: , line:6:20, endln:6:25
        |vpiParent:
        \_gen_scope: (work@gate.blk[0]), line:5:36, endln:10:8
        |vpiRhs:
        \_constant: , line:6:24, endln:6:25
          |vpiParent:
          \_param_assign: , line:6:20, endln:6:25
          |vpiDecompile:0
          |vpiSize:32
          |UINT:0
          |vpiTypespec:
          \_ref_typespec: (work@gate.blk[0])
            |vpiParent:
            \_constant: , line:6:24, endln:6:25
            |vpiFullName:work@gate.blk[0]
            |vpiActual:
            \_int_typespec: , line:6:9, endln:6:25
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@gate.blk[0].w), line:6:20, endln:6:21
      |vpiGenScopeArray:
      \_gen_scope_array: (work@gate.blk[0].sub), line:7:21, endln:9:12
        |vpiParent:
        \_gen_scope: (work@gate.blk[0]), line:5:36, endln:10:8
        |vpiName:sub
        |vpiFullName:work@gate.blk[0].sub
        |vpiGenScope:
        \_gen_scope: (work@gate.blk[0].sub), line:7:21, endln:9:12
          |vpiParent:
          \_gen_scope_array: (work@gate.blk[0].sub), line:7:21, endln:9:12
          |vpiFullName:work@gate.blk[0].sub
          |vpiNet:
          \_logic_net: (work@gate.blk[0].sub.x), line:8:24, endln:8:25
            |vpiParent:
            \_gen_scope: (work@gate.blk[0].sub), line:7:21, endln:9:12
            |vpiTypespec:
            \_ref_typespec: (work@gate.blk[0].sub.x)
              |vpiParent:
              \_logic_net: (work@gate.blk[0].sub.x), line:8:24, endln:8:25
              |vpiFullName:work@gate.blk[0].sub.x
              |vpiActual:
              \_logic_typespec: , line:8:13, endln:8:23
            |vpiName:x
            |vpiFullName:work@gate.blk[0].sub.x
            |vpiNetType:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@gate.blk[1]), line:5:36, endln:10:8
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiName:blk[1]
    |vpiFullName:work@gate.blk[1]
    |vpiGenScope:
    \_gen_scope: (work@gate.blk[1]), line:5:36, endln:10:8
      |vpiParent:
      \_gen_scope_array: (work@gate.blk[1]), line:5:36, endln:10:8
      |vpiFullName:work@gate.blk[1]
      |vpiParameter:
      \_parameter: (work@gate.blk[1].w), line:6:20, endln:6:21
        |vpiParent:
        \_gen_scope: (work@gate.blk[1]), line:5:36, endln:10:8
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@gate.blk[1].w)
          |vpiParent:
          \_parameter: (work@gate.blk[1].w), line:6:20, endln:6:21
          |vpiFullName:work@gate.blk[1].w
          |vpiActual:
          \_int_typespec: , line:6:9, endln:6:25
        |vpiLocalParam:1
        |vpiName:w
        |vpiFullName:work@gate.blk[1].w
      |vpiParameter:
      \_parameter: (work@gate.blk[1].x), line:5:0
        |vpiParent:
        \_gen_scope: (work@gate.blk[1]), line:5:36, endln:10:8
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@gate.blk[1].x)
          |vpiParent:
          \_parameter: (work@gate.blk[1].x), line:5:0
          |vpiFullName:work@gate.blk[1].x
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:x
        |vpiFullName:work@gate.blk[1].x
      |vpiParamAssign:
      \_param_assign: , line:6:20, endln:6:25
        |vpiParent:
        \_gen_scope: (work@gate.blk[1]), line:5:36, endln:10:8
        |vpiRhs:
        \_constant: , line:6:24, endln:6:25
          |vpiParent:
          \_param_assign: , line:6:20, endln:6:25
          |vpiDecompile:1
          |vpiSize:32
          |UINT:1
          |vpiTypespec:
          \_ref_typespec: (work@gate.blk[1])
            |vpiParent:
            \_constant: , line:6:24, endln:6:25
            |vpiFullName:work@gate.blk[1]
            |vpiActual:
            \_int_typespec: , line:6:9, endln:6:25
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@gate.blk[1].w), line:6:20, endln:6:21
  |vpiContAssign:
  \_cont_assign: , line:11:12, endln:11:17
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiRhs:
    \_constant: , line:11:16, endln:11:17
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:17
      |vpiDecompile:2
      |vpiSize:4
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@gate.x), line:11:12, endln:11:13
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:17
      |vpiName:x
      |vpiFullName:work@gate.x
      |vpiActual:
      \_logic_net: (work@gate.x), line:4:16, endln:4:17
  |vpiContAssign:
  \_cont_assign: , line:12:12, endln:12:29
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiRhs:
    \_constant: , line:12:27, endln:12:29
    |vpiLhs:
    \_hier_path: (blk[0].sub.x), line:12:12, endln:12:15
      |vpiParent:
      \_cont_assign: , line:12:12, endln:12:29
      |vpiActual:
      \_bit_select: (blk[0]), line:12:12, endln:12:15
        |vpiParent:
        \_hier_path: (blk[0].sub.x), line:12:12, endln:12:15
        |vpiName:blk
        |vpiFullName:blk[0]
        |vpiIndex:
        \_constant: , line:12:16, endln:12:17
          |vpiParent:
          \_bit_select: (blk[0]), line:12:12, endln:12:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (sub), line:12:19, endln:12:22
        |vpiParent:
        \_hier_path: (blk[0].sub.x), line:12:12, endln:12:15
        |vpiName:sub
      |vpiActual:
      \_ref_obj: (blk[0].sub.x), line:12:23, endln:12:24
        |vpiParent:
        \_hier_path: (blk[0].sub.x), line:12:12, endln:12:15
        |vpiName:x
        |vpiFullName:blk[0].sub.x
      |vpiName:blk[0].sub.x
  |vpiContAssign:
  \_cont_assign: , line:14:12, endln:14:41
    |vpiParent:
    \_module_inst: work@gate (work@gate), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/dut.sv, line:3:1, endln:15:10
    |vpiRhs:
    \_operation: , line:14:18, endln:14:41
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:41
      |vpiOpType:33
      |vpiOperand:
      \_constant: , line:14:19, endln:14:23
        |vpiParent:
        \_operation: , line:14:18, endln:14:41
        |vpiDecompile:1'bX
        |vpiSize:1
        |BIN:X
        |vpiConstType:3
      |vpiOperand:
      \_ref_obj: (work@gate.x), line:14:25, endln:14:26
        |vpiParent:
        \_operation: , line:14:18, endln:14:41
        |vpiName:x
        |vpiFullName:work@gate.x
        |vpiActual:
        \_logic_net: (work@gate.x), line:4:16, endln:4:17
      |vpiOperand:
      \_hier_path: (blk[0].sub.x), line:14:28, endln:14:40
        |vpiParent:
        \_operation: , line:14:18, endln:14:41
        |vpiActual:
        \_bit_select: (blk[0]), line:14:28, endln:14:31
          |vpiParent:
          \_hier_path: (blk[0].sub.x), line:14:28, endln:14:40
          |vpiName:blk
          |vpiFullName:blk[0]
          |vpiIndex:
          \_constant: , line:14:32, endln:14:33
            |vpiParent:
            \_bit_select: (blk[0]), line:14:28, endln:14:31
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiActual:
        \_ref_obj: (sub), line:14:35, endln:14:38
          |vpiParent:
          \_hier_path: (blk[0].sub.x), line:14:28, endln:14:40
          |vpiName:sub
        |vpiActual:
        \_ref_obj: (work@gate.x), line:14:39, endln:14:40
          |vpiParent:
          \_hier_path: (blk[0].sub.x), line:14:28, endln:14:40
          |vpiName:x
          |vpiFullName:work@gate.x
        |vpiName:blk[0].sub.x
    |vpiLhs:
    \_ref_obj: (work@gate.out), line:14:12, endln:14:15
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:41
      |vpiName:out
      |vpiFullName:work@gate.out
      |vpiActual:
      \_logic_net: (work@gate.out), line:3:13, endln:3:16
\_weaklyReferenced:
\_int_typespec: , line:5:17, endln:5:18
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:30:3, endln:52:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/genvar_loop_decl_2/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:13:12, endln:13:22
  |vpiRange:
  \_range: , line:13:17, endln:13:22
    |vpiParent:
    \_logic_typespec: , line:13:12, endln:13:22
    |vpiLeftRange:
    \_constant: , line:13:18, endln:13:19
      |vpiParent:
      \_range: , line:13:17, endln:13:22
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:20, endln:13:21
      |vpiParent:
      \_range: , line:13:17, endln:13:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:5, endln:4:15
  |vpiRange:
  \_range: , line:4:10, endln:4:15
    |vpiParent:
    \_logic_typespec: , line:4:5, endln:4:15
    |vpiLeftRange:
    \_constant: , line:4:11, endln:4:12
      |vpiParent:
      \_range: , line:4:10, endln:4:15
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:13, endln:4:14
      |vpiParent:
      \_range: , line:4:10, endln:4:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:12, endln:13:22
  |vpiRange:
  \_range: , line:13:17, endln:13:22
    |vpiParent:
    \_logic_typespec: , line:13:12, endln:13:22
    |vpiLeftRange:
    \_constant: , line:13:18, endln:13:19
      |vpiParent:
      \_range: , line:13:17, endln:13:22
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:20, endln:13:21
      |vpiParent:
      \_range: , line:13:17, endln:13:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:6:9, endln:6:25
\_logic_typespec: , line:8:13, endln:8:23
  |vpiParent:
  \_logic_net: (work@gate.blk[0].sub.x), line:8:24, endln:8:25
  |vpiRange:
  \_range: , line:8:18, endln:8:23
    |vpiParent:
    \_logic_typespec: , line:8:13, endln:8:23
    |vpiLeftRange:
    \_constant: , line:8:19, endln:8:20
      |vpiParent:
      \_range: , line:8:18, endln:8:23
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:21, endln:8:22
      |vpiParent:
      \_range: , line:8:18, endln:8:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:6:9, endln:6:25
\_logic_typespec: , line:13:12, endln:13:22
  |vpiRange:
  \_range: , line:13:17, endln:13:22
    |vpiParent:
    \_logic_typespec: , line:13:12, endln:13:22
    |vpiLeftRange:
    \_constant: , line:13:18, endln:13:19
      |vpiParent:
      \_range: , line:13:17, endln:13:22
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:20, endln:13:21
      |vpiParent:
      \_range: , line:13:17, endln:13:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:5, endln:4:15
  |vpiRange:
  \_range: , line:4:10, endln:4:15
    |vpiParent:
    \_logic_typespec: , line:4:5, endln:4:15
    |vpiLeftRange:
    \_constant: , line:4:11, endln:4:12
      |vpiParent:
      \_range: , line:4:10, endln:4:15
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:13, endln:4:14
      |vpiParent:
      \_range: , line:4:10, endln:4:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:6:9, endln:6:25
  |vpiParent:
  \_ref_typespec: (work@gate.blk[0].w)
\_int_typespec: 
\_int_typespec: , line:6:9, endln:6:25
  |vpiParent:
  \_ref_typespec: (work@gate.blk[1].w)
\_int_typespec: 
