$date
	Thu May 05 22:22:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flipflop_testbench $end
$var wire 1 ! out0 $end
$var reg 1 " clock $end
$var reg 1 # in0 $end
$scope module ff_ins0 $end
$var wire 1 " clk $end
$var wire 1 # in0 $end
$var wire 1 ! out0 $end
$var reg 1 $ ff $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
#20
1#
0"
#30
1!
1$
1"
#40
0"
0#
#50
0!
0$
1"
#60
0"
1#
#70
1!
1$
1"
#80
0"
#90
0!
0$
1"
0#
#100
0"
#110
1"
#120
0"
1#
#130
1!
1$
1"
