# uart_with_features
Designing UART full features with Verilog HDL.  
Simulated in Modelsim software and verified in FPGA DE2 Kit 
< for more information, please feel free to email me at minhnhuong.ece@gmail.com>
