## CPUID(0x80000001): Información extendida del procesador

#### AMD

Los registros de AMD son demasiado detallados para mostrarlos en una página; consulte **[CPUID(0x80000001):EAX](http://www.flounder.com/cpuid_explorer2.htm#CPUID(0x80000001):EAX)**, **[CPUID(0x80000001):EBX](http://www.flounder.com/cpuid_explorer2.htm#CPUID(0x80000001):EBX)**, **[CPUID(x80000001):ECX](http://www.flounder.com/cpuid_explorer2.htm#CPUID(0x80000001):ECX)** y CPUID(0x80000001):EDX.
![[Pasted image 20240917014824.png]]
![[Pasted image 20240917014832.png]]

```c
  **EBX: (AMD)
   31                          16 15                             0
  +------------------------------+--------------------------------+
  |##############################|          BrandID               |
  +------------------------------+--------------------------------+**
```

```c
typedef union {
   struct { // low order
      UINT Reserved;          // 31..0
   } Intel; // high order
   struct { // low order
      UINT BrandId:16;        // 15..0
      UINT Reserved:16;       // 31..16
   } AMD;
   UINT w;
} EBX1x;
```
###### **ECX:**

| 31                                                           5 | 4   | 3   | 2   | 1   | 0   |
| -------------------------------------------------------------- | --- | --- | --- | --- | --- |
| \|###########################                                  | LS  | ##  | SV  | CL  | LS  |
CL - [[CMP]]Legacy - Modo heredado de multiprocesador de núcleo
SV - [[SVM]] - Máquina virtual segura
AM - AltMovCR8 - [[LOCK]] [[MOV]] [[CR0]] == [[MOV]] [[CR8]]**

![[Pasted image 20240917014918.png]]

```c
typedef union {
   struct { // low order
      UINT LAHF_SAHF:1;       // 0
      UINT Reserved5:31;      // 31..1
   } Intel;  // high order
   struct { // low order
      UINT LAHF_SAHF:1;       // 0
      UINT CmpLegacy:1;       // 1
      UINT SVM:1;             // 2
      UINT Reserved6:1;       // 3
      UINT AltMovCr8:1;       // 4
      UINT Reserved5:26;      // 31..5
   } AMD; // high order
   UINT w;
} ECX1x;
```

![[Pasted image 20240917014937.png]]

```c
typedef union {
   struct {  // low order
      UINT Reserved1:11;     // 0..10
      UINT SYSCALL_SYSRET:1; // 11
      UINT Reserved2:8;      // 19..12
      UINT ExecuteDisable:1; // 20
      UINT Reserved3:8;      // 28..21
      UINT EMT64T:1;         // 29
      UINT Reserved4:2;      // 30..31
   } Intel;   // high order

   struct { // low order
      UINT FPU:1;            // 0
      UINT VME:1;            // 1
      UINT DE:1;             // 2
      UINT PSE:1;            // 3
      UINT TSC:1;            // 4
      UINT MSR:1;            // 5
      UINT PAE:1;            // 6
      UINT MCE:1;            // 7
      UINT CMPXCHG8B:1;      // 8
      UINT APIC:1;           // 9
      UINT Reserved1:1;      // 10
      UINT SYSCALL_SYSRET:1; // 11
      UINT MTRR:1;           // 12
      UINT PGE:1;            // 13
      UINT MCA:1;            // 14
      UINT CMOV:1;           // 15
      UINT PAT:1;            // 16
      UINT PSE36:1;          // 17
      UINT Reserved2:2;      // 19..18
      UINT ExecuteDisable:1; // 20
      UINT Reserved3:1;      // 21
      UINT MMXExt:1;         // 22
      UINT MMX:1;            // 23
      UINT FXSR:1;           // 24
      UINT FFXSR:1;          // 25
      UINT Reserved4:1;      // 26
      UINT RDTSCP:1;         // 27
      UINT Reserved5:1;      // 28
      UINT LM:1;             // 29
      UINT ThreeDNowExt:1;   // 30
      UINT ThreeDNow:1;      // 31
   } AMD;   // high order
   UINT w;
} EDX1x;
```
#### Intel
###### **EAX:**
**Extended Processor Signature and Feature Bits
+----------------------------------------------------------------+
|????????????????????????????????????????????????????????????????|
+----------------------------------------------------------------+**

Tenga en cuenta que la documentación de Intel no describe actualmente el formato del contenido del registro **EAX** al momento de la devolución.

###### **EBX:**
Resevado

###### **ECX:**

| 31                                                           1 | 0   |
| -------------------------------------------------------------- | --- |
| \|###########################                                  | LS  |

  LS- [[LAHF]]/[[SAHF]] Available (64 bit)

###### **EDX:**
```c
 31 30 29 28                   21 20 19                   12 11 10                             0
  +-----+--+-----------------------+--+-----------------------+--+--------------------------------+
  |#####|EM|#######################|ED|#######################|SY|################################|
  +-----+--+-----------------------+--+-----------------------+--+--------------------------------+
```
  EM - [[EMT64]] available
  ED - Execute Disable available
  SY - [[SYSCALL]]/[[SYSRET]] available (64-bit)


```c
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
 
  +--+--+--+--+--+--+--+--+--+--+--+--+-----+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+
  |3D|3X|LM|##|RD|##|FF|FX|MM|MX|##|ED|#####|P3|PT|CM|MC|PG|MT|SE|##|AP|CX|ME|PA|MS|TS|PS|DE|V8|FP|
  +--+--+--+--+--+--+--+--+--+--+--+--+-----+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+--+
```
AMD?
  3D - [[3DNow]]!(tm) support
  3X - [[3DNow]]!(tm) extensions
  LM - [[Assembly/MODOS/modo-largo]]
  RD - [[RSTSCP]]
  FF - [[FFXSR]]
  FX - [[FXSR]]
  MM - [[MMX]] instructions
  MX - [[MMX]] Extensions
  NX - No Execute (Execute Disabled)
  P3 - [[PSE36]] extensions
  PT - Page attribute table
  CM - [[CMOV]]: Conditional move/compare instruction
  MC - Machine Check Architecture
  PG - Global [[PTE]] bit
  MT - Memory Type Range Registers
  SE - [[SYSENTER]]/[[SYSEXIT]]
  AP - [[APIC]] on-chip
  CX - CMXCHG8B
  ME - Machine Check Exception
  PA - Physical Address Extension
  MS - [[RDMSR]]/[[WRMSR]] support
  TS - TimeStamp Counter
  PS - Page Size extensions
  DE - Debugging extensions
  V8 - [[Assembly/MODOS/modo-virtual-8086]] (Virtual 8086 extensions)
  FP - [[FPU87]] on chip
```c
typedef union {
    struct { // low order
       UINT LAHF_SAHF:1;       // 0
       UINT Reserved5:31;      // 31..1
    } Intel;  // high order  
    struct { // low order
       UINT LAHF_SAHF:1;       // 0
       UINT CmpLegacy:1;       // 1
       UINT SVM:1;             // 2
       UINT Reserved6:1;       // 3
       UINT AltMovCr8:1;       // 4
       UINT Reserved5:26;      // 31..5
    } AMD; // high order
    UINT w;
 } ECX1x;

typedef union {
   struct {  // low order
     
      UINT Reserved1:11;     // 0..10
      UINT SYSCALL_SYSRET:1; // 11
      UINT Reserved2:8;      // 19..12
      UINT ExecuteDisable:1; // 20
      UINT Reserved3:8;      // 28..21
      UINT EMT64T:1;         // 29                   
      UINT Reserved4:2;      // 30..31
   } Intel;   // high order
   struct { // low order
      UINT FPU:1;            // 0 
      UINT VME:1;            // 1 
      UINT DE:1;             // 2 
      UINT PSE:1;            // 3 
      UINT TSC:1;            // 4 
      UINT MSR:1;            // 5 
      UINT PAE:1;            // 6 
      UINT MCE:1;            // 7 
      UINT CMPXCHG8B:1;      // 8 
      UINT APIC:1;           // 9 
      UINT Reserved1:1;      // 10
      UINT SYSCALL_SYSRET:1; // 11
      UINT MTRR:1;           // 12
      UINT PGE:1;            // 13
      UINT MCA:1;            // 14
      UINT CMOV:1;           // 15
      UINT PAT:1;            // 16
      UINT PSE36:1;          // 17
      UINT Reserved2:2;      // 19..18
      UINT ExecuteDisable:1; // 20
      UINT Reserved3:1;      // 21
      UINT MMXExt:1;         // 22
      UINT MMX:1;            // 23
      UINT FXSR:1;           // 24
      UINT FFXSR:1;          // 25
      UINT Reserved4:1;      // 26
      UINT RDTSCP:1;         // 27
      UINT Reserved5:1;      // 28
      UINT LM:1;             // 29
      UINT ThreeDNowExt:1;   // 30
      UINT ThreeDNow:1;      // 31
   } AMD;   // high order
   UINT w;
} EDX1x;
```