# Building

## Build and run all testbenches for all projects

`make`

## Build and run the testbenches for a single project

`make -C <project_number>`

## Build and run a single testbench

`make -C <project_number> <module_name>`

# Resources
* Main project repo: https://github.com/nand2tetris/projects/tree/main/01
* Verilog tutorial: https://www.chipverify.com/tutorials/verilog
<!-- * The RISC-V Instruction Set Manual Volume I: Unprivileged Architecture: https://riscv.github.io/riscv-isa-manual/snapshot/unprivileged/ -->
