
stm32f407vet6-fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000904c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e6c  080091e0  080091e0  0000a1e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a04c  0800a04c  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a04c  0800a04c  0000b04c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a054  0800a054  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a054  0800a054  0000b054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a058  0800a058  0000b058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a05c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d8  2**0
                  CONTENTS
 10 .bss          000005d4  200001d8  200001d8  0000c1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200007ac  200007ac  0000c1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010664  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000304c  00000000  00000000  0001c86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d18  00000000  00000000  0001f8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009f2  00000000  00000000  000205d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000245db  00000000  00000000  00020fc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012c3e  00000000  00000000  0004559d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3ea1  00000000  00000000  000581db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012c07c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004508  00000000  00000000  0012c0c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  001305c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080091c4 	.word	0x080091c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	080091c4 	.word	0x080091c4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <GetDataCount>:

/**
 * @brief 버퍼에 저장된 데이터 개수
 */
static uint32_t GetDataCount(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
    if (write_pos >= read_pos) {
 8000ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8000f08 <GetDataCount+0x34>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b0b      	ldr	r3, [pc, #44]	@ (8000f0c <GetDataCount+0x38>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d305      	bcc.n	8000ef0 <GetDataCount+0x1c>
        return write_pos - read_pos;
 8000ee4:	4b08      	ldr	r3, [pc, #32]	@ (8000f08 <GetDataCount+0x34>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4b08      	ldr	r3, [pc, #32]	@ (8000f0c <GetDataCount+0x38>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	e006      	b.n	8000efe <GetDataCount+0x2a>
    } else {
        return DMA_LOG_BUFFER_SIZE - read_pos + write_pos;
 8000ef0:	4b05      	ldr	r3, [pc, #20]	@ (8000f08 <GetDataCount+0x34>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4b05      	ldr	r3, [pc, #20]	@ (8000f0c <GetDataCount+0x38>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	f503 7300 	add.w	r3, r3, #512	@ 0x200
    }
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	200003f4 	.word	0x200003f4
 8000f0c:	200003f8 	.word	0x200003f8

08000f10 <WriteToBuffer>:

/**
 * @brief 버퍼에 데이터 쓰기
 */
static uint32_t WriteToBuffer(const uint8_t *data, uint32_t len)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b087      	sub	sp, #28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
    uint32_t written = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f1e:	b672      	cpsid	i
}
 8000f20:	bf00      	nop

    __disable_irq();

    for (uint32_t i = 0; i < len; i++) {
 8000f22:	2300      	movs	r3, #0
 8000f24:	613b      	str	r3, [r7, #16]
 8000f26:	e01b      	b.n	8000f60 <WriteToBuffer+0x50>
        uint32_t next_pos = (write_pos + 1) % DMA_LOG_BUFFER_SIZE;
 8000f28:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <WriteToBuffer+0x70>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f32:	60fb      	str	r3, [r7, #12]

        // 버퍼 가득 참 체크
        if (next_pos == read_pos) {
 8000f34:	4b13      	ldr	r3, [pc, #76]	@ (8000f84 <WriteToBuffer+0x74>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	68fa      	ldr	r2, [r7, #12]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d015      	beq.n	8000f6a <WriteToBuffer+0x5a>
            break;  // 더 이상 쓸 수 없음
        }

        log_buffer[write_pos] = data[i];
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	441a      	add	r2, r3
 8000f44:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <WriteToBuffer+0x70>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	7811      	ldrb	r1, [r2, #0]
 8000f4a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f88 <WriteToBuffer+0x78>)
 8000f4c:	54d1      	strb	r1, [r2, r3]
        write_pos = next_pos;
 8000f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8000f80 <WriteToBuffer+0x70>)
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	6013      	str	r3, [r2, #0]
        written++;
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	3301      	adds	r3, #1
 8000f58:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++) {
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	693a      	ldr	r2, [r7, #16]
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d3df      	bcc.n	8000f28 <WriteToBuffer+0x18>
 8000f68:	e000      	b.n	8000f6c <WriteToBuffer+0x5c>
            break;  // 더 이상 쓸 수 없음
 8000f6a:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8000f6c:	b662      	cpsie	i
}
 8000f6e:	bf00      	nop
    }

    __enable_irq();

    return written;
 8000f70:	697b      	ldr	r3, [r7, #20]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	371c      	adds	r7, #28
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	200003f4 	.word	0x200003f4
 8000f84:	200003f8 	.word	0x200003f8
 8000f88:	200001f4 	.word	0x200001f4

08000f8c <ReadFromBuffer>:

/**
 * @brief 버퍼에서 데이터 읽기
 */
static uint32_t ReadFromBuffer(uint8_t *data, uint32_t max_len)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
    uint32_t read = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8000f9a:	b672      	cpsid	i
}
 8000f9c:	bf00      	nop

    __disable_irq();

    while (read_pos != write_pos && read < max_len) {
 8000f9e:	e011      	b.n	8000fc4 <ReadFromBuffer+0x38>
        data[read] = log_buffer[read_pos];
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <ReadFromBuffer+0x60>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	6879      	ldr	r1, [r7, #4]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	440b      	add	r3, r1
 8000faa:	4911      	ldr	r1, [pc, #68]	@ (8000ff0 <ReadFromBuffer+0x64>)
 8000fac:	5c8a      	ldrb	r2, [r1, r2]
 8000fae:	701a      	strb	r2, [r3, #0]
        read_pos = (read_pos + 1) % DMA_LOG_BUFFER_SIZE;
 8000fb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <ReadFromBuffer+0x60>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fba:	4a0c      	ldr	r2, [pc, #48]	@ (8000fec <ReadFromBuffer+0x60>)
 8000fbc:	6013      	str	r3, [r2, #0]
        read++;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	60fb      	str	r3, [r7, #12]
    while (read_pos != write_pos && read < max_len) {
 8000fc4:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <ReadFromBuffer+0x60>)
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <ReadFromBuffer+0x68>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d003      	beq.n	8000fd8 <ReadFromBuffer+0x4c>
 8000fd0:	68fa      	ldr	r2, [r7, #12]
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d3e3      	bcc.n	8000fa0 <ReadFromBuffer+0x14>
  __ASM volatile ("cpsie i" : : : "memory");
 8000fd8:	b662      	cpsie	i
}
 8000fda:	bf00      	nop
    }

    __enable_irq();

    return read;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3714      	adds	r7, #20
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	200003f8 	.word	0x200003f8
 8000ff0:	200001f4 	.word	0x200001f4
 8000ff4:	200003f4 	.word	0x200003f4

08000ff8 <DMA_Log_Init>:

/**
 * @brief DMA 로그 시스템 초기화
 */
void DMA_Log_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
    write_pos = 0;
 8000ffc:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <DMA_Log_Init+0x20>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
    read_pos = 0;
 8001002:	4b06      	ldr	r3, [pc, #24]	@ (800101c <DMA_Log_Init+0x24>)
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
    dma_busy = 0;
 8001008:	4b05      	ldr	r3, [pc, #20]	@ (8001020 <DMA_Log_Init+0x28>)
 800100a:	2200      	movs	r2, #0
 800100c:	701a      	strb	r2, [r3, #0]

    printf("DMA Log System Initialized\n");
 800100e:	4805      	ldr	r0, [pc, #20]	@ (8001024 <DMA_Log_Init+0x2c>)
 8001010:	f006 f82c 	bl	800706c <puts>
}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}
 8001018:	200003f4 	.word	0x200003f4
 800101c:	200003f8 	.word	0x200003f8
 8001020:	200003fc 	.word	0x200003fc
 8001024:	080091e0 	.word	0x080091e0

08001028 <DMA_Log_Printf>:

/**
 * @brief DMA 로그 출력
 */
void DMA_Log_Printf(const char* format, ...)
{
 8001028:	b40f      	push	{r0, r1, r2, r3}
 800102a:	b580      	push	{r7, lr}
 800102c:	b0a2      	sub	sp, #136	@ 0x88
 800102e:	af00      	add	r7, sp, #0
    char temp[DMA_LOG_MAX_MESSAGE];
    va_list args;

    va_start(args, format);
 8001030:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001034:	603b      	str	r3, [r7, #0]
    int len = vsnprintf(temp, DMA_LOG_MAX_MESSAGE, format, args);
 8001036:	1d38      	adds	r0, r7, #4
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800103e:	2180      	movs	r1, #128	@ 0x80
 8001040:	f006 f88e 	bl	8007160 <vsniprintf>
 8001044:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    va_end(args);

    if (len > 0) {
 8001048:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800104c:	2b00      	cmp	r3, #0
 800104e:	dd06      	ble.n	800105e <DMA_Log_Printf+0x36>
        WriteToBuffer((uint8_t*)temp, len);
 8001050:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	4611      	mov	r1, r2
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ff59 	bl	8000f10 <WriteToBuffer>
    }
}
 800105e:	bf00      	nop
 8001060:	3788      	adds	r7, #136	@ 0x88
 8001062:	46bd      	mov	sp, r7
 8001064:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001068:	b004      	add	sp, #16
 800106a:	4770      	bx	lr

0800106c <StartDMATransmission>:

/**
 * @brief DMA 전송 시작
 */
static void StartDMATransmission(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
    if (dma_busy) {
 8001072:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <StartDMATransmission+0x74>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d12a      	bne.n	80010d2 <StartDMATransmission+0x66>
        return;  // 이미 전송 중
    }

    uint32_t data_count = GetDataCount();
 800107c:	f7ff ff2a 	bl	8000ed4 <GetDataCount>
 8001080:	60f8      	str	r0, [r7, #12]
    if (data_count == 0) {
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d026      	beq.n	80010d6 <StartDMATransmission+0x6a>
        return;  // 전송할 데이터 없음
    }

    // 전송할 크기 결정
    uint32_t tx_size = (data_count > DMA_LOG_MAX_MESSAGE) ?
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	2b80      	cmp	r3, #128	@ 0x80
 800108c:	bf28      	it	cs
 800108e:	2380      	movcs	r3, #128	@ 0x80
 8001090:	60bb      	str	r3, [r7, #8]
                       DMA_LOG_MAX_MESSAGE : data_count;

    // 버퍼에서 데이터 읽기
    uint32_t read_size = ReadFromBuffer(tx_buffer, tx_size);
 8001092:	68b9      	ldr	r1, [r7, #8]
 8001094:	4813      	ldr	r0, [pc, #76]	@ (80010e4 <StartDMATransmission+0x78>)
 8001096:	f7ff ff79 	bl	8000f8c <ReadFromBuffer>
 800109a:	6078      	str	r0, [r7, #4]

    if (read_size > 0) {
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d01a      	beq.n	80010d8 <StartDMATransmission+0x6c>
        dma_busy = 1;
 80010a2:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <StartDMATransmission+0x74>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	701a      	strb	r2, [r3, #0]
        HAL_StatusTypeDef status = HAL_UART_Transmit_DMA(&huart3, tx_buffer, read_size);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	461a      	mov	r2, r3
 80010ae:	490d      	ldr	r1, [pc, #52]	@ (80010e4 <StartDMATransmission+0x78>)
 80010b0:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <StartDMATransmission+0x7c>)
 80010b2:	f004 f917 	bl	80052e4 <HAL_UART_Transmit_DMA>
 80010b6:	4603      	mov	r3, r0
 80010b8:	70fb      	strb	r3, [r7, #3]

        if (status != HAL_OK) {
 80010ba:	78fb      	ldrb	r3, [r7, #3]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d00b      	beq.n	80010d8 <StartDMATransmission+0x6c>
            dma_busy = 0;  // 실패 시 리셋
 80010c0:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <StartDMATransmission+0x74>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
            printf("DMA TX Failed: %d\n", status);
 80010c6:	78fb      	ldrb	r3, [r7, #3]
 80010c8:	4619      	mov	r1, r3
 80010ca:	4808      	ldr	r0, [pc, #32]	@ (80010ec <StartDMATransmission+0x80>)
 80010cc:	f005 ff66 	bl	8006f9c <iprintf>
 80010d0:	e002      	b.n	80010d8 <StartDMATransmission+0x6c>
        return;  // 이미 전송 중
 80010d2:	bf00      	nop
 80010d4:	e000      	b.n	80010d8 <StartDMATransmission+0x6c>
        return;  // 전송할 데이터 없음
 80010d6:	bf00      	nop
        }
    }
}
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	200003fc 	.word	0x200003fc
 80010e4:	20000400 	.word	0x20000400
 80010e8:	200005b4 	.word	0x200005b4
 80010ec:	080091fc 	.word	0x080091fc

080010f0 <DMA_Log_Process>:

/**
 * @brief DMA 로그 처리 (메인 루프에서 호출)
 */
void DMA_Log_Process(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
    if (!dma_busy) {
 80010f4:	4b04      	ldr	r3, [pc, #16]	@ (8001108 <DMA_Log_Process+0x18>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d101      	bne.n	8001102 <DMA_Log_Process+0x12>
        StartDMATransmission();
 80010fe:	f7ff ffb5 	bl	800106c <StartDMATransmission>
    }
}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200003fc 	.word	0x200003fc

0800110c <DMA_Log_TxComplete>:

/**
 * @brief DMA 전송 완료 콜백
 */
void DMA_Log_TxComplete(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
    dma_busy = 0;
 8001110:	4b03      	ldr	r3, [pc, #12]	@ (8001120 <DMA_Log_TxComplete+0x14>)
 8001112:	2200      	movs	r2, #0
 8001114:	701a      	strb	r2, [r3, #0]

    // 더 전송할 데이터가 있으면 바로 시작
    StartDMATransmission();
 8001116:	f7ff ffa9 	bl	800106c <StartDMATransmission>
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	200003fc 	.word	0x200003fc

08001124 <DMA_Log_Flush>:

/**
 * @brief 강제 플러시 (모든 데이터 전송 완료까지 대기)
 */
void DMA_Log_Flush(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 5000;  // 5초 타임아웃
 800112a:	f001 f951 	bl	80023d0 <HAL_GetTick>
 800112e:	4603      	mov	r3, r0
 8001130:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001134:	3308      	adds	r3, #8
 8001136:	607b      	str	r3, [r7, #4]

    while (GetDataCount() > 0 && HAL_GetTick() < timeout) {
 8001138:	e004      	b.n	8001144 <DMA_Log_Flush+0x20>
        DMA_Log_Process();
 800113a:	f7ff ffd9 	bl	80010f0 <DMA_Log_Process>
        HAL_Delay(10);
 800113e:	200a      	movs	r0, #10
 8001140:	f001 f952 	bl	80023e8 <HAL_Delay>
    while (GetDataCount() > 0 && HAL_GetTick() < timeout) {
 8001144:	f7ff fec6 	bl	8000ed4 <GetDataCount>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d005      	beq.n	800115a <DMA_Log_Flush+0x36>
 800114e:	f001 f93f 	bl	80023d0 <HAL_GetTick>
 8001152:	4602      	mov	r2, r0
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4293      	cmp	r3, r2
 8001158:	d8ef      	bhi.n	800113a <DMA_Log_Flush+0x16>
    }

    if (GetDataCount() > 0) {
 800115a:	f7ff febb 	bl	8000ed4 <GetDataCount>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d006      	beq.n	8001172 <DMA_Log_Flush+0x4e>
        printf("WARNING: %lu bytes not transmitted\n", GetDataCount());
 8001164:	f7ff feb6 	bl	8000ed4 <GetDataCount>
 8001168:	4603      	mov	r3, r0
 800116a:	4619      	mov	r1, r3
 800116c:	4803      	ldr	r0, [pc, #12]	@ (800117c <DMA_Log_Flush+0x58>)
 800116e:	f005 ff15 	bl	8006f9c <iprintf>
    }
}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	08009240 	.word	0x08009240

08001180 <Temp_DMA_Init>:

/**
 * @brief 온도 DMA 시스템 초기화
 */
void Temp_DMA_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0

	 // STM32F407은 자동 캘리브레이션 없음
	// 대신 안정화 시간만 주면 됨
	HAL_Delay(10);  // ADC 안정화 대기
 8001184:	200a      	movs	r0, #10
 8001186:	f001 f92f 	bl	80023e8 <HAL_Delay>

	DMA_Log_Printf("Temperature DMA System Initialized\n");
 800118a:	4807      	ldr	r0, [pc, #28]	@ (80011a8 <Temp_DMA_Init+0x28>)
 800118c:	f7ff ff4c 	bl	8001028 <DMA_Log_Printf>
	DMA_Log_Printf("STM32F407 - No calibration needed\n");
 8001190:	4806      	ldr	r0, [pc, #24]	@ (80011ac <Temp_DMA_Init+0x2c>)
 8001192:	f7ff ff49 	bl	8001028 <DMA_Log_Printf>

    DMA_Log_Printf("Temperature DMA System Initialized\n");
 8001196:	4804      	ldr	r0, [pc, #16]	@ (80011a8 <Temp_DMA_Init+0x28>)
 8001198:	f7ff ff46 	bl	8001028 <DMA_Log_Printf>
    DMA_Log_Printf("ADC Calibration completed\n");
 800119c:	4804      	ldr	r0, [pc, #16]	@ (80011b0 <Temp_DMA_Init+0x30>)
 800119e:	f7ff ff43 	bl	8001028 <DMA_Log_Printf>
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	08009978 	.word	0x08009978
 80011ac:	0800999c 	.word	0x0800999c
 80011b0:	080099c0 	.word	0x080099c0

080011b4 <Temp_DMA_Start>:

/**
 * @brief ADC DMA 시작
 */
void Temp_DMA_Start(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
    // DMA로 연속 변환 시작
    HAL_StatusTypeDef status = HAL_ADC_Start_DMA(&hadc1,
 80011ba:	220a      	movs	r2, #10
 80011bc:	490a      	ldr	r1, [pc, #40]	@ (80011e8 <Temp_DMA_Start+0x34>)
 80011be:	480b      	ldr	r0, [pc, #44]	@ (80011ec <Temp_DMA_Start+0x38>)
 80011c0:	f001 fa8a 	bl	80026d8 <HAL_ADC_Start_DMA>
 80011c4:	4603      	mov	r3, r0
 80011c6:	71fb      	strb	r3, [r7, #7]
                                                 (uint32_t*)adc_buffer,
                                                 TEMP_SAMPLE_COUNT);

    if (status == HAL_OK) {
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d103      	bne.n	80011d6 <Temp_DMA_Start+0x22>
        DMA_Log_Printf("ADC DMA started successfully\n");
 80011ce:	4808      	ldr	r0, [pc, #32]	@ (80011f0 <Temp_DMA_Start+0x3c>)
 80011d0:	f7ff ff2a 	bl	8001028 <DMA_Log_Printf>
    } else {
        DMA_Log_Printf("ADC DMA start failed: %d\n", status);
    }
}
 80011d4:	e004      	b.n	80011e0 <Temp_DMA_Start+0x2c>
        DMA_Log_Printf("ADC DMA start failed: %d\n", status);
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4619      	mov	r1, r3
 80011da:	4806      	ldr	r0, [pc, #24]	@ (80011f4 <Temp_DMA_Start+0x40>)
 80011dc:	f7ff ff24 	bl	8001028 <DMA_Log_Printf>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20000480 	.word	0x20000480
 80011ec:	200004b0 	.word	0x200004b0
 80011f0:	080099dc 	.word	0x080099dc
 80011f4:	080099fc 	.word	0x080099fc

080011f8 <Temp_DMA_Stop>:

/**
 * @brief ADC DMA 정지
 */
void Temp_DMA_Stop(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
    HAL_ADC_Stop_DMA(&hadc1);
 80011fc:	4803      	ldr	r0, [pc, #12]	@ (800120c <Temp_DMA_Stop+0x14>)
 80011fe:	f001 fb7f 	bl	8002900 <HAL_ADC_Stop_DMA>
    DMA_Log_Printf("ADC DMA stopped\n");
 8001202:	4803      	ldr	r0, [pc, #12]	@ (8001210 <Temp_DMA_Stop+0x18>)
 8001204:	f7ff ff10 	bl	8001028 <DMA_Log_Printf>
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	200004b0 	.word	0x200004b0
 8001210:	08009a18 	.word	0x08009a18

08001214 <Convert_ADC_to_Celsius>:

/**
 * @brief ADC 값을 섭씨 온도로 변환
 */
static float Convert_ADC_to_Celsius(uint16_t adc_value)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	80fb      	strh	r3, [r7, #6]
    // ADC 값을 전압으로 변환
    float voltage = ((float)adc_value / TEMP_ADC_MAX) * TEMP_VREF;
 800121e:	88fb      	ldrh	r3, [r7, #6]
 8001220:	ee07 3a90 	vmov	s15, r3
 8001224:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001228:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001270 <Convert_ADC_to_Celsius+0x5c>
 800122c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001230:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001274 <Convert_ADC_to_Celsius+0x60>
 8001234:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001238:	edc7 7a03 	vstr	s15, [r7, #12]

    // STM32F407 온도 센서 공식
    float temperature = ((voltage - TEMP_V25) / TEMP_AVG_SLOPE) + 25.0f;
 800123c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001240:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001278 <Convert_ADC_to_Celsius+0x64>
 8001244:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001248:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800127c <Convert_ADC_to_Celsius+0x68>
 800124c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001250:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001254:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001258:	edc7 7a02 	vstr	s15, [r7, #8]

    return temperature;
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	ee07 3a90 	vmov	s15, r3
}
 8001262:	eeb0 0a67 	vmov.f32	s0, s15
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	457ff000 	.word	0x457ff000
 8001274:	40533333 	.word	0x40533333
 8001278:	3f428f5c 	.word	0x3f428f5c
 800127c:	3b23d70a 	.word	0x3b23d70a

08001280 <Temp_Get_Celsius>:

/**
 * @brief 현재 온도 값 가져오기 (평균화)
 */
float Temp_Get_Celsius(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
    if (!adc_conversion_complete) {
 8001286:	4b1b      	ldr	r3, [pc, #108]	@ (80012f4 <Temp_Get_Celsius+0x74>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	b2db      	uxtb	r3, r3
 800128c:	2b00      	cmp	r3, #0
 800128e:	d102      	bne.n	8001296 <Temp_Get_Celsius+0x16>
        return current_temperature;  // 이전 값 반환
 8001290:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <Temp_Get_Celsius+0x78>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	e026      	b.n	80012e4 <Temp_Get_Celsius+0x64>
    }

    // 평균 계산
    uint32_t sum = 0;
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < TEMP_SAMPLE_COUNT; i++) {
 800129a:	2300      	movs	r3, #0
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	e00a      	b.n	80012b6 <Temp_Get_Celsius+0x36>
        sum += adc_buffer[i];
 80012a0:	4a16      	ldr	r2, [pc, #88]	@ (80012fc <Temp_Get_Celsius+0x7c>)
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012a8:	461a      	mov	r2, r3
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	4413      	add	r3, r2
 80012ae:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < TEMP_SAMPLE_COUNT; i++) {
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	3301      	adds	r3, #1
 80012b4:	60bb      	str	r3, [r7, #8]
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	2b09      	cmp	r3, #9
 80012ba:	ddf1      	ble.n	80012a0 <Temp_Get_Celsius+0x20>
    }

    uint16_t avg_adc = sum / TEMP_SAMPLE_COUNT;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4a10      	ldr	r2, [pc, #64]	@ (8001300 <Temp_Get_Celsius+0x80>)
 80012c0:	fba2 2303 	umull	r2, r3, r2, r3
 80012c4:	08db      	lsrs	r3, r3, #3
 80012c6:	80fb      	strh	r3, [r7, #6]
    current_temperature = Convert_ADC_to_Celsius(avg_adc);
 80012c8:	88fb      	ldrh	r3, [r7, #6]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff ffa2 	bl	8001214 <Convert_ADC_to_Celsius>
 80012d0:	eef0 7a40 	vmov.f32	s15, s0
 80012d4:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <Temp_Get_Celsius+0x78>)
 80012d6:	edc3 7a00 	vstr	s15, [r3]

    adc_conversion_complete = 0;  // 플래그 리셋
 80012da:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <Temp_Get_Celsius+0x74>)
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]

    return current_temperature;
 80012e0:	4b05      	ldr	r3, [pc, #20]	@ (80012f8 <Temp_Get_Celsius+0x78>)
 80012e2:	681b      	ldr	r3, [r3, #0]
}
 80012e4:	ee07 3a90 	vmov	s15, r3
 80012e8:	eeb0 0a67 	vmov.f32	s0, s15
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20000494 	.word	0x20000494
 80012f8:	2000049c 	.word	0x2000049c
 80012fc:	20000480 	.word	0x20000480
 8001300:	cccccccd 	.word	0xcccccccd

08001304 <Temp_Log_Process>:

/**
 * @brief 온도 로그 처리 (메인 루프에서 호출)
 */
void Temp_Log_Process(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af02      	add	r7, sp, #8
    uint32_t current_time = HAL_GetTick();
 800130a:	f001 f861 	bl	80023d0 <HAL_GetTick>
 800130e:	6078      	str	r0, [r7, #4]

    // 주기적 로그 출력
    if (current_time - last_log_time >= TEMP_LOG_INTERVAL) {
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <Temp_Log_Process+0x58>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800131c:	d318      	bcc.n	8001350 <Temp_Log_Process+0x4c>
        float temp = Temp_Get_Celsius();
 800131e:	f7ff ffaf 	bl	8001280 <Temp_Get_Celsius>
 8001322:	ed87 0a00 	vstr	s0, [r7]

        DMA_Log_Printf("Temperature: %.2f°C (Raw ADC avg: %d)\n",
 8001326:	6838      	ldr	r0, [r7, #0]
 8001328:	f7ff f90e 	bl	8000548 <__aeabi_f2d>
 800132c:	4602      	mov	r2, r0
 800132e:	460b      	mov	r3, r1
                      temp,
                      (adc_buffer[0] + adc_buffer[TEMP_SAMPLE_COUNT-1]) / 2);
 8001330:	490b      	ldr	r1, [pc, #44]	@ (8001360 <Temp_Log_Process+0x5c>)
 8001332:	8809      	ldrh	r1, [r1, #0]
 8001334:	4608      	mov	r0, r1
 8001336:	490a      	ldr	r1, [pc, #40]	@ (8001360 <Temp_Log_Process+0x5c>)
 8001338:	8a49      	ldrh	r1, [r1, #18]
 800133a:	4401      	add	r1, r0
        DMA_Log_Printf("Temperature: %.2f°C (Raw ADC avg: %d)\n",
 800133c:	0fc8      	lsrs	r0, r1, #31
 800133e:	4401      	add	r1, r0
 8001340:	1049      	asrs	r1, r1, #1
 8001342:	9100      	str	r1, [sp, #0]
 8001344:	4807      	ldr	r0, [pc, #28]	@ (8001364 <Temp_Log_Process+0x60>)
 8001346:	f7ff fe6f 	bl	8001028 <DMA_Log_Printf>

        last_log_time = current_time;
 800134a:	4a04      	ldr	r2, [pc, #16]	@ (800135c <Temp_Log_Process+0x58>)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6013      	str	r3, [r2, #0]
    }

    // DMA 로그 처리
    DMA_Log_Process();
 8001350:	f7ff fece 	bl	80010f0 <DMA_Log_Process>
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000498 	.word	0x20000498
 8001360:	20000480 	.word	0x20000480
 8001364:	08009a2c 	.word	0x08009a2c

08001368 <HAL_ADC_ConvCpltCallback>:

/**
 * @brief ADC 변환 완료 콜백
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    if (hadc == &hadc1) {
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a08      	ldr	r2, [pc, #32]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d107      	bne.n	8001388 <HAL_ADC_ConvCpltCallback+0x20>
        adc_conversion_complete = 1;
 8001378:	4b07      	ldr	r3, [pc, #28]	@ (8001398 <HAL_ADC_ConvCpltCallback+0x30>)
 800137a:	2201      	movs	r2, #1
 800137c:	701a      	strb	r2, [r3, #0]

        // 디버깅용 (선택적)
        static uint32_t conversion_count = 0;
        conversion_count++;
 800137e:	4b07      	ldr	r3, [pc, #28]	@ (800139c <HAL_ADC_ConvCpltCallback+0x34>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	3301      	adds	r3, #1
 8001384:	4a05      	ldr	r2, [pc, #20]	@ (800139c <HAL_ADC_ConvCpltCallback+0x34>)
 8001386:	6013      	str	r3, [r2, #0]

        if (conversion_count % 100 == 0) {  // 100번마다 로그
//            DMA_Log_Printf("ADC conversions: %lu\n", conversion_count);
        }
    }
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	200004b0 	.word	0x200004b0
 8001398:	20000494 	.word	0x20000494
 800139c:	200004a0 	.word	0x200004a0

080013a0 <Temperature_Monitoring_Demo>:

/**
 * @brief 온도 모니터링 데모
 */
void Temperature_Monitoring_Demo(void)
{
 80013a0:	b5b0      	push	{r4, r5, r7, lr}
 80013a2:	b08c      	sub	sp, #48	@ 0x30
 80013a4:	af02      	add	r7, sp, #8
    DMA_Log_Printf("\n=== Temperature Monitoring Demo ===\n");
 80013a6:	485d      	ldr	r0, [pc, #372]	@ (800151c <Temperature_Monitoring_Demo+0x17c>)
 80013a8:	f7ff fe3e 	bl	8001028 <DMA_Log_Printf>
    DMA_Log_Printf("System Clock: %lu Hz\n", HAL_RCC_GetSysClockFreq());
 80013ac:	f002 fff2 	bl	8004394 <HAL_RCC_GetSysClockFreq>
 80013b0:	4603      	mov	r3, r0
 80013b2:	4619      	mov	r1, r3
 80013b4:	485a      	ldr	r0, [pc, #360]	@ (8001520 <Temperature_Monitoring_Demo+0x180>)
 80013b6:	f7ff fe37 	bl	8001028 <DMA_Log_Printf>
    DMA_Log_Printf("Starting continuous temperature monitoring...\n");
 80013ba:	485a      	ldr	r0, [pc, #360]	@ (8001524 <Temperature_Monitoring_Demo+0x184>)
 80013bc:	f7ff fe34 	bl	8001028 <DMA_Log_Printf>

    // 초기화
    Temp_DMA_Init();
 80013c0:	f7ff fede 	bl	8001180 <Temp_DMA_Init>

    // ADC DMA 시작
    Temp_DMA_Start();
 80013c4:	f7ff fef6 	bl	80011b4 <Temp_DMA_Start>

    // 실시간 모니터링
    uint32_t demo_start = HAL_GetTick();
 80013c8:	f001 f802 	bl	80023d0 <HAL_GetTick>
 80013cc:	6138      	str	r0, [r7, #16]
    uint32_t stats_interval = 10000;  // 10초마다 통계
 80013ce:	f242 7310 	movw	r3, #10000	@ 0x2710
 80013d2:	60fb      	str	r3, [r7, #12]
    uint32_t last_stats = demo_start;
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	627b      	str	r3, [r7, #36]	@ 0x24

    float min_temp = 999.0f;
 80013d8:	4b53      	ldr	r3, [pc, #332]	@ (8001528 <Temperature_Monitoring_Demo+0x188>)
 80013da:	623b      	str	r3, [r7, #32]
    float max_temp = -999.0f;
 80013dc:	4b53      	ldr	r3, [pc, #332]	@ (800152c <Temperature_Monitoring_Demo+0x18c>)
 80013de:	61fb      	str	r3, [r7, #28]
    uint32_t measurement_count = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	61bb      	str	r3, [r7, #24]
    float temp_sum = 0.0f;
 80013e4:	f04f 0300 	mov.w	r3, #0
 80013e8:	617b      	str	r3, [r7, #20]

    while (HAL_GetTick() - demo_start < 60000) {  // 60초 데모
 80013ea:	e082      	b.n	80014f2 <Temperature_Monitoring_Demo+0x152>
        // 온도 로그 처리
        Temp_Log_Process();
 80013ec:	f7ff ff8a 	bl	8001304 <Temp_Log_Process>

        // 통계 수집
        if (adc_conversion_complete) {
 80013f0:	4b4f      	ldr	r3, [pc, #316]	@ (8001530 <Temperature_Monitoring_Demo+0x190>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d024      	beq.n	8001444 <Temperature_Monitoring_Demo+0xa4>
            float current_temp = Temp_Get_Celsius();
 80013fa:	f7ff ff41 	bl	8001280 <Temp_Get_Celsius>
 80013fe:	ed87 0a02 	vstr	s0, [r7, #8]

            if (current_temp < min_temp) min_temp = current_temp;
 8001402:	ed97 7a02 	vldr	s14, [r7, #8]
 8001406:	edd7 7a08 	vldr	s15, [r7, #32]
 800140a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800140e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001412:	d501      	bpl.n	8001418 <Temperature_Monitoring_Demo+0x78>
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	623b      	str	r3, [r7, #32]
            if (current_temp > max_temp) max_temp = current_temp;
 8001418:	ed97 7a02 	vldr	s14, [r7, #8]
 800141c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001420:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001428:	dd01      	ble.n	800142e <Temperature_Monitoring_Demo+0x8e>
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	61fb      	str	r3, [r7, #28]
            temp_sum += current_temp;
 800142e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001432:	edd7 7a02 	vldr	s15, [r7, #8]
 8001436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800143a:	edc7 7a05 	vstr	s15, [r7, #20]
            measurement_count++;
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	3301      	adds	r3, #1
 8001442:	61bb      	str	r3, [r7, #24]
        }

        // 주기적 통계 출력
        if (HAL_GetTick() - last_stats >= stats_interval) {
 8001444:	f000 ffc4 	bl	80023d0 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	68fa      	ldr	r2, [r7, #12]
 8001450:	429a      	cmp	r2, r3
 8001452:	d84b      	bhi.n	80014ec <Temperature_Monitoring_Demo+0x14c>
            if (measurement_count > 0) {
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d045      	beq.n	80014e6 <Temperature_Monitoring_Demo+0x146>
                float avg_temp = temp_sum / measurement_count;
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	ee07 3a90 	vmov	s15, r3
 8001460:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001464:	edd7 6a05 	vldr	s13, [r7, #20]
 8001468:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800146c:	edc7 7a01 	vstr	s15, [r7, #4]

                DMA_Log_Printf("\n--- 10s Statistics ---\n");
 8001470:	4830      	ldr	r0, [pc, #192]	@ (8001534 <Temperature_Monitoring_Demo+0x194>)
 8001472:	f7ff fdd9 	bl	8001028 <DMA_Log_Printf>
                DMA_Log_Printf("Measurements: %lu\n", measurement_count);
 8001476:	69b9      	ldr	r1, [r7, #24]
 8001478:	482f      	ldr	r0, [pc, #188]	@ (8001538 <Temperature_Monitoring_Demo+0x198>)
 800147a:	f7ff fdd5 	bl	8001028 <DMA_Log_Printf>
                DMA_Log_Printf("Average: %.2f°C\n", avg_temp);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff f862 	bl	8000548 <__aeabi_f2d>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	482c      	ldr	r0, [pc, #176]	@ (800153c <Temperature_Monitoring_Demo+0x19c>)
 800148a:	f7ff fdcd 	bl	8001028 <DMA_Log_Printf>
                DMA_Log_Printf("Min: %.2f°C, Max: %.2f°C\n", min_temp, max_temp);
 800148e:	6a38      	ldr	r0, [r7, #32]
 8001490:	f7ff f85a 	bl	8000548 <__aeabi_f2d>
 8001494:	4604      	mov	r4, r0
 8001496:	460d      	mov	r5, r1
 8001498:	69f8      	ldr	r0, [r7, #28]
 800149a:	f7ff f855 	bl	8000548 <__aeabi_f2d>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	e9cd 2300 	strd	r2, r3, [sp]
 80014a6:	4622      	mov	r2, r4
 80014a8:	462b      	mov	r3, r5
 80014aa:	4825      	ldr	r0, [pc, #148]	@ (8001540 <Temperature_Monitoring_Demo+0x1a0>)
 80014ac:	f7ff fdbc 	bl	8001028 <DMA_Log_Printf>
                DMA_Log_Printf("Range: %.2f°C\n", max_temp - min_temp);
 80014b0:	ed97 7a07 	vldr	s14, [r7, #28]
 80014b4:	edd7 7a08 	vldr	s15, [r7, #32]
 80014b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014bc:	ee17 0a90 	vmov	r0, s15
 80014c0:	f7ff f842 	bl	8000548 <__aeabi_f2d>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	481e      	ldr	r0, [pc, #120]	@ (8001544 <Temperature_Monitoring_Demo+0x1a4>)
 80014ca:	f7ff fdad 	bl	8001028 <DMA_Log_Printf>
                DMA_Log_Printf("---------------------\n");
 80014ce:	481e      	ldr	r0, [pc, #120]	@ (8001548 <Temperature_Monitoring_Demo+0x1a8>)
 80014d0:	f7ff fdaa 	bl	8001028 <DMA_Log_Printf>

                // 리셋
                min_temp = 999.0f;
 80014d4:	4b14      	ldr	r3, [pc, #80]	@ (8001528 <Temperature_Monitoring_Demo+0x188>)
 80014d6:	623b      	str	r3, [r7, #32]
                max_temp = -999.0f;
 80014d8:	4b14      	ldr	r3, [pc, #80]	@ (800152c <Temperature_Monitoring_Demo+0x18c>)
 80014da:	61fb      	str	r3, [r7, #28]
                temp_sum = 0.0f;
 80014dc:	f04f 0300 	mov.w	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]
                measurement_count = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61bb      	str	r3, [r7, #24]
            }

            last_stats = HAL_GetTick();
 80014e6:	f000 ff73 	bl	80023d0 <HAL_GetTick>
 80014ea:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        HAL_Delay(10);  // 10ms 간격
 80014ec:	200a      	movs	r0, #10
 80014ee:	f000 ff7b 	bl	80023e8 <HAL_Delay>
    while (HAL_GetTick() - demo_start < 60000) {  // 60초 데모
 80014f2:	f000 ff6d 	bl	80023d0 <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8001500:	4293      	cmp	r3, r2
 8001502:	f67f af73 	bls.w	80013ec <Temperature_Monitoring_Demo+0x4c>
    }

    // 데모 종료
    Temp_DMA_Stop();
 8001506:	f7ff fe77 	bl	80011f8 <Temp_DMA_Stop>
    DMA_Log_Printf("\nTemperature monitoring demo completed\n");
 800150a:	4810      	ldr	r0, [pc, #64]	@ (800154c <Temperature_Monitoring_Demo+0x1ac>)
 800150c:	f7ff fd8c 	bl	8001028 <DMA_Log_Printf>

    // 남은 로그 전송
    DMA_Log_Flush();
 8001510:	f7ff fe08 	bl	8001124 <DMA_Log_Flush>
}
 8001514:	bf00      	nop
 8001516:	3728      	adds	r7, #40	@ 0x28
 8001518:	46bd      	mov	sp, r7
 800151a:	bdb0      	pop	{r4, r5, r7, pc}
 800151c:	08009a54 	.word	0x08009a54
 8001520:	08009a7c 	.word	0x08009a7c
 8001524:	08009a94 	.word	0x08009a94
 8001528:	4479c000 	.word	0x4479c000
 800152c:	c479c000 	.word	0xc479c000
 8001530:	20000494 	.word	0x20000494
 8001534:	08009ac4 	.word	0x08009ac4
 8001538:	08009ae0 	.word	0x08009ae0
 800153c:	08009af4 	.word	0x08009af4
 8001540:	08009b08 	.word	0x08009b08
 8001544:	08009b24 	.word	0x08009b24
 8001548:	08009b34 	.word	0x08009b34
 800154c:	08009b4c 	.word	0x08009b4c

08001550 <Temperature_Alert_System>:

/**
 * @brief 온도 경보 시스템
 */
void Temperature_Alert_System(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
    DMA_Log_Printf("\n=== Temperature Alert System ===\n");
 8001556:	4842      	ldr	r0, [pc, #264]	@ (8001660 <Temperature_Alert_System+0x110>)
 8001558:	f7ff fd66 	bl	8001028 <DMA_Log_Printf>

    const float TEMP_WARNING_HIGH = 50.0f;   // 경고 온도
 800155c:	4b41      	ldr	r3, [pc, #260]	@ (8001664 <Temperature_Alert_System+0x114>)
 800155e:	613b      	str	r3, [r7, #16]
    const float TEMP_CRITICAL_HIGH = 60.0f;  // 위험 온도
 8001560:	4b41      	ldr	r3, [pc, #260]	@ (8001668 <Temperature_Alert_System+0x118>)
 8001562:	60fb      	str	r3, [r7, #12]
    const float TEMP_WARNING_LOW = 10.0f;    // 저온 경고
 8001564:	4b41      	ldr	r3, [pc, #260]	@ (800166c <Temperature_Alert_System+0x11c>)
 8001566:	60bb      	str	r3, [r7, #8]

    Temp_DMA_Init();
 8001568:	f7ff fe0a 	bl	8001180 <Temp_DMA_Init>
    Temp_DMA_Start();
 800156c:	f7ff fe22 	bl	80011b4 <Temp_DMA_Start>

    uint32_t alert_start = HAL_GetTick();
 8001570:	f000 ff2e 	bl	80023d0 <HAL_GetTick>
 8001574:	6078      	str	r0, [r7, #4]
    uint8_t last_alert_level = 0;  // 0: 정상, 1: 경고, 2: 위험
 8001576:	2300      	movs	r3, #0
 8001578:	75fb      	strb	r3, [r7, #23]

    while (HAL_GetTick() - alert_start < 30000) {  // 30초
 800157a:	e05d      	b.n	8001638 <Temperature_Alert_System+0xe8>
        Temp_Log_Process();
 800157c:	f7ff fec2 	bl	8001304 <Temp_Log_Process>

        if (adc_conversion_complete) {
 8001580:	4b3b      	ldr	r3, [pc, #236]	@ (8001670 <Temperature_Alert_System+0x120>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d053      	beq.n	8001632 <Temperature_Alert_System+0xe2>
            float temp = Temp_Get_Celsius();
 800158a:	f7ff fe79 	bl	8001280 <Temp_Get_Celsius>
 800158e:	ed87 0a00 	vstr	s0, [r7]
            uint8_t current_alert_level = 0;
 8001592:	2300      	movs	r3, #0
 8001594:	75bb      	strb	r3, [r7, #22]

            // 경보 레벨 판정
            if (temp >= TEMP_CRITICAL_HIGH) {
 8001596:	ed97 7a00 	vldr	s14, [r7]
 800159a:	edd7 7a03 	vldr	s15, [r7, #12]
 800159e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a6:	db02      	blt.n	80015ae <Temperature_Alert_System+0x5e>
                current_alert_level = 2;  // 위험
 80015a8:	2302      	movs	r3, #2
 80015aa:	75bb      	strb	r3, [r7, #22]
 80015ac:	e016      	b.n	80015dc <Temperature_Alert_System+0x8c>
            } else if (temp >= TEMP_WARNING_HIGH || temp <= TEMP_WARNING_LOW) {
 80015ae:	ed97 7a00 	vldr	s14, [r7]
 80015b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80015b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015be:	da08      	bge.n	80015d2 <Temperature_Alert_System+0x82>
 80015c0:	ed97 7a00 	vldr	s14, [r7]
 80015c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d0:	d802      	bhi.n	80015d8 <Temperature_Alert_System+0x88>
                current_alert_level = 1;  // 경고
 80015d2:	2301      	movs	r3, #1
 80015d4:	75bb      	strb	r3, [r7, #22]
 80015d6:	e001      	b.n	80015dc <Temperature_Alert_System+0x8c>
            } else {
                current_alert_level = 0;  // 정상
 80015d8:	2300      	movs	r3, #0
 80015da:	75bb      	strb	r3, [r7, #22]
            }

            // 상태 변화 시 로그
            if (current_alert_level != last_alert_level) {
 80015dc:	7dba      	ldrb	r2, [r7, #22]
 80015de:	7dfb      	ldrb	r3, [r7, #23]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d026      	beq.n	8001632 <Temperature_Alert_System+0xe2>
                switch (current_alert_level) {
 80015e4:	7dbb      	ldrb	r3, [r7, #22]
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d018      	beq.n	800161c <Temperature_Alert_System+0xcc>
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	dc1f      	bgt.n	800162e <Temperature_Alert_System+0xde>
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d002      	beq.n	80015f8 <Temperature_Alert_System+0xa8>
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d009      	beq.n	800160a <Temperature_Alert_System+0xba>
 80015f6:	e01a      	b.n	800162e <Temperature_Alert_System+0xde>
                    case 0:
                        DMA_Log_Printf("[  ] NORMAL: Temperature %.2f°C\n", temp);
 80015f8:	6838      	ldr	r0, [r7, #0]
 80015fa:	f7fe ffa5 	bl	8000548 <__aeabi_f2d>
 80015fe:	4602      	mov	r2, r0
 8001600:	460b      	mov	r3, r1
 8001602:	481c      	ldr	r0, [pc, #112]	@ (8001674 <Temperature_Alert_System+0x124>)
 8001604:	f7ff fd10 	bl	8001028 <DMA_Log_Printf>
                        break;
 8001608:	e011      	b.n	800162e <Temperature_Alert_System+0xde>
                    case 1:
                        DMA_Log_Printf("[  ] WARNING: Temperature %.2f°C\n", temp);
 800160a:	6838      	ldr	r0, [r7, #0]
 800160c:	f7fe ff9c 	bl	8000548 <__aeabi_f2d>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4818      	ldr	r0, [pc, #96]	@ (8001678 <Temperature_Alert_System+0x128>)
 8001616:	f7ff fd07 	bl	8001028 <DMA_Log_Printf>
                        break;
 800161a:	e008      	b.n	800162e <Temperature_Alert_System+0xde>
                    case 2:
                        DMA_Log_Printf("[  ] CRITICAL: Temperature %.2f°C\n", temp);
 800161c:	6838      	ldr	r0, [r7, #0]
 800161e:	f7fe ff93 	bl	8000548 <__aeabi_f2d>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4815      	ldr	r0, [pc, #84]	@ (800167c <Temperature_Alert_System+0x12c>)
 8001628:	f7ff fcfe 	bl	8001028 <DMA_Log_Printf>
                        break;
 800162c:	bf00      	nop
                }
                last_alert_level = current_alert_level;
 800162e:	7dbb      	ldrb	r3, [r7, #22]
 8001630:	75fb      	strb	r3, [r7, #23]
            }
        }

        HAL_Delay(100);
 8001632:	2064      	movs	r0, #100	@ 0x64
 8001634:	f000 fed8 	bl	80023e8 <HAL_Delay>
    while (HAL_GetTick() - alert_start < 30000) {  // 30초
 8001638:	f000 feca 	bl	80023d0 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	f247 522f 	movw	r2, #29999	@ 0x752f
 8001646:	4293      	cmp	r3, r2
 8001648:	d998      	bls.n	800157c <Temperature_Alert_System+0x2c>
    }

    Temp_DMA_Stop();
 800164a:	f7ff fdd5 	bl	80011f8 <Temp_DMA_Stop>
    DMA_Log_Printf("Alert system demo completed\n");
 800164e:	480c      	ldr	r0, [pc, #48]	@ (8001680 <Temperature_Alert_System+0x130>)
 8001650:	f7ff fcea 	bl	8001028 <DMA_Log_Printf>
    DMA_Log_Flush();
 8001654:	f7ff fd66 	bl	8001124 <DMA_Log_Flush>
}
 8001658:	bf00      	nop
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	08009b74 	.word	0x08009b74
 8001664:	42480000 	.word	0x42480000
 8001668:	42700000 	.word	0x42700000
 800166c:	41200000 	.word	0x41200000
 8001670:	20000494 	.word	0x20000494
 8001674:	08009b98 	.word	0x08009b98
 8001678:	08009bbc 	.word	0x08009bbc
 800167c:	08009be0 	.word	0x08009be0
 8001680:	08009c04 	.word	0x08009c04

08001684 <CS_Low>:
static W25Q128_Handle_t w25q_handle_instance;  // 실제 변수
static W25Q128_Handle_t *w25q_handle = &w25q_handle_instance;  // 포인터


/* CS 핀 제어 */
static void CS_Low(void) {
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(w25q_handle->cs_port, w25q_handle->cs_pin, GPIO_PIN_RESET);
 8001688:	4b05      	ldr	r3, [pc, #20]	@ (80016a0 <CS_Low+0x1c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	6858      	ldr	r0, [r3, #4]
 800168e:	4b04      	ldr	r3, [pc, #16]	@ (80016a0 <CS_Low+0x1c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	891b      	ldrh	r3, [r3, #8]
 8001694:	2200      	movs	r2, #0
 8001696:	4619      	mov	r1, r3
 8001698:	f002 fb04 	bl	8003ca4 <HAL_GPIO_WritePin>
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20000000 	.word	0x20000000

080016a4 <CS_High>:

static void CS_High(void) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(w25q_handle->cs_port, w25q_handle->cs_pin, GPIO_PIN_SET);
 80016a8:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <CS_High+0x1c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	6858      	ldr	r0, [r3, #4]
 80016ae:	4b04      	ldr	r3, [pc, #16]	@ (80016c0 <CS_High+0x1c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	891b      	ldrh	r3, [r3, #8]
 80016b4:	2201      	movs	r2, #1
 80016b6:	4619      	mov	r1, r3
 80016b8:	f002 faf4 	bl	8003ca4 <HAL_GPIO_WritePin>
}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000000 	.word	0x20000000

080016c4 <IsReady>:

/* 상태 확인 */
static bool IsReady(void) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
    uint8_t cmd = W25Q128_CMD_READ_STATUS;
 80016ca:	2305      	movs	r3, #5
 80016cc:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    CS_Low();
 80016ce:	f7ff ffd9 	bl	8001684 <CS_Low>
    HAL_SPI_Transmit(w25q_handle->hspi, &cmd, 1, 100);
 80016d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <IsReady+0x4c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	1df9      	adds	r1, r7, #7
 80016da:	2364      	movs	r3, #100	@ 0x64
 80016dc:	2201      	movs	r2, #1
 80016de:	f002 ffdc 	bl	800469a <HAL_SPI_Transmit>
    HAL_SPI_Receive(w25q_handle->hspi, &status, 1, 100);
 80016e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <IsReady+0x4c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	6818      	ldr	r0, [r3, #0]
 80016e8:	1db9      	adds	r1, r7, #6
 80016ea:	2364      	movs	r3, #100	@ 0x64
 80016ec:	2201      	movs	r2, #1
 80016ee:	f003 f918 	bl	8004922 <HAL_SPI_Receive>
    CS_High();
 80016f2:	f7ff ffd7 	bl	80016a4 <CS_High>

    return !(status & W25Q128_STATUS_BUSY);
 80016f6:	79bb      	ldrb	r3, [r7, #6]
 80016f8:	f003 0301 	and.w	r3, r3, #1
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	bf0c      	ite	eq
 8001700:	2301      	moveq	r3, #1
 8001702:	2300      	movne	r3, #0
 8001704:	b2db      	uxtb	r3, r3
}
 8001706:	4618      	mov	r0, r3
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000000 	.word	0x20000000

08001714 <WriteEnable>:

/* 쓰기 활성화 */
static void WriteEnable(void) {
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
    uint8_t cmd = W25Q128_CMD_WRITE_ENABLE;
 800171a:	2306      	movs	r3, #6
 800171c:	71fb      	strb	r3, [r7, #7]

    CS_Low();
 800171e:	f7ff ffb1 	bl	8001684 <CS_Low>
    HAL_SPI_Transmit(w25q_handle->hspi, &cmd, 1, 100);
 8001722:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <WriteEnable+0x2c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	6818      	ldr	r0, [r3, #0]
 8001728:	1df9      	adds	r1, r7, #7
 800172a:	2364      	movs	r3, #100	@ 0x64
 800172c:	2201      	movs	r2, #1
 800172e:	f002 ffb4 	bl	800469a <HAL_SPI_Transmit>
    CS_High();
 8001732:	f7ff ffb7 	bl	80016a4 <CS_High>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000000 	.word	0x20000000

08001744 <WaitReady>:

/* 준비될 때까지 대기 */
static void WaitReady(void) {
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
    while (!IsReady()) {
 8001748:	e002      	b.n	8001750 <WaitReady+0xc>
        HAL_Delay(1);
 800174a:	2001      	movs	r0, #1
 800174c:	f000 fe4c 	bl	80023e8 <HAL_Delay>
    while (!IsReady()) {
 8001750:	f7ff ffb8 	bl	80016c4 <IsReady>
 8001754:	4603      	mov	r3, r0
 8001756:	f083 0301 	eor.w	r3, r3, #1
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b00      	cmp	r3, #0
 800175e:	d1f4      	bne.n	800174a <WaitReady+0x6>
    }
}
 8001760:	bf00      	nop
 8001762:	bf00      	nop
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <W25Q128_Init>:

/**
 * @brief W25Q128 초기화
 */
void W25Q128_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
	w25q_handle->hspi = &hspi2;
 800176c:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <W25Q128_Init+0x2c>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a09      	ldr	r2, [pc, #36]	@ (8001798 <W25Q128_Init+0x30>)
 8001772:	601a      	str	r2, [r3, #0]
	w25q_handle->cs_pin = SPI_CS_Pin;
 8001774:	4b07      	ldr	r3, [pc, #28]	@ (8001794 <W25Q128_Init+0x2c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2208      	movs	r2, #8
 800177a:	811a      	strh	r2, [r3, #8]
	w25q_handle->cs_port = SPI_CS_GPIO_Port;
 800177c:	4b05      	ldr	r3, [pc, #20]	@ (8001794 <W25Q128_Init+0x2c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a06      	ldr	r2, [pc, #24]	@ (800179c <W25Q128_Init+0x34>)
 8001782:	605a      	str	r2, [r3, #4]
    CS_High();  // CS 핀을 HIGH로 설정
 8001784:	f7ff ff8e 	bl	80016a4 <CS_High>
    HAL_Delay(10);
 8001788:	200a      	movs	r0, #10
 800178a:	f000 fe2d 	bl	80023e8 <HAL_Delay>
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000000 	.word	0x20000000
 8001798:	20000558 	.word	0x20000558
 800179c:	40021000 	.word	0x40021000

080017a0 <W25Q128_ReadData>:

/**
 * @brief 데이터 읽기
 */
void W25Q128_ReadData(uint32_t addr, uint8_t *data, uint32_t size) {
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
    uint8_t cmd[4];

    // 명령어 + 주소 준비
    cmd[0] = W25Q128_CMD_READ_DATA;
 80017ac:	2303      	movs	r3, #3
 80017ae:	753b      	strb	r3, [r7, #20]
    cmd[1] = (addr >> 16) & 0xFF;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	0c1b      	lsrs	r3, r3, #16
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	757b      	strb	r3, [r7, #21]
    cmd[2] = (addr >> 8) & 0xFF;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	0a1b      	lsrs	r3, r3, #8
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	75bb      	strb	r3, [r7, #22]
    cmd[3] = addr & 0xFF;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	75fb      	strb	r3, [r7, #23]

    CS_Low();
 80017c6:	f7ff ff5d 	bl	8001684 <CS_Low>
    HAL_SPI_Transmit(w25q_handle->hspi, cmd, 4, 100);
 80017ca:	4b0c      	ldr	r3, [pc, #48]	@ (80017fc <W25Q128_ReadData+0x5c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6818      	ldr	r0, [r3, #0]
 80017d0:	f107 0114 	add.w	r1, r7, #20
 80017d4:	2364      	movs	r3, #100	@ 0x64
 80017d6:	2204      	movs	r2, #4
 80017d8:	f002 ff5f 	bl	800469a <HAL_SPI_Transmit>
    HAL_SPI_Receive(w25q_handle->hspi, data, size, 1000);
 80017dc:	4b07      	ldr	r3, [pc, #28]	@ (80017fc <W25Q128_ReadData+0x5c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	6818      	ldr	r0, [r3, #0]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	b29a      	uxth	r2, r3
 80017e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ea:	68b9      	ldr	r1, [r7, #8]
 80017ec:	f003 f899 	bl	8004922 <HAL_SPI_Receive>
    CS_High();
 80017f0:	f7ff ff58 	bl	80016a4 <CS_High>
}
 80017f4:	bf00      	nop
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000000 	.word	0x20000000

08001800 <W25Q128_WriteData>:

/**
 * @brief 데이터 쓰기 (한 페이지만)
 */
void W25Q128_WriteData(uint32_t addr, uint8_t *data, uint32_t size) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
    uint8_t cmd[4];

    // 최대 256바이트까지만
    if (size > 256) size = 256;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001812:	d902      	bls.n	800181a <W25Q128_WriteData+0x1a>
 8001814:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001818:	607b      	str	r3, [r7, #4]

    WriteEnable();
 800181a:	f7ff ff7b 	bl	8001714 <WriteEnable>

    // 명령어 + 주소 준비
    cmd[0] = W25Q128_CMD_PAGE_PROGRAM;
 800181e:	2302      	movs	r3, #2
 8001820:	753b      	strb	r3, [r7, #20]
    cmd[1] = (addr >> 16) & 0xFF;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	0c1b      	lsrs	r3, r3, #16
 8001826:	b2db      	uxtb	r3, r3
 8001828:	757b      	strb	r3, [r7, #21]
    cmd[2] = (addr >> 8) & 0xFF;
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	0a1b      	lsrs	r3, r3, #8
 800182e:	b2db      	uxtb	r3, r3
 8001830:	75bb      	strb	r3, [r7, #22]
    cmd[3] = addr & 0xFF;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	b2db      	uxtb	r3, r3
 8001836:	75fb      	strb	r3, [r7, #23]

    CS_Low();
 8001838:	f7ff ff24 	bl	8001684 <CS_Low>
    HAL_SPI_Transmit(w25q_handle->hspi, cmd, 4, 100);
 800183c:	4b0d      	ldr	r3, [pc, #52]	@ (8001874 <W25Q128_WriteData+0x74>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	6818      	ldr	r0, [r3, #0]
 8001842:	f107 0114 	add.w	r1, r7, #20
 8001846:	2364      	movs	r3, #100	@ 0x64
 8001848:	2204      	movs	r2, #4
 800184a:	f002 ff26 	bl	800469a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(w25q_handle->hspi, data, size, 1000);
 800184e:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <W25Q128_WriteData+0x74>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	6818      	ldr	r0, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	b29a      	uxth	r2, r3
 8001858:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800185c:	68b9      	ldr	r1, [r7, #8]
 800185e:	f002 ff1c 	bl	800469a <HAL_SPI_Transmit>
    CS_High();
 8001862:	f7ff ff1f 	bl	80016a4 <CS_High>

    WaitReady();  // 완료 대기
 8001866:	f7ff ff6d 	bl	8001744 <WaitReady>
}
 800186a:	bf00      	nop
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000000 	.word	0x20000000

08001878 <W25Q128_EraseSector>:

/**
 * @brief 섹터 지우기 (4KB)
 */
void W25Q128_EraseSector(uint32_t addr) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];

    WriteEnable();
 8001880:	f7ff ff48 	bl	8001714 <WriteEnable>

    // 명령어 + 주소 준비
    cmd[0] = W25Q128_CMD_SECTOR_ERASE;
 8001884:	2320      	movs	r3, #32
 8001886:	733b      	strb	r3, [r7, #12]
    cmd[1] = (addr >> 16) & 0xFF;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	0c1b      	lsrs	r3, r3, #16
 800188c:	b2db      	uxtb	r3, r3
 800188e:	737b      	strb	r3, [r7, #13]
    cmd[2] = (addr >> 8) & 0xFF;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	0a1b      	lsrs	r3, r3, #8
 8001894:	b2db      	uxtb	r3, r3
 8001896:	73bb      	strb	r3, [r7, #14]
    cmd[3] = addr & 0xFF;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	b2db      	uxtb	r3, r3
 800189c:	73fb      	strb	r3, [r7, #15]

    CS_Low();
 800189e:	f7ff fef1 	bl	8001684 <CS_Low>
    HAL_SPI_Transmit(w25q_handle->hspi, cmd, 4, 100);
 80018a2:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <W25Q128_EraseSector+0x4c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	6818      	ldr	r0, [r3, #0]
 80018a8:	f107 010c 	add.w	r1, r7, #12
 80018ac:	2364      	movs	r3, #100	@ 0x64
 80018ae:	2204      	movs	r2, #4
 80018b0:	f002 fef3 	bl	800469a <HAL_SPI_Transmit>
    CS_High();
 80018b4:	f7ff fef6 	bl	80016a4 <CS_High>

    WaitReady();  // 완료 대기
 80018b8:	f7ff ff44 	bl	8001744 <WaitReady>
}
 80018bc:	bf00      	nop
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20000000 	.word	0x20000000

080018c8 <Test_W25Q128>:

/**
 * @brief 사용 예제
 */
void Test_W25Q128(void)
{
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b089      	sub	sp, #36	@ 0x24
 80018cc:	af00      	add	r7, sp, #0
    // 테스트 데이터
    uint8_t write_data[16] = "Hello W25Q128!";
 80018ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001948 <Test_W25Q128+0x80>)
 80018d0:	f107 0410 	add.w	r4, r7, #16
 80018d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018d6:	c407      	stmia	r4!, {r0, r1, r2}
 80018d8:	8023      	strh	r3, [r4, #0]
 80018da:	3402      	adds	r4, #2
 80018dc:	0c1b      	lsrs	r3, r3, #16
 80018de:	7023      	strb	r3, [r4, #0]
 80018e0:	2300      	movs	r3, #0
 80018e2:	77fb      	strb	r3, [r7, #31]
    uint8_t read_data[16] = {0};
 80018e4:	463b      	mov	r3, r7
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]

    // 1. 섹터 지우기
    W25Q128_EraseSector(0x000000);
 80018f0:	2000      	movs	r0, #0
 80018f2:	f7ff ffc1 	bl	8001878 <W25Q128_EraseSector>

    // 2. 데이터 쓰기
    W25Q128_WriteData(0x000000, write_data, 16);
 80018f6:	f107 0310 	add.w	r3, r7, #16
 80018fa:	2210      	movs	r2, #16
 80018fc:	4619      	mov	r1, r3
 80018fe:	2000      	movs	r0, #0
 8001900:	f7ff ff7e 	bl	8001800 <W25Q128_WriteData>

    // 3. 데이터 읽기
    W25Q128_ReadData(0x000000, read_data, 16);
 8001904:	463b      	mov	r3, r7
 8001906:	2210      	movs	r2, #16
 8001908:	4619      	mov	r1, r3
 800190a:	2000      	movs	r0, #0
 800190c:	f7ff ff48 	bl	80017a0 <W25Q128_ReadData>

    // 4. 결과 확인
    // read_data와 write_data가 같은지 확인
#if 1
    printf("write data -> %s", write_data);
 8001910:	f107 0310 	add.w	r3, r7, #16
 8001914:	4619      	mov	r1, r3
 8001916:	480d      	ldr	r0, [pc, #52]	@ (800194c <Test_W25Q128+0x84>)
 8001918:	f005 fb40 	bl	8006f9c <iprintf>
    fflush(stdout);
 800191c:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <Test_W25Q128+0x88>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	4618      	mov	r0, r3
 8001924:	f005 fa64 	bl	8006df0 <fflush>
	printf("  read data  -> %s", read_data);
 8001928:	463b      	mov	r3, r7
 800192a:	4619      	mov	r1, r3
 800192c:	4809      	ldr	r0, [pc, #36]	@ (8001954 <Test_W25Q128+0x8c>)
 800192e:	f005 fb35 	bl	8006f9c <iprintf>
	fflush(stdout);
 8001932:	4b07      	ldr	r3, [pc, #28]	@ (8001950 <Test_W25Q128+0x88>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	4618      	mov	r0, r3
 800193a:	f005 fa59 	bl	8006df0 <fflush>
#else
    printf("write data -> %s\\", write_data);
    printf("read data  -> %s\\", read_data);
#endif
}
 800193e:	bf00      	nop
 8001940:	3724      	adds	r7, #36	@ 0x24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd90      	pop	{r4, r7, pc}
 8001946:	bf00      	nop
 8001948:	08009c4c 	.word	0x08009c4c
 800194c:	08009c24 	.word	0x08009c24
 8001950:	2000001c 	.word	0x2000001c
 8001954:	08009c38 	.word	0x08009c38

08001958 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800195e:	463b      	mov	r3, r7
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800196a:	4b21      	ldr	r3, [pc, #132]	@ (80019f0 <MX_ADC1_Init+0x98>)
 800196c:	4a21      	ldr	r2, [pc, #132]	@ (80019f4 <MX_ADC1_Init+0x9c>)
 800196e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001970:	4b1f      	ldr	r3, [pc, #124]	@ (80019f0 <MX_ADC1_Init+0x98>)
 8001972:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001976:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001978:	4b1d      	ldr	r3, [pc, #116]	@ (80019f0 <MX_ADC1_Init+0x98>)
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800197e:	4b1c      	ldr	r3, [pc, #112]	@ (80019f0 <MX_ADC1_Init+0x98>)
 8001980:	2200      	movs	r2, #0
 8001982:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001984:	4b1a      	ldr	r3, [pc, #104]	@ (80019f0 <MX_ADC1_Init+0x98>)
 8001986:	2201      	movs	r2, #1
 8001988:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800198a:	4b19      	ldr	r3, [pc, #100]	@ (80019f0 <MX_ADC1_Init+0x98>)
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001992:	4b17      	ldr	r3, [pc, #92]	@ (80019f0 <MX_ADC1_Init+0x98>)
 8001994:	2200      	movs	r2, #0
 8001996:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001998:	4b15      	ldr	r3, [pc, #84]	@ (80019f0 <MX_ADC1_Init+0x98>)
 800199a:	4a17      	ldr	r2, [pc, #92]	@ (80019f8 <MX_ADC1_Init+0xa0>)
 800199c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800199e:	4b14      	ldr	r3, [pc, #80]	@ (80019f0 <MX_ADC1_Init+0x98>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80019a4:	4b12      	ldr	r3, [pc, #72]	@ (80019f0 <MX_ADC1_Init+0x98>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80019aa:	4b11      	ldr	r3, [pc, #68]	@ (80019f0 <MX_ADC1_Init+0x98>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019b2:	4b0f      	ldr	r3, [pc, #60]	@ (80019f0 <MX_ADC1_Init+0x98>)
 80019b4:	2201      	movs	r2, #1
 80019b6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019b8:	480d      	ldr	r0, [pc, #52]	@ (80019f0 <MX_ADC1_Init+0x98>)
 80019ba:	f000 fd39 	bl	8002430 <HAL_ADC_Init>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80019c4:	f000 f9d6 	bl	8001d74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80019c8:	2310      	movs	r3, #16
 80019ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80019cc:	2301      	movs	r3, #1
 80019ce:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80019d0:	2307      	movs	r3, #7
 80019d2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019d4:	463b      	mov	r3, r7
 80019d6:	4619      	mov	r1, r3
 80019d8:	4805      	ldr	r0, [pc, #20]	@ (80019f0 <MX_ADC1_Init+0x98>)
 80019da:	f001 f809 	bl	80029f0 <HAL_ADC_ConfigChannel>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80019e4:	f000 f9c6 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019e8:	bf00      	nop
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	200004b0 	.word	0x200004b0
 80019f4:	40012000 	.word	0x40012000
 80019f8:	0f000001 	.word	0x0f000001

080019fc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a26      	ldr	r2, [pc, #152]	@ (8001aa4 <HAL_ADC_MspInit+0xa8>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d145      	bne.n	8001a9a <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	4b25      	ldr	r3, [pc, #148]	@ (8001aa8 <HAL_ADC_MspInit+0xac>)
 8001a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a16:	4a24      	ldr	r2, [pc, #144]	@ (8001aa8 <HAL_ADC_MspInit+0xac>)
 8001a18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a1e:	4b22      	ldr	r3, [pc, #136]	@ (8001aa8 <HAL_ADC_MspInit+0xac>)
 8001a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a2a:	4b20      	ldr	r3, [pc, #128]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a2c:	4a20      	ldr	r2, [pc, #128]	@ (8001ab0 <HAL_ADC_MspInit+0xb4>)
 8001a2e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a30:	4b1e      	ldr	r3, [pc, #120]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a36:	4b1d      	ldr	r3, [pc, #116]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a42:	4b1a      	ldr	r3, [pc, #104]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a48:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a4a:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a4c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a50:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a52:	4b16      	ldr	r3, [pc, #88]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a58:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a5a:	4b14      	ldr	r3, [pc, #80]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a60:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a62:	4b12      	ldr	r3, [pc, #72]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a68:	4b10      	ldr	r3, [pc, #64]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a6e:	480f      	ldr	r0, [pc, #60]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a70:	f001 fb7a 	bl	8003168 <HAL_DMA_Init>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 8001a7a:	f000 f97b 	bl	8001d74 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a82:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a84:	4a09      	ldr	r2, [pc, #36]	@ (8001aac <HAL_ADC_MspInit+0xb0>)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	2012      	movs	r0, #18
 8001a90:	f001 fb33 	bl	80030fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001a94:	2012      	movs	r0, #18
 8001a96:	f001 fb4c 	bl	8003132 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001a9a:	bf00      	nop
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40012000 	.word	0x40012000
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	200004f8 	.word	0x200004f8
 8001ab0:	40026410 	.word	0x40026410

08001ab4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	607b      	str	r3, [r7, #4]
 8001abe:	4b17      	ldr	r3, [pc, #92]	@ (8001b1c <MX_DMA_Init+0x68>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	4a16      	ldr	r2, [pc, #88]	@ (8001b1c <MX_DMA_Init+0x68>)
 8001ac4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aca:	4b14      	ldr	r3, [pc, #80]	@ (8001b1c <MX_DMA_Init+0x68>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	603b      	str	r3, [r7, #0]
 8001ada:	4b10      	ldr	r3, [pc, #64]	@ (8001b1c <MX_DMA_Init+0x68>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	4a0f      	ldr	r2, [pc, #60]	@ (8001b1c <MX_DMA_Init+0x68>)
 8001ae0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b1c <MX_DMA_Init+0x68>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001aee:	603b      	str	r3, [r7, #0]
 8001af0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2100      	movs	r1, #0
 8001af6:	200e      	movs	r0, #14
 8001af8:	f001 faff 	bl	80030fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001afc:	200e      	movs	r0, #14
 8001afe:	f001 fb18 	bl	8003132 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2100      	movs	r1, #0
 8001b06:	2038      	movs	r0, #56	@ 0x38
 8001b08:	f001 faf7 	bl	80030fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001b0c:	2038      	movs	r0, #56	@ 0x38
 8001b0e:	f001 fb10 	bl	8003132 <HAL_NVIC_EnableIRQ>

}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40023800 	.word	0x40023800

08001b20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08c      	sub	sp, #48	@ 0x30
 8001b24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b26:	f107 031c 	add.w	r3, r7, #28
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	601a      	str	r2, [r3, #0]
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	609a      	str	r2, [r3, #8]
 8001b32:	60da      	str	r2, [r3, #12]
 8001b34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	61bb      	str	r3, [r7, #24]
 8001b3a:	4b34      	ldr	r3, [pc, #208]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	4a33      	ldr	r2, [pc, #204]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b40:	f043 0310 	orr.w	r3, r3, #16
 8001b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b46:	4b31      	ldr	r3, [pc, #196]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	f003 0310 	and.w	r3, r3, #16
 8001b4e:	61bb      	str	r3, [r7, #24]
 8001b50:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	4b2d      	ldr	r3, [pc, #180]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	4a2c      	ldr	r2, [pc, #176]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b5c:	f043 0304 	orr.w	r3, r3, #4
 8001b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b62:	4b2a      	ldr	r3, [pc, #168]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	f003 0304 	and.w	r3, r3, #4
 8001b6a:	617b      	str	r3, [r7, #20]
 8001b6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	4b26      	ldr	r3, [pc, #152]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	4a25      	ldr	r2, [pc, #148]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7e:	4b23      	ldr	r3, [pc, #140]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b86:	613b      	str	r3, [r7, #16]
 8001b88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b92:	4a1e      	ldr	r2, [pc, #120]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	4b18      	ldr	r3, [pc, #96]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	4a17      	ldr	r2, [pc, #92]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001bb0:	f043 0308 	orr.w	r3, r3, #8
 8001bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb6:	4b15      	ldr	r3, [pc, #84]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	f003 0308 	and.w	r3, r3, #8
 8001bbe:	60bb      	str	r3, [r7, #8]
 8001bc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	607b      	str	r3, [r7, #4]
 8001bc6:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	4a10      	ldr	r2, [pc, #64]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001bcc:	f043 0301 	orr.w	r3, r3, #1
 8001bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <MX_GPIO_Init+0xec>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	607b      	str	r3, [r7, #4]
 8001bdc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001bde:	2200      	movs	r2, #0
 8001be0:	2108      	movs	r1, #8
 8001be2:	480b      	ldr	r0, [pc, #44]	@ (8001c10 <MX_GPIO_Init+0xf0>)
 8001be4:	f002 f85e 	bl	8003ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001be8:	2308      	movs	r3, #8
 8001bea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bec:	2301      	movs	r3, #1
 8001bee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001bf8:	f107 031c 	add.w	r3, r7, #28
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4804      	ldr	r0, [pc, #16]	@ (8001c10 <MX_GPIO_Init+0xf0>)
 8001c00:	f001 feb4 	bl	800396c <HAL_GPIO_Init>

}
 8001c04:	bf00      	nop
 8001c06:	3730      	adds	r7, #48	@ 0x30
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	40021000 	.word	0x40021000

08001c14 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
	UNUSED(file);
	HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, 100);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	2364      	movs	r3, #100	@ 0x64
 8001c26:	68b9      	ldr	r1, [r7, #8]
 8001c28:	4803      	ldr	r0, [pc, #12]	@ (8001c38 <_write+0x24>)
 8001c2a:	f003 facf 	bl	80051cc <HAL_UART_Transmit>
	return len;
 8001c2e:	687b      	ldr	r3, [r7, #4]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3710      	adds	r7, #16
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	200005b4 	.word	0x200005b4

08001c3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c40:	f000 fb60 	bl	8002304 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c44:	f000 f81c 	bl	8001c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c48:	f7ff ff6a 	bl	8001b20 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c4c:	f7ff ff32 	bl	8001ab4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001c50:	f000 fa78 	bl	8002144 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8001c54:	f000 f894 	bl	8001d80 <MX_SPI2_Init>
  MX_ADC1_Init();
 8001c58:	f7ff fe7e 	bl	8001958 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  printf("Application Start\r\n");
 8001c5c:	4807      	ldr	r0, [pc, #28]	@ (8001c7c <main+0x40>)
 8001c5e:	f005 fa05 	bl	800706c <puts>
  W25Q128_Init();
 8001c62:	f7ff fd81 	bl	8001768 <W25Q128_Init>
  // DMA 로그 초기화
  DMA_Log_Init();
 8001c66:	f7ff f9c7 	bl	8000ff8 <DMA_Log_Init>
  Test_W25Q128();
 8001c6a:	f7ff fe2d 	bl	80018c8 <Test_W25Q128>
  // 온도 모니터링 데모
  Temperature_Monitoring_Demo();
 8001c6e:	f7ff fb97 	bl	80013a0 <Temperature_Monitoring_Demo>
  // 경보 시스템 데모
  Temperature_Alert_System();
 8001c72:	f7ff fc6d 	bl	8001550 <Temperature_Alert_System>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // 온도 로그 처리
	  Temp_Log_Process();
 8001c76:	f7ff fb45 	bl	8001304 <Temp_Log_Process>
 8001c7a:	e7fc      	b.n	8001c76 <main+0x3a>
 8001c7c:	08009c7c 	.word	0x08009c7c

08001c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b094      	sub	sp, #80	@ 0x50
 8001c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c86:	f107 0320 	add.w	r3, r7, #32
 8001c8a:	2230      	movs	r2, #48	@ 0x30
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f005 fb08 	bl	80072a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c94:	f107 030c 	add.w	r3, r7, #12
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	60bb      	str	r3, [r7, #8]
 8001ca8:	4b28      	ldr	r3, [pc, #160]	@ (8001d4c <SystemClock_Config+0xcc>)
 8001caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cac:	4a27      	ldr	r2, [pc, #156]	@ (8001d4c <SystemClock_Config+0xcc>)
 8001cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cb4:	4b25      	ldr	r3, [pc, #148]	@ (8001d4c <SystemClock_Config+0xcc>)
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	607b      	str	r3, [r7, #4]
 8001cc4:	4b22      	ldr	r3, [pc, #136]	@ (8001d50 <SystemClock_Config+0xd0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a21      	ldr	r2, [pc, #132]	@ (8001d50 <SystemClock_Config+0xd0>)
 8001cca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cce:	6013      	str	r3, [r2, #0]
 8001cd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d50 <SystemClock_Config+0xd0>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cd8:	607b      	str	r3, [r7, #4]
 8001cda:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ce0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001cf0:	2319      	movs	r3, #25
 8001cf2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001cf4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001cf8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001cfe:	2304      	movs	r3, #4
 8001d00:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d02:	f107 0320 	add.w	r3, r7, #32
 8001d06:	4618      	mov	r0, r3
 8001d08:	f001 ffe6 	bl	8003cd8 <HAL_RCC_OscConfig>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001d12:	f000 f82f 	bl	8001d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d16:	230f      	movs	r3, #15
 8001d18:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d22:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d2c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	2105      	movs	r1, #5
 8001d34:	4618      	mov	r0, r3
 8001d36:	f002 fa47 	bl	80041c8 <HAL_RCC_ClockConfig>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001d40:	f000 f818 	bl	8001d74 <Error_Handler>
  }
}
 8001d44:	bf00      	nop
 8001d46:	3750      	adds	r7, #80	@ 0x50
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40007000 	.word	0x40007000

08001d54 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
// main.c에 이 함수가 있는지 확인
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a04      	ldr	r2, [pc, #16]	@ (8001d70 <HAL_UART_TxCpltCallback+0x1c>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d101      	bne.n	8001d68 <HAL_UART_TxCpltCallback+0x14>
        DMA_Log_TxComplete();  // ← 이게 호출 안 됨
 8001d64:	f7ff f9d2 	bl	800110c <DMA_Log_TxComplete>
    }
}
 8001d68:	bf00      	nop
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	200005b4 	.word	0x200005b4

08001d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d78:	b672      	cpsid	i
}
 8001d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d7c:	bf00      	nop
 8001d7e:	e7fd      	b.n	8001d7c <Error_Handler+0x8>

08001d80 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001d84:	4b19      	ldr	r3, [pc, #100]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001d86:	4a1a      	ldr	r2, [pc, #104]	@ (8001df0 <MX_SPI2_Init+0x70>)
 8001d88:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d8a:	4b18      	ldr	r3, [pc, #96]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001d8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d90:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d92:	4b16      	ldr	r3, [pc, #88]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d98:	4b14      	ldr	r3, [pc, #80]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d9e:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001da4:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001daa:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001dac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001db0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001db2:	4b0e      	ldr	r3, [pc, #56]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dc4:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001dca:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001dcc:	220a      	movs	r2, #10
 8001dce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001dd0:	4806      	ldr	r0, [pc, #24]	@ (8001dec <MX_SPI2_Init+0x6c>)
 8001dd2:	f002 fbd9 	bl	8004588 <HAL_SPI_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001ddc:	f7ff ffca 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  printf("%s() Init Success\r\n", __func__);
 8001de0:	4904      	ldr	r1, [pc, #16]	@ (8001df4 <MX_SPI2_Init+0x74>)
 8001de2:	4805      	ldr	r0, [pc, #20]	@ (8001df8 <MX_SPI2_Init+0x78>)
 8001de4:	f005 f8da 	bl	8006f9c <iprintf>
  /* USER CODE END SPI2_Init 2 */

}
 8001de8:	bf00      	nop
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000558 	.word	0x20000558
 8001df0:	40003800 	.word	0x40003800
 8001df4:	08009ca4 	.word	0x08009ca4
 8001df8:	08009c90 	.word	0x08009c90

08001dfc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	@ 0x28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a28      	ldr	r2, [pc, #160]	@ (8001ebc <HAL_SPI_MspInit+0xc0>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d14a      	bne.n	8001eb4 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	4b27      	ldr	r3, [pc, #156]	@ (8001ec0 <HAL_SPI_MspInit+0xc4>)
 8001e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e26:	4a26      	ldr	r2, [pc, #152]	@ (8001ec0 <HAL_SPI_MspInit+0xc4>)
 8001e28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e2e:	4b24      	ldr	r3, [pc, #144]	@ (8001ec0 <HAL_SPI_MspInit+0xc4>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e36:	613b      	str	r3, [r7, #16]
 8001e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	4b20      	ldr	r3, [pc, #128]	@ (8001ec0 <HAL_SPI_MspInit+0xc4>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e42:	4a1f      	ldr	r2, [pc, #124]	@ (8001ec0 <HAL_SPI_MspInit+0xc4>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec0 <HAL_SPI_MspInit+0xc4>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	60bb      	str	r3, [r7, #8]
 8001e5a:	4b19      	ldr	r3, [pc, #100]	@ (8001ec0 <HAL_SPI_MspInit+0xc4>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e5e:	4a18      	ldr	r2, [pc, #96]	@ (8001ec0 <HAL_SPI_MspInit+0xc4>)
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e66:	4b16      	ldr	r3, [pc, #88]	@ (8001ec0 <HAL_SPI_MspInit+0xc4>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	60bb      	str	r3, [r7, #8]
 8001e70:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = SPI_MISO_Pin|SPI_MOSI_Pin;
 8001e72:	230c      	movs	r3, #12
 8001e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e76:	2302      	movs	r3, #2
 8001e78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e82:	2305      	movs	r3, #5
 8001e84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e86:	f107 0314 	add.w	r3, r7, #20
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	480d      	ldr	r0, [pc, #52]	@ (8001ec4 <HAL_SPI_MspInit+0xc8>)
 8001e8e:	f001 fd6d 	bl	800396c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_SCK_Pin;
 8001e92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ea4:	2305      	movs	r3, #5
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SPI_SCK_GPIO_Port, &GPIO_InitStruct);
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	4619      	mov	r1, r3
 8001eae:	4806      	ldr	r0, [pc, #24]	@ (8001ec8 <HAL_SPI_MspInit+0xcc>)
 8001eb0:	f001 fd5c 	bl	800396c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001eb4:	bf00      	nop
 8001eb6:	3728      	adds	r7, #40	@ 0x28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40003800 	.word	0x40003800
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40020800 	.word	0x40020800
 8001ec8:	40020400 	.word	0x40020400

08001ecc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	607b      	str	r3, [r7, #4]
 8001ed6:	4b10      	ldr	r3, [pc, #64]	@ (8001f18 <HAL_MspInit+0x4c>)
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eda:	4a0f      	ldr	r2, [pc, #60]	@ (8001f18 <HAL_MspInit+0x4c>)
 8001edc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ee0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f18 <HAL_MspInit+0x4c>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eea:	607b      	str	r3, [r7, #4]
 8001eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	603b      	str	r3, [r7, #0]
 8001ef2:	4b09      	ldr	r3, [pc, #36]	@ (8001f18 <HAL_MspInit+0x4c>)
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	4a08      	ldr	r2, [pc, #32]	@ (8001f18 <HAL_MspInit+0x4c>)
 8001ef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001efc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <HAL_MspInit+0x4c>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f06:	603b      	str	r3, [r7, #0]
 8001f08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	40023800 	.word	0x40023800

08001f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <NMI_Handler+0x4>

08001f24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <HardFault_Handler+0x4>

08001f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f30:	bf00      	nop
 8001f32:	e7fd      	b.n	8001f30 <MemManage_Handler+0x4>

08001f34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f38:	bf00      	nop
 8001f3a:	e7fd      	b.n	8001f38 <BusFault_Handler+0x4>

08001f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f40:	bf00      	nop
 8001f42:	e7fd      	b.n	8001f40 <UsageFault_Handler+0x4>

08001f44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f52:	b480      	push	{r7}
 8001f54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f72:	f000 fa19 	bl	80023a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
	...

08001f7c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001f80:	4802      	ldr	r0, [pc, #8]	@ (8001f8c <DMA1_Stream3_IRQHandler+0x10>)
 8001f82:	f001 fa89 	bl	8003498 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	200005fc 	.word	0x200005fc

08001f90 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001f94:	4802      	ldr	r0, [pc, #8]	@ (8001fa0 <ADC_IRQHandler+0x10>)
 8001f96:	f000 fa8e 	bl	80024b6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200004b0 	.word	0x200004b0

08001fa4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001fa8:	4802      	ldr	r0, [pc, #8]	@ (8001fb4 <USART3_IRQHandler+0x10>)
 8001faa:	f003 fa17 	bl	80053dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	200005b4 	.word	0x200005b4

08001fb8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fbc:	4802      	ldr	r0, [pc, #8]	@ (8001fc8 <DMA2_Stream0_IRQHandler+0x10>)
 8001fbe:	f001 fa6b 	bl	8003498 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	200004f8 	.word	0x200004f8

08001fcc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  return 1;
 8001fd0:	2301      	movs	r3, #1
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <_kill>:

int _kill(int pid, int sig)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fe6:	f005 f9af 	bl	8007348 <__errno>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2216      	movs	r2, #22
 8001fee:	601a      	str	r2, [r3, #0]
  return -1;
 8001ff0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <_exit>:

void _exit (int status)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002004:	f04f 31ff 	mov.w	r1, #4294967295
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ffe7 	bl	8001fdc <_kill>
  while (1) {}    /* Make sure we hang here */
 800200e:	bf00      	nop
 8002010:	e7fd      	b.n	800200e <_exit+0x12>

08002012 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	b086      	sub	sp, #24
 8002016:	af00      	add	r7, sp, #0
 8002018:	60f8      	str	r0, [r7, #12]
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	e00a      	b.n	800203a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002024:	f3af 8000 	nop.w
 8002028:	4601      	mov	r1, r0
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	1c5a      	adds	r2, r3, #1
 800202e:	60ba      	str	r2, [r7, #8]
 8002030:	b2ca      	uxtb	r2, r1
 8002032:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	3301      	adds	r3, #1
 8002038:	617b      	str	r3, [r7, #20]
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	429a      	cmp	r2, r3
 8002040:	dbf0      	blt.n	8002024 <_read+0x12>
  }

  return len;
 8002042:	687b      	ldr	r3, [r7, #4]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3718      	adds	r7, #24
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <_close>:
  }
  return len;
}

int _close(int file)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002054:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002058:	4618      	mov	r0, r3
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002074:	605a      	str	r2, [r3, #4]
  return 0;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <_isatty>:

int _isatty(int file)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800208c:	2301      	movs	r3, #1
}
 800208e:	4618      	mov	r0, r3
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800209a:	b480      	push	{r7}
 800209c:	b085      	sub	sp, #20
 800209e:	af00      	add	r7, sp, #0
 80020a0:	60f8      	str	r0, [r7, #12]
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3714      	adds	r7, #20
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020bc:	4a14      	ldr	r2, [pc, #80]	@ (8002110 <_sbrk+0x5c>)
 80020be:	4b15      	ldr	r3, [pc, #84]	@ (8002114 <_sbrk+0x60>)
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020c8:	4b13      	ldr	r3, [pc, #76]	@ (8002118 <_sbrk+0x64>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d102      	bne.n	80020d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020d0:	4b11      	ldr	r3, [pc, #68]	@ (8002118 <_sbrk+0x64>)
 80020d2:	4a12      	ldr	r2, [pc, #72]	@ (800211c <_sbrk+0x68>)
 80020d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020d6:	4b10      	ldr	r3, [pc, #64]	@ (8002118 <_sbrk+0x64>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4413      	add	r3, r2
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d207      	bcs.n	80020f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020e4:	f005 f930 	bl	8007348 <__errno>
 80020e8:	4603      	mov	r3, r0
 80020ea:	220c      	movs	r2, #12
 80020ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020ee:	f04f 33ff 	mov.w	r3, #4294967295
 80020f2:	e009      	b.n	8002108 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020f4:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <_sbrk+0x64>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020fa:	4b07      	ldr	r3, [pc, #28]	@ (8002118 <_sbrk+0x64>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4413      	add	r3, r2
 8002102:	4a05      	ldr	r2, [pc, #20]	@ (8002118 <_sbrk+0x64>)
 8002104:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002106:	68fb      	ldr	r3, [r7, #12]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20020000 	.word	0x20020000
 8002114:	00000400 	.word	0x00000400
 8002118:	200005b0 	.word	0x200005b0
 800211c:	200007b0 	.word	0x200007b0

08002120 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002124:	4b06      	ldr	r3, [pc, #24]	@ (8002140 <SystemInit+0x20>)
 8002126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800212a:	4a05      	ldr	r2, [pc, #20]	@ (8002140 <SystemInit+0x20>)
 800212c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002130:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002134:	bf00      	nop
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	e000ed00 	.word	0xe000ed00

08002144 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002148:	4b11      	ldr	r3, [pc, #68]	@ (8002190 <MX_USART3_UART_Init+0x4c>)
 800214a:	4a12      	ldr	r2, [pc, #72]	@ (8002194 <MX_USART3_UART_Init+0x50>)
 800214c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800214e:	4b10      	ldr	r3, [pc, #64]	@ (8002190 <MX_USART3_UART_Init+0x4c>)
 8002150:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002154:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002156:	4b0e      	ldr	r3, [pc, #56]	@ (8002190 <MX_USART3_UART_Init+0x4c>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800215c:	4b0c      	ldr	r3, [pc, #48]	@ (8002190 <MX_USART3_UART_Init+0x4c>)
 800215e:	2200      	movs	r2, #0
 8002160:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002162:	4b0b      	ldr	r3, [pc, #44]	@ (8002190 <MX_USART3_UART_Init+0x4c>)
 8002164:	2200      	movs	r2, #0
 8002166:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002168:	4b09      	ldr	r3, [pc, #36]	@ (8002190 <MX_USART3_UART_Init+0x4c>)
 800216a:	220c      	movs	r2, #12
 800216c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800216e:	4b08      	ldr	r3, [pc, #32]	@ (8002190 <MX_USART3_UART_Init+0x4c>)
 8002170:	2200      	movs	r2, #0
 8002172:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002174:	4b06      	ldr	r3, [pc, #24]	@ (8002190 <MX_USART3_UART_Init+0x4c>)
 8002176:	2200      	movs	r2, #0
 8002178:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800217a:	4805      	ldr	r0, [pc, #20]	@ (8002190 <MX_USART3_UART_Init+0x4c>)
 800217c:	f002 ffd6 	bl	800512c <HAL_UART_Init>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002186:	f7ff fdf5 	bl	8001d74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	200005b4 	.word	0x200005b4
 8002194:	40004800 	.word	0x40004800

08002198 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08a      	sub	sp, #40	@ 0x28
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
 80021ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a39      	ldr	r2, [pc, #228]	@ (800229c <HAL_UART_MspInit+0x104>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d16b      	bne.n	8002292 <HAL_UART_MspInit+0xfa>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	613b      	str	r3, [r7, #16]
 80021be:	4b38      	ldr	r3, [pc, #224]	@ (80022a0 <HAL_UART_MspInit+0x108>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c2:	4a37      	ldr	r2, [pc, #220]	@ (80022a0 <HAL_UART_MspInit+0x108>)
 80021c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ca:	4b35      	ldr	r3, [pc, #212]	@ (80022a0 <HAL_UART_MspInit+0x108>)
 80021cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021d2:	613b      	str	r3, [r7, #16]
 80021d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	4b31      	ldr	r3, [pc, #196]	@ (80022a0 <HAL_UART_MspInit+0x108>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	4a30      	ldr	r2, [pc, #192]	@ (80022a0 <HAL_UART_MspInit+0x108>)
 80021e0:	f043 0308 	orr.w	r3, r3, #8
 80021e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e6:	4b2e      	ldr	r3, [pc, #184]	@ (80022a0 <HAL_UART_MspInit+0x108>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	f003 0308 	and.w	r3, r3, #8
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = U3_TX_Pin|U3_RX_Pin;
 80021f2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f8:	2302      	movs	r3, #2
 80021fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021fc:	2301      	movs	r3, #1
 80021fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002200:	2303      	movs	r3, #3
 8002202:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002204:	2307      	movs	r3, #7
 8002206:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002208:	f107 0314 	add.w	r3, r7, #20
 800220c:	4619      	mov	r1, r3
 800220e:	4825      	ldr	r0, [pc, #148]	@ (80022a4 <HAL_UART_MspInit+0x10c>)
 8002210:	f001 fbac 	bl	800396c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002214:	4b24      	ldr	r3, [pc, #144]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 8002216:	4a25      	ldr	r2, [pc, #148]	@ (80022ac <HAL_UART_MspInit+0x114>)
 8002218:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800221a:	4b23      	ldr	r3, [pc, #140]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 800221c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002220:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002222:	4b21      	ldr	r3, [pc, #132]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 8002224:	2240      	movs	r2, #64	@ 0x40
 8002226:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002228:	4b1f      	ldr	r3, [pc, #124]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 800222a:	2200      	movs	r2, #0
 800222c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800222e:	4b1e      	ldr	r3, [pc, #120]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 8002230:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002234:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002236:	4b1c      	ldr	r3, [pc, #112]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 8002238:	2200      	movs	r2, #0
 800223a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800223c:	4b1a      	ldr	r3, [pc, #104]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 800223e:	2200      	movs	r2, #0
 8002240:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002242:	4b19      	ldr	r3, [pc, #100]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 8002244:	2200      	movs	r2, #0
 8002246:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002248:	4b17      	ldr	r3, [pc, #92]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 800224a:	2200      	movs	r2, #0
 800224c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800224e:	4b16      	ldr	r3, [pc, #88]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 8002250:	2204      	movs	r2, #4
 8002252:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_usart3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002254:	4b14      	ldr	r3, [pc, #80]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 8002256:	2200      	movs	r2, #0
 8002258:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_usart3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800225a:	4b13      	ldr	r3, [pc, #76]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 800225c:	2200      	movs	r2, #0
 800225e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_usart3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002260:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 8002262:	2200      	movs	r2, #0
 8002264:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002266:	4810      	ldr	r0, [pc, #64]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 8002268:	f000 ff7e 	bl	8003168 <HAL_DMA_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <HAL_UART_MspInit+0xde>
    {
      Error_Handler();
 8002272:	f7ff fd7f 	bl	8001d74 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a0b      	ldr	r2, [pc, #44]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 800227a:	639a      	str	r2, [r3, #56]	@ 0x38
 800227c:	4a0a      	ldr	r2, [pc, #40]	@ (80022a8 <HAL_UART_MspInit+0x110>)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2100      	movs	r1, #0
 8002286:	2027      	movs	r0, #39	@ 0x27
 8002288:	f000 ff37 	bl	80030fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800228c:	2027      	movs	r0, #39	@ 0x27
 800228e:	f000 ff50 	bl	8003132 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002292:	bf00      	nop
 8002294:	3728      	adds	r7, #40	@ 0x28
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40004800 	.word	0x40004800
 80022a0:	40023800 	.word	0x40023800
 80022a4:	40020c00 	.word	0x40020c00
 80022a8:	200005fc 	.word	0x200005fc
 80022ac:	40026058 	.word	0x40026058

080022b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022e8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80022b4:	f7ff ff34 	bl	8002120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022b8:	480c      	ldr	r0, [pc, #48]	@ (80022ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022ba:	490d      	ldr	r1, [pc, #52]	@ (80022f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022bc:	4a0d      	ldr	r2, [pc, #52]	@ (80022f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022c0:	e002      	b.n	80022c8 <LoopCopyDataInit>

080022c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022c6:	3304      	adds	r3, #4

080022c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022cc:	d3f9      	bcc.n	80022c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ce:	4a0a      	ldr	r2, [pc, #40]	@ (80022f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022d0:	4c0a      	ldr	r4, [pc, #40]	@ (80022fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80022d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022d4:	e001      	b.n	80022da <LoopFillZerobss>

080022d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022d8:	3204      	adds	r2, #4

080022da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022dc:	d3fb      	bcc.n	80022d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022de:	f005 f839 	bl	8007354 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022e2:	f7ff fcab 	bl	8001c3c <main>
  bx  lr    
 80022e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80022f4:	0800a05c 	.word	0x0800a05c
  ldr r2, =_sbss
 80022f8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80022fc:	200007ac 	.word	0x200007ac

08002300 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002300:	e7fe      	b.n	8002300 <CAN1_RX0_IRQHandler>
	...

08002304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002308:	4b0e      	ldr	r3, [pc, #56]	@ (8002344 <HAL_Init+0x40>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0d      	ldr	r2, [pc, #52]	@ (8002344 <HAL_Init+0x40>)
 800230e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002312:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002314:	4b0b      	ldr	r3, [pc, #44]	@ (8002344 <HAL_Init+0x40>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0a      	ldr	r2, [pc, #40]	@ (8002344 <HAL_Init+0x40>)
 800231a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800231e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002320:	4b08      	ldr	r3, [pc, #32]	@ (8002344 <HAL_Init+0x40>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a07      	ldr	r2, [pc, #28]	@ (8002344 <HAL_Init+0x40>)
 8002326:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800232a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800232c:	2003      	movs	r0, #3
 800232e:	f000 fed9 	bl	80030e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002332:	200f      	movs	r0, #15
 8002334:	f000 f808 	bl	8002348 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002338:	f7ff fdc8 	bl	8001ecc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40023c00 	.word	0x40023c00

08002348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002350:	4b12      	ldr	r3, [pc, #72]	@ (800239c <HAL_InitTick+0x54>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	4b12      	ldr	r3, [pc, #72]	@ (80023a0 <HAL_InitTick+0x58>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	4619      	mov	r1, r3
 800235a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800235e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002362:	fbb2 f3f3 	udiv	r3, r2, r3
 8002366:	4618      	mov	r0, r3
 8002368:	f000 fef1 	bl	800314e <HAL_SYSTICK_Config>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e00e      	b.n	8002394 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b0f      	cmp	r3, #15
 800237a:	d80a      	bhi.n	8002392 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800237c:	2200      	movs	r2, #0
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	f04f 30ff 	mov.w	r0, #4294967295
 8002384:	f000 feb9 	bl	80030fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002388:	4a06      	ldr	r2, [pc, #24]	@ (80023a4 <HAL_InitTick+0x5c>)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	e000      	b.n	8002394 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000004 	.word	0x20000004
 80023a0:	2000000c 	.word	0x2000000c
 80023a4:	20000008 	.word	0x20000008

080023a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <HAL_IncTick+0x20>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <HAL_IncTick+0x24>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4413      	add	r3, r2
 80023b8:	4a04      	ldr	r2, [pc, #16]	@ (80023cc <HAL_IncTick+0x24>)
 80023ba:	6013      	str	r3, [r2, #0]
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	2000000c 	.word	0x2000000c
 80023cc:	2000065c 	.word	0x2000065c

080023d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  return uwTick;
 80023d4:	4b03      	ldr	r3, [pc, #12]	@ (80023e4 <HAL_GetTick+0x14>)
 80023d6:	681b      	ldr	r3, [r3, #0]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	2000065c 	.word	0x2000065c

080023e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023f0:	f7ff ffee 	bl	80023d0 <HAL_GetTick>
 80023f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002400:	d005      	beq.n	800240e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002402:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <HAL_Delay+0x44>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	4413      	add	r3, r2
 800240c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800240e:	bf00      	nop
 8002410:	f7ff ffde 	bl	80023d0 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	429a      	cmp	r2, r3
 800241e:	d8f7      	bhi.n	8002410 <HAL_Delay+0x28>
  {
  }
}
 8002420:	bf00      	nop
 8002422:	bf00      	nop
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	2000000c 	.word	0x2000000c

08002430 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e033      	b.n	80024ae <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244a:	2b00      	cmp	r3, #0
 800244c:	d109      	bne.n	8002462 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff fad4 	bl	80019fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002466:	f003 0310 	and.w	r3, r3, #16
 800246a:	2b00      	cmp	r3, #0
 800246c:	d118      	bne.n	80024a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002472:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002476:	f023 0302 	bic.w	r3, r3, #2
 800247a:	f043 0202 	orr.w	r2, r3, #2
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 fbd6 	bl	8002c34 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002492:	f023 0303 	bic.w	r3, r3, #3
 8002496:	f043 0201 	orr.w	r2, r3, #1
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	641a      	str	r2, [r3, #64]	@ 0x40
 800249e:	e001      	b.n	80024a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b086      	sub	sp, #24
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]
 80024c2:	2300      	movs	r3, #0
 80024c4:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	f003 0320 	and.w	r3, r3, #32
 80024e4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d049      	beq.n	8002580 <HAL_ADC_IRQHandler+0xca>
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d046      	beq.n	8002580 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f6:	f003 0310 	and.w	r3, r3, #16
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d105      	bne.n	800250a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d12b      	bne.n	8002570 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800251c:	2b00      	cmp	r3, #0
 800251e:	d127      	bne.n	8002570 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002526:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800252a:	2b00      	cmp	r3, #0
 800252c:	d006      	beq.n	800253c <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002538:	2b00      	cmp	r3, #0
 800253a:	d119      	bne.n	8002570 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0220 	bic.w	r2, r2, #32
 800254a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002550:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d105      	bne.n	8002570 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002568:	f043 0201 	orr.w	r2, r3, #1
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7fe fef9 	bl	8001368 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f06f 0212 	mvn.w	r2, #18
 800257e:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f003 0304 	and.w	r3, r3, #4
 8002586:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800258e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d057      	beq.n	8002646 <HAL_ADC_IRQHandler+0x190>
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d054      	beq.n	8002646 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a0:	f003 0310 	and.w	r3, r3, #16
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d105      	bne.n	80025b4 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ac:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d139      	bne.n	8002636 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025c8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d006      	beq.n	80025de <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d12b      	bne.n	8002636 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d124      	bne.n	8002636 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d11d      	bne.n	8002636 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d119      	bne.n	8002636 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	685a      	ldr	r2, [r3, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002610:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002616:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002626:	2b00      	cmp	r3, #0
 8002628:	d105      	bne.n	8002636 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	f043 0201 	orr.w	r2, r3, #1
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 fc7a 	bl	8002f30 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f06f 020c 	mvn.w	r2, #12
 8002644:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002654:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d017      	beq.n	800268c <HAL_ADC_IRQHandler+0x1d6>
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d014      	beq.n	800268c <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0301 	and.w	r3, r3, #1
 800266c:	2b01      	cmp	r3, #1
 800266e:	d10d      	bne.n	800268c <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002674:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f000 f9a3 	bl	80029c8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f06f 0201 	mvn.w	r2, #1
 800268a:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f003 0320 	and.w	r3, r3, #32
 8002692:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800269a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d015      	beq.n	80026ce <HAL_ADC_IRQHandler+0x218>
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d012      	beq.n	80026ce <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ac:	f043 0202 	orr.w	r2, r3, #2
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f06f 0220 	mvn.w	r2, #32
 80026bc:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f000 f98c 	bl	80029dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f06f 0220 	mvn.w	r2, #32
 80026cc:	601a      	str	r2, [r3, #0]
  }
}
 80026ce:	bf00      	nop
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
	...

080026d8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b088      	sub	sp, #32
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d101      	bne.n	80026fa <HAL_ADC_Start_DMA+0x22>
 80026f6:	2302      	movs	r3, #2
 80026f8:	e0eb      	b.n	80028d2 <HAL_ADC_Start_DMA+0x1fa>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2201      	movs	r2, #1
 80026fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	2b01      	cmp	r3, #1
 800270e:	d018      	beq.n	8002742 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f042 0201 	orr.w	r2, r2, #1
 800271e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002720:	4b6e      	ldr	r3, [pc, #440]	@ (80028dc <HAL_ADC_Start_DMA+0x204>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a6e      	ldr	r2, [pc, #440]	@ (80028e0 <HAL_ADC_Start_DMA+0x208>)
 8002726:	fba2 2303 	umull	r2, r3, r2, r3
 800272a:	0c9a      	lsrs	r2, r3, #18
 800272c:	4613      	mov	r3, r2
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	4413      	add	r3, r2
 8002732:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002734:	e002      	b.n	800273c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	3b01      	subs	r3, #1
 800273a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f9      	bne.n	8002736 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800274c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002750:	d107      	bne.n	8002762 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002760:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b01      	cmp	r3, #1
 800276e:	f040 80a3 	bne.w	80028b8 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800277a:	f023 0301 	bic.w	r3, r3, #1
 800277e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002790:	2b00      	cmp	r3, #0
 8002792:	d007      	beq.n	80027a4 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002798:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800279c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027b0:	d106      	bne.n	80027c0 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b6:	f023 0206 	bic.w	r2, r3, #6
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	645a      	str	r2, [r3, #68]	@ 0x44
 80027be:	e002      	b.n	80027c6 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027ce:	4b45      	ldr	r3, [pc, #276]	@ (80028e4 <HAL_ADC_Start_DMA+0x20c>)
 80027d0:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027d6:	4a44      	ldr	r2, [pc, #272]	@ (80028e8 <HAL_ADC_Start_DMA+0x210>)
 80027d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027de:	4a43      	ldr	r2, [pc, #268]	@ (80028ec <HAL_ADC_Start_DMA+0x214>)
 80027e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e6:	4a42      	ldr	r2, [pc, #264]	@ (80028f0 <HAL_ADC_Start_DMA+0x218>)
 80027e8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80027f2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	685a      	ldr	r2, [r3, #4]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002802:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689a      	ldr	r2, [r3, #8]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002812:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	334c      	adds	r3, #76	@ 0x4c
 800281e:	4619      	mov	r1, r3
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f000 fd4e 	bl	80032c4 <HAL_DMA_Start_IT>
 8002828:	4603      	mov	r3, r0
 800282a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f003 031f 	and.w	r3, r3, #31
 8002834:	2b00      	cmp	r3, #0
 8002836:	d12a      	bne.n	800288e <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a2d      	ldr	r2, [pc, #180]	@ (80028f4 <HAL_ADC_Start_DMA+0x21c>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d015      	beq.n	800286e <HAL_ADC_Start_DMA+0x196>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a2c      	ldr	r2, [pc, #176]	@ (80028f8 <HAL_ADC_Start_DMA+0x220>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d105      	bne.n	8002858 <HAL_ADC_Start_DMA+0x180>
 800284c:	4b25      	ldr	r3, [pc, #148]	@ (80028e4 <HAL_ADC_Start_DMA+0x20c>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f003 031f 	and.w	r3, r3, #31
 8002854:	2b00      	cmp	r3, #0
 8002856:	d00a      	beq.n	800286e <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a27      	ldr	r2, [pc, #156]	@ (80028fc <HAL_ADC_Start_DMA+0x224>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d136      	bne.n	80028d0 <HAL_ADC_Start_DMA+0x1f8>
 8002862:	4b20      	ldr	r3, [pc, #128]	@ (80028e4 <HAL_ADC_Start_DMA+0x20c>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f003 0310 	and.w	r3, r3, #16
 800286a:	2b00      	cmp	r3, #0
 800286c:	d130      	bne.n	80028d0 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002878:	2b00      	cmp	r3, #0
 800287a:	d129      	bne.n	80028d0 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800288a:	609a      	str	r2, [r3, #8]
 800288c:	e020      	b.n	80028d0 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a18      	ldr	r2, [pc, #96]	@ (80028f4 <HAL_ADC_Start_DMA+0x21c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d11b      	bne.n	80028d0 <HAL_ADC_Start_DMA+0x1f8>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d114      	bne.n	80028d0 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689a      	ldr	r2, [r3, #8]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80028b4:	609a      	str	r2, [r3, #8]
 80028b6:	e00b      	b.n	80028d0 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028bc:	f043 0210 	orr.w	r2, r3, #16
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c8:	f043 0201 	orr.w	r2, r3, #1
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80028d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3720      	adds	r7, #32
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	20000004 	.word	0x20000004
 80028e0:	431bde83 	.word	0x431bde83
 80028e4:	40012300 	.word	0x40012300
 80028e8:	08002e2d 	.word	0x08002e2d
 80028ec:	08002ee7 	.word	0x08002ee7
 80028f0:	08002f03 	.word	0x08002f03
 80028f4:	40012000 	.word	0x40012000
 80028f8:	40012100 	.word	0x40012100
 80028fc:	40012200 	.word	0x40012200

08002900 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002908:	2300      	movs	r3, #0
 800290a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002912:	2b01      	cmp	r3, #1
 8002914:	d101      	bne.n	800291a <HAL_ADC_Stop_DMA+0x1a>
 8002916:	2302      	movs	r3, #2
 8002918:	e048      	b.n	80029ac <HAL_ADC_Stop_DMA+0xac>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2201      	movs	r2, #1
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0201 	bic.w	r2, r2, #1
 8002930:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	2b00      	cmp	r3, #0
 800293e:	d130      	bne.n	80029a2 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689a      	ldr	r2, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800294e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002954:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d10f      	bne.n	800297e <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002962:	4618      	mov	r0, r3
 8002964:	f000 fd06 	bl	8003374 <HAL_DMA_Abort>
 8002968:	4603      	mov	r3, r0
 800296a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800296c:	7bfb      	ldrb	r3, [r7, #15]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d005      	beq.n	800297e <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002976:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 800298c:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002996:	f023 0301 	bic.w	r3, r3, #1
 800299a:	f043 0201 	orr.w	r2, r3, #1
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80029fa:	2300      	movs	r3, #0
 80029fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d101      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x1c>
 8002a08:	2302      	movs	r3, #2
 8002a0a:	e105      	b.n	8002c18 <HAL_ADC_ConfigChannel+0x228>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b09      	cmp	r3, #9
 8002a1a:	d925      	bls.n	8002a68 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68d9      	ldr	r1, [r3, #12]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	4413      	add	r3, r2
 8002a30:	3b1e      	subs	r3, #30
 8002a32:	2207      	movs	r2, #7
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	43da      	mvns	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	400a      	ands	r2, r1
 8002a40:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68d9      	ldr	r1, [r3, #12]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	4618      	mov	r0, r3
 8002a54:	4603      	mov	r3, r0
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	4403      	add	r3, r0
 8002a5a:	3b1e      	subs	r3, #30
 8002a5c:	409a      	lsls	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	60da      	str	r2, [r3, #12]
 8002a66:	e022      	b.n	8002aae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6919      	ldr	r1, [r3, #16]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	461a      	mov	r2, r3
 8002a76:	4613      	mov	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	4413      	add	r3, r2
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	43da      	mvns	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	400a      	ands	r2, r1
 8002a8a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6919      	ldr	r1, [r3, #16]
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	4403      	add	r3, r0
 8002aa4:	409a      	lsls	r2, r3
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	2b06      	cmp	r3, #6
 8002ab4:	d824      	bhi.n	8002b00 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4413      	add	r3, r2
 8002ac6:	3b05      	subs	r3, #5
 8002ac8:	221f      	movs	r2, #31
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	43da      	mvns	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	400a      	ands	r2, r1
 8002ad6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	4613      	mov	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	3b05      	subs	r3, #5
 8002af2:	fa00 f203 	lsl.w	r2, r0, r3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	430a      	orrs	r2, r1
 8002afc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002afe:	e04c      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	2b0c      	cmp	r3, #12
 8002b06:	d824      	bhi.n	8002b52 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	4613      	mov	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	4413      	add	r3, r2
 8002b18:	3b23      	subs	r3, #35	@ 0x23
 8002b1a:	221f      	movs	r2, #31
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	43da      	mvns	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	400a      	ands	r2, r1
 8002b28:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	4618      	mov	r0, r3
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685a      	ldr	r2, [r3, #4]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	3b23      	subs	r3, #35	@ 0x23
 8002b44:	fa00 f203 	lsl.w	r2, r0, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b50:	e023      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4413      	add	r3, r2
 8002b62:	3b41      	subs	r3, #65	@ 0x41
 8002b64:	221f      	movs	r2, #31
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	43da      	mvns	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	400a      	ands	r2, r1
 8002b72:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	4618      	mov	r0, r3
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	3b41      	subs	r3, #65	@ 0x41
 8002b8e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	430a      	orrs	r2, r1
 8002b98:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b9a:	4b22      	ldr	r3, [pc, #136]	@ (8002c24 <HAL_ADC_ConfigChannel+0x234>)
 8002b9c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a21      	ldr	r2, [pc, #132]	@ (8002c28 <HAL_ADC_ConfigChannel+0x238>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d109      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x1cc>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b12      	cmp	r3, #18
 8002bae:	d105      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a19      	ldr	r2, [pc, #100]	@ (8002c28 <HAL_ADC_ConfigChannel+0x238>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d123      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x21e>
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2b10      	cmp	r3, #16
 8002bcc:	d003      	beq.n	8002bd6 <HAL_ADC_ConfigChannel+0x1e6>
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2b11      	cmp	r3, #17
 8002bd4:	d11b      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2b10      	cmp	r3, #16
 8002be8:	d111      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002bea:	4b10      	ldr	r3, [pc, #64]	@ (8002c2c <HAL_ADC_ConfigChannel+0x23c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a10      	ldr	r2, [pc, #64]	@ (8002c30 <HAL_ADC_ConfigChannel+0x240>)
 8002bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf4:	0c9a      	lsrs	r2, r3, #18
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	4413      	add	r3, r2
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c00:	e002      	b.n	8002c08 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	3b01      	subs	r3, #1
 8002c06:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f9      	bne.n	8002c02 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3714      	adds	r7, #20
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr
 8002c24:	40012300 	.word	0x40012300
 8002c28:	40012000 	.word	0x40012000
 8002c2c:	20000004 	.word	0x20000004
 8002c30:	431bde83 	.word	0x431bde83

08002c34 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c3c:	4b79      	ldr	r3, [pc, #484]	@ (8002e24 <ADC_Init+0x1f0>)
 8002c3e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	431a      	orrs	r2, r3
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6859      	ldr	r1, [r3, #4]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	021a      	lsls	r2, r3, #8
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002c8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6859      	ldr	r1, [r3, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689a      	ldr	r2, [r3, #8]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6899      	ldr	r1, [r3, #8]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68da      	ldr	r2, [r3, #12]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc6:	4a58      	ldr	r2, [pc, #352]	@ (8002e28 <ADC_Init+0x1f4>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d022      	beq.n	8002d12 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689a      	ldr	r2, [r3, #8]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002cda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6899      	ldr	r1, [r3, #8]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002cfc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	6899      	ldr	r1, [r3, #8]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	e00f      	b.n	8002d32 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689a      	ldr	r2, [r3, #8]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d30:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0202 	bic.w	r2, r2, #2
 8002d40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6899      	ldr	r1, [r3, #8]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	7e1b      	ldrb	r3, [r3, #24]
 8002d4c:	005a      	lsls	r2, r3, #1
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	430a      	orrs	r2, r1
 8002d54:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d01b      	beq.n	8002d98 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	685a      	ldr	r2, [r3, #4]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d6e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002d7e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6859      	ldr	r1, [r3, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	035a      	lsls	r2, r3, #13
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	605a      	str	r2, [r3, #4]
 8002d96:	e007      	b.n	8002da8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002da6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002db6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	051a      	lsls	r2, r3, #20
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ddc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6899      	ldr	r1, [r3, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002dea:	025a      	lsls	r2, r3, #9
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	430a      	orrs	r2, r1
 8002df2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689a      	ldr	r2, [r3, #8]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6899      	ldr	r1, [r3, #8]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	029a      	lsls	r2, r3, #10
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	609a      	str	r2, [r3, #8]
}
 8002e18:	bf00      	nop
 8002e1a:	3714      	adds	r7, #20
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr
 8002e24:	40012300 	.word	0x40012300
 8002e28:	0f000001 	.word	0x0f000001

08002e2c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e38:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d13c      	bne.n	8002ec0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d12b      	bne.n	8002eb8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d127      	bne.n	8002eb8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d006      	beq.n	8002e84 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d119      	bne.n	8002eb8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685a      	ldr	r2, [r3, #4]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 0220 	bic.w	r2, r2, #32
 8002e92:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d105      	bne.n	8002eb8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb0:	f043 0201 	orr.w	r2, r3, #1
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f7fe fa55 	bl	8001368 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002ebe:	e00e      	b.n	8002ede <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec4:	f003 0310 	and.w	r3, r3, #16
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d003      	beq.n	8002ed4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f7ff fd85 	bl	80029dc <HAL_ADC_ErrorCallback>
}
 8002ed2:	e004      	b.n	8002ede <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	4798      	blx	r3
}
 8002ede:	bf00      	nop
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b084      	sub	sp, #16
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f7ff fd5d 	bl	80029b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002efa:	bf00      	nop
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b084      	sub	sp, #16
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f0e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2240      	movs	r2, #64	@ 0x40
 8002f14:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1a:	f043 0204 	orr.w	r2, r3, #4
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f7ff fd5a 	bl	80029dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f28:	bf00      	nop
 8002f2a:	3710      	adds	r7, #16
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}

08002f30 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f54:	4b0c      	ldr	r3, [pc, #48]	@ (8002f88 <__NVIC_SetPriorityGrouping+0x44>)
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f60:	4013      	ands	r3, r2
 8002f62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f76:	4a04      	ldr	r2, [pc, #16]	@ (8002f88 <__NVIC_SetPriorityGrouping+0x44>)
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	60d3      	str	r3, [r2, #12]
}
 8002f7c:	bf00      	nop
 8002f7e:	3714      	adds	r7, #20
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f90:	4b04      	ldr	r3, [pc, #16]	@ (8002fa4 <__NVIC_GetPriorityGrouping+0x18>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	0a1b      	lsrs	r3, r3, #8
 8002f96:	f003 0307 	and.w	r3, r3, #7
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	db0b      	blt.n	8002fd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fba:	79fb      	ldrb	r3, [r7, #7]
 8002fbc:	f003 021f 	and.w	r2, r3, #31
 8002fc0:	4907      	ldr	r1, [pc, #28]	@ (8002fe0 <__NVIC_EnableIRQ+0x38>)
 8002fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc6:	095b      	lsrs	r3, r3, #5
 8002fc8:	2001      	movs	r0, #1
 8002fca:	fa00 f202 	lsl.w	r2, r0, r2
 8002fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fd2:	bf00      	nop
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr
 8002fde:	bf00      	nop
 8002fe0:	e000e100 	.word	0xe000e100

08002fe4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	6039      	str	r1, [r7, #0]
 8002fee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	db0a      	blt.n	800300e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	490c      	ldr	r1, [pc, #48]	@ (8003030 <__NVIC_SetPriority+0x4c>)
 8002ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003002:	0112      	lsls	r2, r2, #4
 8003004:	b2d2      	uxtb	r2, r2
 8003006:	440b      	add	r3, r1
 8003008:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800300c:	e00a      	b.n	8003024 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	b2da      	uxtb	r2, r3
 8003012:	4908      	ldr	r1, [pc, #32]	@ (8003034 <__NVIC_SetPriority+0x50>)
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	f003 030f 	and.w	r3, r3, #15
 800301a:	3b04      	subs	r3, #4
 800301c:	0112      	lsls	r2, r2, #4
 800301e:	b2d2      	uxtb	r2, r2
 8003020:	440b      	add	r3, r1
 8003022:	761a      	strb	r2, [r3, #24]
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	e000e100 	.word	0xe000e100
 8003034:	e000ed00 	.word	0xe000ed00

08003038 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003038:	b480      	push	{r7}
 800303a:	b089      	sub	sp, #36	@ 0x24
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f003 0307 	and.w	r3, r3, #7
 800304a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f1c3 0307 	rsb	r3, r3, #7
 8003052:	2b04      	cmp	r3, #4
 8003054:	bf28      	it	cs
 8003056:	2304      	movcs	r3, #4
 8003058:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3304      	adds	r3, #4
 800305e:	2b06      	cmp	r3, #6
 8003060:	d902      	bls.n	8003068 <NVIC_EncodePriority+0x30>
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	3b03      	subs	r3, #3
 8003066:	e000      	b.n	800306a <NVIC_EncodePriority+0x32>
 8003068:	2300      	movs	r3, #0
 800306a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800306c:	f04f 32ff 	mov.w	r2, #4294967295
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	43da      	mvns	r2, r3
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	401a      	ands	r2, r3
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003080:	f04f 31ff 	mov.w	r1, #4294967295
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	fa01 f303 	lsl.w	r3, r1, r3
 800308a:	43d9      	mvns	r1, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003090:	4313      	orrs	r3, r2
         );
}
 8003092:	4618      	mov	r0, r3
 8003094:	3724      	adds	r7, #36	@ 0x24
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
	...

080030a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030b0:	d301      	bcc.n	80030b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030b2:	2301      	movs	r3, #1
 80030b4:	e00f      	b.n	80030d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030b6:	4a0a      	ldr	r2, [pc, #40]	@ (80030e0 <SysTick_Config+0x40>)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030be:	210f      	movs	r1, #15
 80030c0:	f04f 30ff 	mov.w	r0, #4294967295
 80030c4:	f7ff ff8e 	bl	8002fe4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030c8:	4b05      	ldr	r3, [pc, #20]	@ (80030e0 <SysTick_Config+0x40>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ce:	4b04      	ldr	r3, [pc, #16]	@ (80030e0 <SysTick_Config+0x40>)
 80030d0:	2207      	movs	r2, #7
 80030d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	e000e010 	.word	0xe000e010

080030e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f7ff ff29 	bl	8002f44 <__NVIC_SetPriorityGrouping>
}
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b086      	sub	sp, #24
 80030fe:	af00      	add	r7, sp, #0
 8003100:	4603      	mov	r3, r0
 8003102:	60b9      	str	r1, [r7, #8]
 8003104:	607a      	str	r2, [r7, #4]
 8003106:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800310c:	f7ff ff3e 	bl	8002f8c <__NVIC_GetPriorityGrouping>
 8003110:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	68b9      	ldr	r1, [r7, #8]
 8003116:	6978      	ldr	r0, [r7, #20]
 8003118:	f7ff ff8e 	bl	8003038 <NVIC_EncodePriority>
 800311c:	4602      	mov	r2, r0
 800311e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003122:	4611      	mov	r1, r2
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff ff5d 	bl	8002fe4 <__NVIC_SetPriority>
}
 800312a:	bf00      	nop
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	4603      	mov	r3, r0
 800313a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800313c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff31 	bl	8002fa8 <__NVIC_EnableIRQ>
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff ffa2 	bl	80030a0 <SysTick_Config>
 800315c:	4603      	mov	r3, r0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003174:	f7ff f92c 	bl	80023d0 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e099      	b.n	80032b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0201 	bic.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031a4:	e00f      	b.n	80031c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031a6:	f7ff f913 	bl	80023d0 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b05      	cmp	r3, #5
 80031b2:	d908      	bls.n	80031c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2220      	movs	r2, #32
 80031b8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2203      	movs	r2, #3
 80031be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e078      	b.n	80032b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1e8      	bne.n	80031a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	4b38      	ldr	r3, [pc, #224]	@ (80032c0 <HAL_DMA_Init+0x158>)
 80031e0:	4013      	ands	r3, r2
 80031e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800320a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	4313      	orrs	r3, r2
 8003216:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321c:	2b04      	cmp	r3, #4
 800321e:	d107      	bne.n	8003230 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003228:	4313      	orrs	r3, r2
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	4313      	orrs	r3, r2
 800322e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	f023 0307 	bic.w	r3, r3, #7
 8003246:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324c:	697a      	ldr	r2, [r7, #20]
 800324e:	4313      	orrs	r3, r2
 8003250:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003256:	2b04      	cmp	r3, #4
 8003258:	d117      	bne.n	800328a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	4313      	orrs	r3, r2
 8003262:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00e      	beq.n	800328a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 fb01 	bl	8003874 <DMA_CheckFifoParam>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d008      	beq.n	800328a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2240      	movs	r2, #64	@ 0x40
 800327c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003286:	2301      	movs	r3, #1
 8003288:	e016      	b.n	80032b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 fab8 	bl	8003808 <DMA_CalcBaseAndBitshift>
 8003298:	4603      	mov	r3, r0
 800329a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a0:	223f      	movs	r2, #63	@ 0x3f
 80032a2:	409a      	lsls	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	f010803f 	.word	0xf010803f

080032c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
 80032d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032d2:	2300      	movs	r3, #0
 80032d4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032da:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d101      	bne.n	80032ea <HAL_DMA_Start_IT+0x26>
 80032e6:	2302      	movs	r3, #2
 80032e8:	e040      	b.n	800336c <HAL_DMA_Start_IT+0xa8>
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d12f      	bne.n	800335e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2202      	movs	r2, #2
 8003302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	68b9      	ldr	r1, [r7, #8]
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 fa4a 	bl	80037ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800331c:	223f      	movs	r2, #63	@ 0x3f
 800331e:	409a      	lsls	r2, r3
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f042 0216 	orr.w	r2, r2, #22
 8003332:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003338:	2b00      	cmp	r3, #0
 800333a:	d007      	beq.n	800334c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0208 	orr.w	r2, r2, #8
 800334a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	e005      	b.n	800336a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003366:	2302      	movs	r3, #2
 8003368:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800336a:	7dfb      	ldrb	r3, [r7, #23]
}
 800336c:	4618      	mov	r0, r3
 800336e:	3718      	adds	r7, #24
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003380:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003382:	f7ff f825 	bl	80023d0 <HAL_GetTick>
 8003386:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b02      	cmp	r3, #2
 8003392:	d008      	beq.n	80033a6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2280      	movs	r2, #128	@ 0x80
 8003398:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e052      	b.n	800344c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0216 	bic.w	r2, r2, #22
 80033b4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695a      	ldr	r2, [r3, #20]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033c4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d103      	bne.n	80033d6 <HAL_DMA_Abort+0x62>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d007      	beq.n	80033e6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0208 	bic.w	r2, r2, #8
 80033e4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 0201 	bic.w	r2, r2, #1
 80033f4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033f6:	e013      	b.n	8003420 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033f8:	f7fe ffea 	bl	80023d0 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b05      	cmp	r3, #5
 8003404:	d90c      	bls.n	8003420 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2220      	movs	r2, #32
 800340a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2203      	movs	r2, #3
 8003410:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e015      	b.n	800344c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1e4      	bne.n	80033f8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003432:	223f      	movs	r2, #63	@ 0x3f
 8003434:	409a      	lsls	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2201      	movs	r2, #1
 800343e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	3710      	adds	r7, #16
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d004      	beq.n	8003472 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2280      	movs	r2, #128	@ 0x80
 800346c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e00c      	b.n	800348c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2205      	movs	r2, #5
 8003476:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0201 	bic.w	r2, r2, #1
 8003488:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034a0:	2300      	movs	r3, #0
 80034a2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034a4:	4b8e      	ldr	r3, [pc, #568]	@ (80036e0 <HAL_DMA_IRQHandler+0x248>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a8e      	ldr	r2, [pc, #568]	@ (80036e4 <HAL_DMA_IRQHandler+0x24c>)
 80034aa:	fba2 2303 	umull	r2, r3, r2, r3
 80034ae:	0a9b      	lsrs	r3, r3, #10
 80034b0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c2:	2208      	movs	r2, #8
 80034c4:	409a      	lsls	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	4013      	ands	r3, r2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d01a      	beq.n	8003504 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0304 	and.w	r3, r3, #4
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d013      	beq.n	8003504 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f022 0204 	bic.w	r2, r2, #4
 80034ea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f0:	2208      	movs	r2, #8
 80034f2:	409a      	lsls	r2, r3
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034fc:	f043 0201 	orr.w	r2, r3, #1
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003508:	2201      	movs	r2, #1
 800350a:	409a      	lsls	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4013      	ands	r3, r2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d012      	beq.n	800353a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00b      	beq.n	800353a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003526:	2201      	movs	r2, #1
 8003528:	409a      	lsls	r2, r3
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003532:	f043 0202 	orr.w	r2, r3, #2
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353e:	2204      	movs	r2, #4
 8003540:	409a      	lsls	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	4013      	ands	r3, r2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d012      	beq.n	8003570 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00b      	beq.n	8003570 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355c:	2204      	movs	r2, #4
 800355e:	409a      	lsls	r2, r3
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003568:	f043 0204 	orr.w	r2, r3, #4
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003574:	2210      	movs	r2, #16
 8003576:	409a      	lsls	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	4013      	ands	r3, r2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d043      	beq.n	8003608 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b00      	cmp	r3, #0
 800358c:	d03c      	beq.n	8003608 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003592:	2210      	movs	r2, #16
 8003594:	409a      	lsls	r2, r3
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d018      	beq.n	80035da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d108      	bne.n	80035c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d024      	beq.n	8003608 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	4798      	blx	r3
 80035c6:	e01f      	b.n	8003608 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01b      	beq.n	8003608 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	4798      	blx	r3
 80035d8:	e016      	b.n	8003608 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d107      	bne.n	80035f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f022 0208 	bic.w	r2, r2, #8
 80035f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360c:	2220      	movs	r2, #32
 800360e:	409a      	lsls	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4013      	ands	r3, r2
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 808f 	beq.w	8003738 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0310 	and.w	r3, r3, #16
 8003624:	2b00      	cmp	r3, #0
 8003626:	f000 8087 	beq.w	8003738 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362e:	2220      	movs	r2, #32
 8003630:	409a      	lsls	r2, r3
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b05      	cmp	r3, #5
 8003640:	d136      	bne.n	80036b0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 0216 	bic.w	r2, r2, #22
 8003650:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695a      	ldr	r2, [r3, #20]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003660:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003666:	2b00      	cmp	r3, #0
 8003668:	d103      	bne.n	8003672 <HAL_DMA_IRQHandler+0x1da>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800366e:	2b00      	cmp	r3, #0
 8003670:	d007      	beq.n	8003682 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f022 0208 	bic.w	r2, r2, #8
 8003680:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003686:	223f      	movs	r2, #63	@ 0x3f
 8003688:	409a      	lsls	r2, r3
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d07e      	beq.n	80037a4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	4798      	blx	r3
        }
        return;
 80036ae:	e079      	b.n	80037a4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d01d      	beq.n	80036fa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d10d      	bne.n	80036e8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d031      	beq.n	8003738 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	4798      	blx	r3
 80036dc:	e02c      	b.n	8003738 <HAL_DMA_IRQHandler+0x2a0>
 80036de:	bf00      	nop
 80036e0:	20000004 	.word	0x20000004
 80036e4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d023      	beq.n	8003738 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	4798      	blx	r3
 80036f8:	e01e      	b.n	8003738 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10f      	bne.n	8003728 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 0210 	bic.w	r2, r2, #16
 8003716:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372c:	2b00      	cmp	r3, #0
 800372e:	d003      	beq.n	8003738 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800373c:	2b00      	cmp	r3, #0
 800373e:	d032      	beq.n	80037a6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003744:	f003 0301 	and.w	r3, r3, #1
 8003748:	2b00      	cmp	r3, #0
 800374a:	d022      	beq.n	8003792 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2205      	movs	r2, #5
 8003750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 0201 	bic.w	r2, r2, #1
 8003762:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	3301      	adds	r3, #1
 8003768:	60bb      	str	r3, [r7, #8]
 800376a:	697a      	ldr	r2, [r7, #20]
 800376c:	429a      	cmp	r2, r3
 800376e:	d307      	bcc.n	8003780 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1f2      	bne.n	8003764 <HAL_DMA_IRQHandler+0x2cc>
 800377e:	e000      	b.n	8003782 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003780:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003796:	2b00      	cmp	r3, #0
 8003798:	d005      	beq.n	80037a6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	4798      	blx	r3
 80037a2:	e000      	b.n	80037a6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80037a4:	bf00      	nop
    }
  }
}
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
 80037b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80037c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	2b40      	cmp	r3, #64	@ 0x40
 80037d8:	d108      	bne.n	80037ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	68ba      	ldr	r2, [r7, #8]
 80037e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80037ea:	e007      	b.n	80037fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	60da      	str	r2, [r3, #12]
}
 80037fc:	bf00      	nop
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	3b10      	subs	r3, #16
 8003818:	4a14      	ldr	r2, [pc, #80]	@ (800386c <DMA_CalcBaseAndBitshift+0x64>)
 800381a:	fba2 2303 	umull	r2, r3, r2, r3
 800381e:	091b      	lsrs	r3, r3, #4
 8003820:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003822:	4a13      	ldr	r2, [pc, #76]	@ (8003870 <DMA_CalcBaseAndBitshift+0x68>)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4413      	add	r3, r2
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	461a      	mov	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2b03      	cmp	r3, #3
 8003834:	d909      	bls.n	800384a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800383e:	f023 0303 	bic.w	r3, r3, #3
 8003842:	1d1a      	adds	r2, r3, #4
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	659a      	str	r2, [r3, #88]	@ 0x58
 8003848:	e007      	b.n	800385a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003852:	f023 0303 	bic.w	r3, r3, #3
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800385e:	4618      	mov	r0, r3
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	aaaaaaab 	.word	0xaaaaaaab
 8003870:	08009ccc 	.word	0x08009ccc

08003874 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800387c:	2300      	movs	r3, #0
 800387e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003884:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d11f      	bne.n	80038ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b03      	cmp	r3, #3
 8003892:	d856      	bhi.n	8003942 <DMA_CheckFifoParam+0xce>
 8003894:	a201      	add	r2, pc, #4	@ (adr r2, 800389c <DMA_CheckFifoParam+0x28>)
 8003896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389a:	bf00      	nop
 800389c:	080038ad 	.word	0x080038ad
 80038a0:	080038bf 	.word	0x080038bf
 80038a4:	080038ad 	.word	0x080038ad
 80038a8:	08003943 	.word	0x08003943
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d046      	beq.n	8003946 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038bc:	e043      	b.n	8003946 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038c6:	d140      	bne.n	800394a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038cc:	e03d      	b.n	800394a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038d6:	d121      	bne.n	800391c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b03      	cmp	r3, #3
 80038dc:	d837      	bhi.n	800394e <DMA_CheckFifoParam+0xda>
 80038de:	a201      	add	r2, pc, #4	@ (adr r2, 80038e4 <DMA_CheckFifoParam+0x70>)
 80038e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e4:	080038f5 	.word	0x080038f5
 80038e8:	080038fb 	.word	0x080038fb
 80038ec:	080038f5 	.word	0x080038f5
 80038f0:	0800390d 	.word	0x0800390d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
      break;
 80038f8:	e030      	b.n	800395c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d025      	beq.n	8003952 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800390a:	e022      	b.n	8003952 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003910:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003914:	d11f      	bne.n	8003956 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800391a:	e01c      	b.n	8003956 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2b02      	cmp	r3, #2
 8003920:	d903      	bls.n	800392a <DMA_CheckFifoParam+0xb6>
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	2b03      	cmp	r3, #3
 8003926:	d003      	beq.n	8003930 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003928:	e018      	b.n	800395c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	73fb      	strb	r3, [r7, #15]
      break;
 800392e:	e015      	b.n	800395c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003934:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d00e      	beq.n	800395a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	73fb      	strb	r3, [r7, #15]
      break;
 8003940:	e00b      	b.n	800395a <DMA_CheckFifoParam+0xe6>
      break;
 8003942:	bf00      	nop
 8003944:	e00a      	b.n	800395c <DMA_CheckFifoParam+0xe8>
      break;
 8003946:	bf00      	nop
 8003948:	e008      	b.n	800395c <DMA_CheckFifoParam+0xe8>
      break;
 800394a:	bf00      	nop
 800394c:	e006      	b.n	800395c <DMA_CheckFifoParam+0xe8>
      break;
 800394e:	bf00      	nop
 8003950:	e004      	b.n	800395c <DMA_CheckFifoParam+0xe8>
      break;
 8003952:	bf00      	nop
 8003954:	e002      	b.n	800395c <DMA_CheckFifoParam+0xe8>
      break;   
 8003956:	bf00      	nop
 8003958:	e000      	b.n	800395c <DMA_CheckFifoParam+0xe8>
      break;
 800395a:	bf00      	nop
    }
  } 
  
  return status; 
 800395c:	7bfb      	ldrb	r3, [r7, #15]
}
 800395e:	4618      	mov	r0, r3
 8003960:	3714      	adds	r7, #20
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop

0800396c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800396c:	b480      	push	{r7}
 800396e:	b089      	sub	sp, #36	@ 0x24
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003976:	2300      	movs	r3, #0
 8003978:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800397a:	2300      	movs	r3, #0
 800397c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800397e:	2300      	movs	r3, #0
 8003980:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003982:	2300      	movs	r3, #0
 8003984:	61fb      	str	r3, [r7, #28]
 8003986:	e16b      	b.n	8003c60 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003988:	2201      	movs	r2, #1
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	4013      	ands	r3, r2
 800399a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800399c:	693a      	ldr	r2, [r7, #16]
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	f040 815a 	bne.w	8003c5a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d005      	beq.n	80039be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d130      	bne.n	8003a20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	2203      	movs	r2, #3
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	43db      	mvns	r3, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4013      	ands	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68da      	ldr	r2, [r3, #12]
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	69ba      	ldr	r2, [r7, #24]
 80039ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039f4:	2201      	movs	r2, #1
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	fa02 f303 	lsl.w	r3, r2, r3
 80039fc:	43db      	mvns	r3, r3
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4013      	ands	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	091b      	lsrs	r3, r3, #4
 8003a0a:	f003 0201 	and.w	r2, r3, #1
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	69ba      	ldr	r2, [r7, #24]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f003 0303 	and.w	r3, r3, #3
 8003a28:	2b03      	cmp	r3, #3
 8003a2a:	d017      	beq.n	8003a5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	2203      	movs	r2, #3
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4013      	ands	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 0303 	and.w	r3, r3, #3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d123      	bne.n	8003ab0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	08da      	lsrs	r2, r3, #3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3208      	adds	r2, #8
 8003a70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a76:	69fb      	ldr	r3, [r7, #28]
 8003a78:	f003 0307 	and.w	r3, r3, #7
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	220f      	movs	r2, #15
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	43db      	mvns	r3, r3
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	4013      	ands	r3, r2
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	691a      	ldr	r2, [r3, #16]
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f003 0307 	and.w	r3, r3, #7
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	08da      	lsrs	r2, r3, #3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3208      	adds	r2, #8
 8003aaa:	69b9      	ldr	r1, [r7, #24]
 8003aac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	2203      	movs	r2, #3
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 0203 	and.w	r2, r3, #3
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	005b      	lsls	r3, r3, #1
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 80b4 	beq.w	8003c5a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003af2:	2300      	movs	r3, #0
 8003af4:	60fb      	str	r3, [r7, #12]
 8003af6:	4b60      	ldr	r3, [pc, #384]	@ (8003c78 <HAL_GPIO_Init+0x30c>)
 8003af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afa:	4a5f      	ldr	r2, [pc, #380]	@ (8003c78 <HAL_GPIO_Init+0x30c>)
 8003afc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b00:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b02:	4b5d      	ldr	r3, [pc, #372]	@ (8003c78 <HAL_GPIO_Init+0x30c>)
 8003b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b0e:	4a5b      	ldr	r2, [pc, #364]	@ (8003c7c <HAL_GPIO_Init+0x310>)
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	089b      	lsrs	r3, r3, #2
 8003b14:	3302      	adds	r3, #2
 8003b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	f003 0303 	and.w	r3, r3, #3
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	220f      	movs	r2, #15
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a52      	ldr	r2, [pc, #328]	@ (8003c80 <HAL_GPIO_Init+0x314>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d02b      	beq.n	8003b92 <HAL_GPIO_Init+0x226>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a51      	ldr	r2, [pc, #324]	@ (8003c84 <HAL_GPIO_Init+0x318>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d025      	beq.n	8003b8e <HAL_GPIO_Init+0x222>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a50      	ldr	r2, [pc, #320]	@ (8003c88 <HAL_GPIO_Init+0x31c>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d01f      	beq.n	8003b8a <HAL_GPIO_Init+0x21e>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	4a4f      	ldr	r2, [pc, #316]	@ (8003c8c <HAL_GPIO_Init+0x320>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d019      	beq.n	8003b86 <HAL_GPIO_Init+0x21a>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a4e      	ldr	r2, [pc, #312]	@ (8003c90 <HAL_GPIO_Init+0x324>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d013      	beq.n	8003b82 <HAL_GPIO_Init+0x216>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a4d      	ldr	r2, [pc, #308]	@ (8003c94 <HAL_GPIO_Init+0x328>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d00d      	beq.n	8003b7e <HAL_GPIO_Init+0x212>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a4c      	ldr	r2, [pc, #304]	@ (8003c98 <HAL_GPIO_Init+0x32c>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d007      	beq.n	8003b7a <HAL_GPIO_Init+0x20e>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a4b      	ldr	r2, [pc, #300]	@ (8003c9c <HAL_GPIO_Init+0x330>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d101      	bne.n	8003b76 <HAL_GPIO_Init+0x20a>
 8003b72:	2307      	movs	r3, #7
 8003b74:	e00e      	b.n	8003b94 <HAL_GPIO_Init+0x228>
 8003b76:	2308      	movs	r3, #8
 8003b78:	e00c      	b.n	8003b94 <HAL_GPIO_Init+0x228>
 8003b7a:	2306      	movs	r3, #6
 8003b7c:	e00a      	b.n	8003b94 <HAL_GPIO_Init+0x228>
 8003b7e:	2305      	movs	r3, #5
 8003b80:	e008      	b.n	8003b94 <HAL_GPIO_Init+0x228>
 8003b82:	2304      	movs	r3, #4
 8003b84:	e006      	b.n	8003b94 <HAL_GPIO_Init+0x228>
 8003b86:	2303      	movs	r3, #3
 8003b88:	e004      	b.n	8003b94 <HAL_GPIO_Init+0x228>
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	e002      	b.n	8003b94 <HAL_GPIO_Init+0x228>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e000      	b.n	8003b94 <HAL_GPIO_Init+0x228>
 8003b92:	2300      	movs	r3, #0
 8003b94:	69fa      	ldr	r2, [r7, #28]
 8003b96:	f002 0203 	and.w	r2, r2, #3
 8003b9a:	0092      	lsls	r2, r2, #2
 8003b9c:	4093      	lsls	r3, r2
 8003b9e:	69ba      	ldr	r2, [r7, #24]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ba4:	4935      	ldr	r1, [pc, #212]	@ (8003c7c <HAL_GPIO_Init+0x310>)
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	089b      	lsrs	r3, r3, #2
 8003baa:	3302      	adds	r3, #2
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bb2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ca0 <HAL_GPIO_Init+0x334>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	43db      	mvns	r3, r3
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bd6:	4a32      	ldr	r2, [pc, #200]	@ (8003ca0 <HAL_GPIO_Init+0x334>)
 8003bd8:	69bb      	ldr	r3, [r7, #24]
 8003bda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bdc:	4b30      	ldr	r3, [pc, #192]	@ (8003ca0 <HAL_GPIO_Init+0x334>)
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	43db      	mvns	r3, r3
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	4013      	ands	r3, r2
 8003bea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c00:	4a27      	ldr	r2, [pc, #156]	@ (8003ca0 <HAL_GPIO_Init+0x334>)
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c06:	4b26      	ldr	r3, [pc, #152]	@ (8003ca0 <HAL_GPIO_Init+0x334>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	43db      	mvns	r3, r3
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	4013      	ands	r3, r2
 8003c14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c2a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ca0 <HAL_GPIO_Init+0x334>)
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca0 <HAL_GPIO_Init+0x334>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c54:	4a12      	ldr	r2, [pc, #72]	@ (8003ca0 <HAL_GPIO_Init+0x334>)
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	61fb      	str	r3, [r7, #28]
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	2b0f      	cmp	r3, #15
 8003c64:	f67f ae90 	bls.w	8003988 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c68:	bf00      	nop
 8003c6a:	bf00      	nop
 8003c6c:	3724      	adds	r7, #36	@ 0x24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	40013800 	.word	0x40013800
 8003c80:	40020000 	.word	0x40020000
 8003c84:	40020400 	.word	0x40020400
 8003c88:	40020800 	.word	0x40020800
 8003c8c:	40020c00 	.word	0x40020c00
 8003c90:	40021000 	.word	0x40021000
 8003c94:	40021400 	.word	0x40021400
 8003c98:	40021800 	.word	0x40021800
 8003c9c:	40021c00 	.word	0x40021c00
 8003ca0:	40013c00 	.word	0x40013c00

08003ca4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	460b      	mov	r3, r1
 8003cae:	807b      	strh	r3, [r7, #2]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cb4:	787b      	ldrb	r3, [r7, #1]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cba:	887a      	ldrh	r2, [r7, #2]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003cc0:	e003      	b.n	8003cca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cc2:	887b      	ldrh	r3, [r7, #2]
 8003cc4:	041a      	lsls	r2, r3, #16
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	619a      	str	r2, [r3, #24]
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
	...

08003cd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d101      	bne.n	8003cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e267      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d075      	beq.n	8003de2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003cf6:	4b88      	ldr	r3, [pc, #544]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f003 030c 	and.w	r3, r3, #12
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d00c      	beq.n	8003d1c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d02:	4b85      	ldr	r3, [pc, #532]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	d112      	bne.n	8003d34 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d0e:	4b82      	ldr	r3, [pc, #520]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d1a:	d10b      	bne.n	8003d34 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d1c:	4b7e      	ldr	r3, [pc, #504]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d05b      	beq.n	8003de0 <HAL_RCC_OscConfig+0x108>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d157      	bne.n	8003de0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e242      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d3c:	d106      	bne.n	8003d4c <HAL_RCC_OscConfig+0x74>
 8003d3e:	4b76      	ldr	r3, [pc, #472]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a75      	ldr	r2, [pc, #468]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	e01d      	b.n	8003d88 <HAL_RCC_OscConfig+0xb0>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d54:	d10c      	bne.n	8003d70 <HAL_RCC_OscConfig+0x98>
 8003d56:	4b70      	ldr	r3, [pc, #448]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a6f      	ldr	r2, [pc, #444]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d60:	6013      	str	r3, [r2, #0]
 8003d62:	4b6d      	ldr	r3, [pc, #436]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a6c      	ldr	r2, [pc, #432]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d6c:	6013      	str	r3, [r2, #0]
 8003d6e:	e00b      	b.n	8003d88 <HAL_RCC_OscConfig+0xb0>
 8003d70:	4b69      	ldr	r3, [pc, #420]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a68      	ldr	r2, [pc, #416]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	4b66      	ldr	r3, [pc, #408]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a65      	ldr	r2, [pc, #404]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003d82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d013      	beq.n	8003db8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d90:	f7fe fb1e 	bl	80023d0 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d98:	f7fe fb1a 	bl	80023d0 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b64      	cmp	r3, #100	@ 0x64
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e207      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003daa:	4b5b      	ldr	r3, [pc, #364]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f0      	beq.n	8003d98 <HAL_RCC_OscConfig+0xc0>
 8003db6:	e014      	b.n	8003de2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db8:	f7fe fb0a 	bl	80023d0 <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dc0:	f7fe fb06 	bl	80023d0 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b64      	cmp	r3, #100	@ 0x64
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e1f3      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd2:	4b51      	ldr	r3, [pc, #324]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1f0      	bne.n	8003dc0 <HAL_RCC_OscConfig+0xe8>
 8003dde:	e000      	b.n	8003de2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d063      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003dee:	4b4a      	ldr	r3, [pc, #296]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 030c 	and.w	r3, r3, #12
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00b      	beq.n	8003e12 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dfa:	4b47      	ldr	r3, [pc, #284]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e02:	2b08      	cmp	r3, #8
 8003e04:	d11c      	bne.n	8003e40 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e06:	4b44      	ldr	r3, [pc, #272]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d116      	bne.n	8003e40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e12:	4b41      	ldr	r3, [pc, #260]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d005      	beq.n	8003e2a <HAL_RCC_OscConfig+0x152>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d001      	beq.n	8003e2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e1c7      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	4937      	ldr	r1, [pc, #220]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e3e:	e03a      	b.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d020      	beq.n	8003e8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e48:	4b34      	ldr	r3, [pc, #208]	@ (8003f1c <HAL_RCC_OscConfig+0x244>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4e:	f7fe fabf 	bl	80023d0 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e54:	e008      	b.n	8003e68 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e56:	f7fe fabb 	bl	80023d0 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e1a8      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e68:	4b2b      	ldr	r3, [pc, #172]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0f0      	beq.n	8003e56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e74:	4b28      	ldr	r3, [pc, #160]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	4925      	ldr	r1, [pc, #148]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]
 8003e88:	e015      	b.n	8003eb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e8a:	4b24      	ldr	r3, [pc, #144]	@ (8003f1c <HAL_RCC_OscConfig+0x244>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e90:	f7fe fa9e 	bl	80023d0 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e98:	f7fe fa9a 	bl	80023d0 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e187      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f0      	bne.n	8003e98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d036      	beq.n	8003f30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d016      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eca:	4b15      	ldr	r3, [pc, #84]	@ (8003f20 <HAL_RCC_OscConfig+0x248>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed0:	f7fe fa7e 	bl	80023d0 <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ed8:	f7fe fa7a 	bl	80023d0 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e167      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eea:	4b0b      	ldr	r3, [pc, #44]	@ (8003f18 <HAL_RCC_OscConfig+0x240>)
 8003eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x200>
 8003ef6:	e01b      	b.n	8003f30 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ef8:	4b09      	ldr	r3, [pc, #36]	@ (8003f20 <HAL_RCC_OscConfig+0x248>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003efe:	f7fe fa67 	bl	80023d0 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f04:	e00e      	b.n	8003f24 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f06:	f7fe fa63 	bl	80023d0 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d907      	bls.n	8003f24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e150      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	42470000 	.word	0x42470000
 8003f20:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f24:	4b88      	ldr	r3, [pc, #544]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1ea      	bne.n	8003f06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f000 8097 	beq.w	800406c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f42:	4b81      	ldr	r3, [pc, #516]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10f      	bne.n	8003f6e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f4e:	2300      	movs	r3, #0
 8003f50:	60bb      	str	r3, [r7, #8]
 8003f52:	4b7d      	ldr	r3, [pc, #500]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f56:	4a7c      	ldr	r2, [pc, #496]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f5e:	4b7a      	ldr	r3, [pc, #488]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f66:	60bb      	str	r3, [r7, #8]
 8003f68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f6e:	4b77      	ldr	r3, [pc, #476]	@ (800414c <HAL_RCC_OscConfig+0x474>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d118      	bne.n	8003fac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f7a:	4b74      	ldr	r3, [pc, #464]	@ (800414c <HAL_RCC_OscConfig+0x474>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a73      	ldr	r2, [pc, #460]	@ (800414c <HAL_RCC_OscConfig+0x474>)
 8003f80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f86:	f7fe fa23 	bl	80023d0 <HAL_GetTick>
 8003f8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f8e:	f7fe fa1f 	bl	80023d0 <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e10c      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa0:	4b6a      	ldr	r3, [pc, #424]	@ (800414c <HAL_RCC_OscConfig+0x474>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d106      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x2ea>
 8003fb4:	4b64      	ldr	r3, [pc, #400]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb8:	4a63      	ldr	r2, [pc, #396]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fba:	f043 0301 	orr.w	r3, r3, #1
 8003fbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fc0:	e01c      	b.n	8003ffc <HAL_RCC_OscConfig+0x324>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	2b05      	cmp	r3, #5
 8003fc8:	d10c      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x30c>
 8003fca:	4b5f      	ldr	r3, [pc, #380]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fce:	4a5e      	ldr	r2, [pc, #376]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fd0:	f043 0304 	orr.w	r3, r3, #4
 8003fd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd6:	4b5c      	ldr	r3, [pc, #368]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fda:	4a5b      	ldr	r2, [pc, #364]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fdc:	f043 0301 	orr.w	r3, r3, #1
 8003fe0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe2:	e00b      	b.n	8003ffc <HAL_RCC_OscConfig+0x324>
 8003fe4:	4b58      	ldr	r3, [pc, #352]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe8:	4a57      	ldr	r2, [pc, #348]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003fea:	f023 0301 	bic.w	r3, r3, #1
 8003fee:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ff0:	4b55      	ldr	r3, [pc, #340]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003ff2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ff4:	4a54      	ldr	r2, [pc, #336]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8003ff6:	f023 0304 	bic.w	r3, r3, #4
 8003ffa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d015      	beq.n	8004030 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004004:	f7fe f9e4 	bl	80023d0 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800400a:	e00a      	b.n	8004022 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800400c:	f7fe f9e0 	bl	80023d0 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401a:	4293      	cmp	r3, r2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e0cb      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004022:	4b49      	ldr	r3, [pc, #292]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0ee      	beq.n	800400c <HAL_RCC_OscConfig+0x334>
 800402e:	e014      	b.n	800405a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004030:	f7fe f9ce 	bl	80023d0 <HAL_GetTick>
 8004034:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004036:	e00a      	b.n	800404e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004038:	f7fe f9ca 	bl	80023d0 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004046:	4293      	cmp	r3, r2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e0b5      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800404e:	4b3e      	ldr	r3, [pc, #248]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1ee      	bne.n	8004038 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800405a:	7dfb      	ldrb	r3, [r7, #23]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d105      	bne.n	800406c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004060:	4b39      	ldr	r3, [pc, #228]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004064:	4a38      	ldr	r2, [pc, #224]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004066:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800406a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 80a1 	beq.w	80041b8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004076:	4b34      	ldr	r3, [pc, #208]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
 800407e:	2b08      	cmp	r3, #8
 8004080:	d05c      	beq.n	800413c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d141      	bne.n	800410e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408a:	4b31      	ldr	r3, [pc, #196]	@ (8004150 <HAL_RCC_OscConfig+0x478>)
 800408c:	2200      	movs	r2, #0
 800408e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004090:	f7fe f99e 	bl	80023d0 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004096:	e008      	b.n	80040aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004098:	f7fe f99a 	bl	80023d0 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d901      	bls.n	80040aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e087      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	4b27      	ldr	r3, [pc, #156]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d1f0      	bne.n	8004098 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69da      	ldr	r2, [r3, #28]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c4:	019b      	lsls	r3, r3, #6
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040cc:	085b      	lsrs	r3, r3, #1
 80040ce:	3b01      	subs	r3, #1
 80040d0:	041b      	lsls	r3, r3, #16
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d8:	061b      	lsls	r3, r3, #24
 80040da:	491b      	ldr	r1, [pc, #108]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004150 <HAL_RCC_OscConfig+0x478>)
 80040e2:	2201      	movs	r2, #1
 80040e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e6:	f7fe f973 	bl	80023d0 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040ec:	e008      	b.n	8004100 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ee:	f7fe f96f 	bl	80023d0 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e05c      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004100:	4b11      	ldr	r3, [pc, #68]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0f0      	beq.n	80040ee <HAL_RCC_OscConfig+0x416>
 800410c:	e054      	b.n	80041b8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800410e:	4b10      	ldr	r3, [pc, #64]	@ (8004150 <HAL_RCC_OscConfig+0x478>)
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004114:	f7fe f95c 	bl	80023d0 <HAL_GetTick>
 8004118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800411a:	e008      	b.n	800412e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800411c:	f7fe f958 	bl	80023d0 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e045      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412e:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <HAL_RCC_OscConfig+0x470>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f0      	bne.n	800411c <HAL_RCC_OscConfig+0x444>
 800413a:	e03d      	b.n	80041b8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	2b01      	cmp	r3, #1
 8004142:	d107      	bne.n	8004154 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e038      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
 8004148:	40023800 	.word	0x40023800
 800414c:	40007000 	.word	0x40007000
 8004150:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004154:	4b1b      	ldr	r3, [pc, #108]	@ (80041c4 <HAL_RCC_OscConfig+0x4ec>)
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d028      	beq.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800416c:	429a      	cmp	r2, r3
 800416e:	d121      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417a:	429a      	cmp	r2, r3
 800417c:	d11a      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004184:	4013      	ands	r3, r2
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800418a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800418c:	4293      	cmp	r3, r2
 800418e:	d111      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800419a:	085b      	lsrs	r3, r3, #1
 800419c:	3b01      	subs	r3, #1
 800419e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d107      	bne.n	80041b4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d001      	beq.n	80041b8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e000      	b.n	80041ba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40023800 	.word	0x40023800

080041c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0cc      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041dc:	4b68      	ldr	r3, [pc, #416]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0307 	and.w	r3, r3, #7
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d90c      	bls.n	8004204 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ea:	4b65      	ldr	r3, [pc, #404]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041f2:	4b63      	ldr	r3, [pc, #396]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0307 	and.w	r3, r3, #7
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d001      	beq.n	8004204 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e0b8      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d020      	beq.n	8004252 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b00      	cmp	r3, #0
 800421a:	d005      	beq.n	8004228 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800421c:	4b59      	ldr	r3, [pc, #356]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	4a58      	ldr	r2, [pc, #352]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004222:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004226:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b00      	cmp	r3, #0
 8004232:	d005      	beq.n	8004240 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004234:	4b53      	ldr	r3, [pc, #332]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	4a52      	ldr	r2, [pc, #328]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800423a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800423e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004240:	4b50      	ldr	r3, [pc, #320]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	494d      	ldr	r1, [pc, #308]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800424e:	4313      	orrs	r3, r2
 8004250:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d044      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d107      	bne.n	8004276 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004266:	4b47      	ldr	r3, [pc, #284]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d119      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e07f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b02      	cmp	r3, #2
 800427c:	d003      	beq.n	8004286 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004282:	2b03      	cmp	r3, #3
 8004284:	d107      	bne.n	8004296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004286:	4b3f      	ldr	r3, [pc, #252]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d109      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e06f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004296:	4b3b      	ldr	r3, [pc, #236]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e067      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042a6:	4b37      	ldr	r3, [pc, #220]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f023 0203 	bic.w	r2, r3, #3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	4934      	ldr	r1, [pc, #208]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042b8:	f7fe f88a 	bl	80023d0 <HAL_GetTick>
 80042bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042be:	e00a      	b.n	80042d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c0:	f7fe f886 	bl	80023d0 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e04f      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 020c 	and.w	r2, r3, #12
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d1eb      	bne.n	80042c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042e8:	4b25      	ldr	r3, [pc, #148]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d20c      	bcs.n	8004310 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042f6:	4b22      	ldr	r3, [pc, #136]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	b2d2      	uxtb	r2, r2
 80042fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fe:	4b20      	ldr	r3, [pc, #128]	@ (8004380 <HAL_RCC_ClockConfig+0x1b8>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0307 	and.w	r3, r3, #7
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	429a      	cmp	r2, r3
 800430a:	d001      	beq.n	8004310 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e032      	b.n	8004376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d008      	beq.n	800432e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800431c:	4b19      	ldr	r3, [pc, #100]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4916      	ldr	r1, [pc, #88]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800432a:	4313      	orrs	r3, r2
 800432c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0308 	and.w	r3, r3, #8
 8004336:	2b00      	cmp	r3, #0
 8004338:	d009      	beq.n	800434e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800433a:	4b12      	ldr	r3, [pc, #72]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	490e      	ldr	r1, [pc, #56]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	4313      	orrs	r3, r2
 800434c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800434e:	f000 f821 	bl	8004394 <HAL_RCC_GetSysClockFreq>
 8004352:	4602      	mov	r2, r0
 8004354:	4b0b      	ldr	r3, [pc, #44]	@ (8004384 <HAL_RCC_ClockConfig+0x1bc>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	091b      	lsrs	r3, r3, #4
 800435a:	f003 030f 	and.w	r3, r3, #15
 800435e:	490a      	ldr	r1, [pc, #40]	@ (8004388 <HAL_RCC_ClockConfig+0x1c0>)
 8004360:	5ccb      	ldrb	r3, [r1, r3]
 8004362:	fa22 f303 	lsr.w	r3, r2, r3
 8004366:	4a09      	ldr	r2, [pc, #36]	@ (800438c <HAL_RCC_ClockConfig+0x1c4>)
 8004368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800436a:	4b09      	ldr	r3, [pc, #36]	@ (8004390 <HAL_RCC_ClockConfig+0x1c8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f7fd ffea 	bl	8002348 <HAL_InitTick>

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	40023c00 	.word	0x40023c00
 8004384:	40023800 	.word	0x40023800
 8004388:	08009cb4 	.word	0x08009cb4
 800438c:	20000004 	.word	0x20000004
 8004390:	20000008 	.word	0x20000008

08004394 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004398:	b090      	sub	sp, #64	@ 0x40
 800439a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800439c:	2300      	movs	r3, #0
 800439e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80043a0:	2300      	movs	r3, #0
 80043a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80043a4:	2300      	movs	r3, #0
 80043a6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80043a8:	2300      	movs	r3, #0
 80043aa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043ac:	4b59      	ldr	r3, [pc, #356]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f003 030c 	and.w	r3, r3, #12
 80043b4:	2b08      	cmp	r3, #8
 80043b6:	d00d      	beq.n	80043d4 <HAL_RCC_GetSysClockFreq+0x40>
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	f200 80a1 	bhi.w	8004500 <HAL_RCC_GetSysClockFreq+0x16c>
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_RCC_GetSysClockFreq+0x34>
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	d003      	beq.n	80043ce <HAL_RCC_GetSysClockFreq+0x3a>
 80043c6:	e09b      	b.n	8004500 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043c8:	4b53      	ldr	r3, [pc, #332]	@ (8004518 <HAL_RCC_GetSysClockFreq+0x184>)
 80043ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80043cc:	e09b      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043ce:	4b53      	ldr	r3, [pc, #332]	@ (800451c <HAL_RCC_GetSysClockFreq+0x188>)
 80043d0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80043d2:	e098      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043d4:	4b4f      	ldr	r3, [pc, #316]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043de:	4b4d      	ldr	r3, [pc, #308]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d028      	beq.n	800443c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	099b      	lsrs	r3, r3, #6
 80043f0:	2200      	movs	r2, #0
 80043f2:	623b      	str	r3, [r7, #32]
 80043f4:	627a      	str	r2, [r7, #36]	@ 0x24
 80043f6:	6a3b      	ldr	r3, [r7, #32]
 80043f8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80043fc:	2100      	movs	r1, #0
 80043fe:	4b47      	ldr	r3, [pc, #284]	@ (800451c <HAL_RCC_GetSysClockFreq+0x188>)
 8004400:	fb03 f201 	mul.w	r2, r3, r1
 8004404:	2300      	movs	r3, #0
 8004406:	fb00 f303 	mul.w	r3, r0, r3
 800440a:	4413      	add	r3, r2
 800440c:	4a43      	ldr	r2, [pc, #268]	@ (800451c <HAL_RCC_GetSysClockFreq+0x188>)
 800440e:	fba0 1202 	umull	r1, r2, r0, r2
 8004412:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004414:	460a      	mov	r2, r1
 8004416:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004418:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800441a:	4413      	add	r3, r2
 800441c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800441e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004420:	2200      	movs	r2, #0
 8004422:	61bb      	str	r3, [r7, #24]
 8004424:	61fa      	str	r2, [r7, #28]
 8004426:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800442a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800442e:	f7fc fbbb 	bl	8000ba8 <__aeabi_uldivmod>
 8004432:	4602      	mov	r2, r0
 8004434:	460b      	mov	r3, r1
 8004436:	4613      	mov	r3, r2
 8004438:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800443a:	e053      	b.n	80044e4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800443c:	4b35      	ldr	r3, [pc, #212]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	099b      	lsrs	r3, r3, #6
 8004442:	2200      	movs	r2, #0
 8004444:	613b      	str	r3, [r7, #16]
 8004446:	617a      	str	r2, [r7, #20]
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800444e:	f04f 0b00 	mov.w	fp, #0
 8004452:	4652      	mov	r2, sl
 8004454:	465b      	mov	r3, fp
 8004456:	f04f 0000 	mov.w	r0, #0
 800445a:	f04f 0100 	mov.w	r1, #0
 800445e:	0159      	lsls	r1, r3, #5
 8004460:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004464:	0150      	lsls	r0, r2, #5
 8004466:	4602      	mov	r2, r0
 8004468:	460b      	mov	r3, r1
 800446a:	ebb2 080a 	subs.w	r8, r2, sl
 800446e:	eb63 090b 	sbc.w	r9, r3, fp
 8004472:	f04f 0200 	mov.w	r2, #0
 8004476:	f04f 0300 	mov.w	r3, #0
 800447a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800447e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004482:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004486:	ebb2 0408 	subs.w	r4, r2, r8
 800448a:	eb63 0509 	sbc.w	r5, r3, r9
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	00eb      	lsls	r3, r5, #3
 8004498:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800449c:	00e2      	lsls	r2, r4, #3
 800449e:	4614      	mov	r4, r2
 80044a0:	461d      	mov	r5, r3
 80044a2:	eb14 030a 	adds.w	r3, r4, sl
 80044a6:	603b      	str	r3, [r7, #0]
 80044a8:	eb45 030b 	adc.w	r3, r5, fp
 80044ac:	607b      	str	r3, [r7, #4]
 80044ae:	f04f 0200 	mov.w	r2, #0
 80044b2:	f04f 0300 	mov.w	r3, #0
 80044b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044ba:	4629      	mov	r1, r5
 80044bc:	028b      	lsls	r3, r1, #10
 80044be:	4621      	mov	r1, r4
 80044c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044c4:	4621      	mov	r1, r4
 80044c6:	028a      	lsls	r2, r1, #10
 80044c8:	4610      	mov	r0, r2
 80044ca:	4619      	mov	r1, r3
 80044cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ce:	2200      	movs	r2, #0
 80044d0:	60bb      	str	r3, [r7, #8]
 80044d2:	60fa      	str	r2, [r7, #12]
 80044d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044d8:	f7fc fb66 	bl	8000ba8 <__aeabi_uldivmod>
 80044dc:	4602      	mov	r2, r0
 80044de:	460b      	mov	r3, r1
 80044e0:	4613      	mov	r3, r2
 80044e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80044e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004514 <HAL_RCC_GetSysClockFreq+0x180>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	0c1b      	lsrs	r3, r3, #16
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	3301      	adds	r3, #1
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80044f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80044f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80044fe:	e002      	b.n	8004506 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004500:	4b05      	ldr	r3, [pc, #20]	@ (8004518 <HAL_RCC_GetSysClockFreq+0x184>)
 8004502:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004504:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004508:	4618      	mov	r0, r3
 800450a:	3740      	adds	r7, #64	@ 0x40
 800450c:	46bd      	mov	sp, r7
 800450e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004512:	bf00      	nop
 8004514:	40023800 	.word	0x40023800
 8004518:	00f42400 	.word	0x00f42400
 800451c:	017d7840 	.word	0x017d7840

08004520 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004520:	b480      	push	{r7}
 8004522:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004524:	4b03      	ldr	r3, [pc, #12]	@ (8004534 <HAL_RCC_GetHCLKFreq+0x14>)
 8004526:	681b      	ldr	r3, [r3, #0]
}
 8004528:	4618      	mov	r0, r3
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	20000004 	.word	0x20000004

08004538 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800453c:	f7ff fff0 	bl	8004520 <HAL_RCC_GetHCLKFreq>
 8004540:	4602      	mov	r2, r0
 8004542:	4b05      	ldr	r3, [pc, #20]	@ (8004558 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	0a9b      	lsrs	r3, r3, #10
 8004548:	f003 0307 	and.w	r3, r3, #7
 800454c:	4903      	ldr	r1, [pc, #12]	@ (800455c <HAL_RCC_GetPCLK1Freq+0x24>)
 800454e:	5ccb      	ldrb	r3, [r1, r3]
 8004550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004554:	4618      	mov	r0, r3
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40023800 	.word	0x40023800
 800455c:	08009cc4 	.word	0x08009cc4

08004560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004564:	f7ff ffdc 	bl	8004520 <HAL_RCC_GetHCLKFreq>
 8004568:	4602      	mov	r2, r0
 800456a:	4b05      	ldr	r3, [pc, #20]	@ (8004580 <HAL_RCC_GetPCLK2Freq+0x20>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	0b5b      	lsrs	r3, r3, #13
 8004570:	f003 0307 	and.w	r3, r3, #7
 8004574:	4903      	ldr	r1, [pc, #12]	@ (8004584 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004576:	5ccb      	ldrb	r3, [r1, r3]
 8004578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800457c:	4618      	mov	r0, r3
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40023800 	.word	0x40023800
 8004584:	08009cc4 	.word	0x08009cc4

08004588 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d101      	bne.n	800459a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e07b      	b.n	8004692 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d108      	bne.n	80045b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045aa:	d009      	beq.n	80045c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	61da      	str	r2, [r3, #28]
 80045b2:	e005      	b.n	80045c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d106      	bne.n	80045e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7fd fc0e 	bl	8001dfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2202      	movs	r2, #2
 80045e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004608:	431a      	orrs	r2, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004612:	431a      	orrs	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	431a      	orrs	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	431a      	orrs	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004630:	431a      	orrs	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	69db      	ldr	r3, [r3, #28]
 8004636:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800463a:	431a      	orrs	r2, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004644:	ea42 0103 	orr.w	r1, r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	430a      	orrs	r2, r1
 8004656:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	0c1b      	lsrs	r3, r3, #16
 800465e:	f003 0104 	and.w	r1, r3, #4
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004666:	f003 0210 	and.w	r2, r3, #16
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	69da      	ldr	r2, [r3, #28]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004680:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3708      	adds	r7, #8
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800469a:	b580      	push	{r7, lr}
 800469c:	b088      	sub	sp, #32
 800469e:	af00      	add	r7, sp, #0
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	60b9      	str	r1, [r7, #8]
 80046a4:	603b      	str	r3, [r7, #0]
 80046a6:	4613      	mov	r3, r2
 80046a8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046aa:	f7fd fe91 	bl	80023d0 <HAL_GetTick>
 80046ae:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80046b0:	88fb      	ldrh	r3, [r7, #6]
 80046b2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d001      	beq.n	80046c4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80046c0:	2302      	movs	r3, #2
 80046c2:	e12a      	b.n	800491a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d002      	beq.n	80046d0 <HAL_SPI_Transmit+0x36>
 80046ca:	88fb      	ldrh	r3, [r7, #6]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d101      	bne.n	80046d4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e122      	b.n	800491a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d101      	bne.n	80046e2 <HAL_SPI_Transmit+0x48>
 80046de:	2302      	movs	r3, #2
 80046e0:	e11b      	b.n	800491a <HAL_SPI_Transmit+0x280>
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2201      	movs	r2, #1
 80046e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2203      	movs	r2, #3
 80046ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	68ba      	ldr	r2, [r7, #8]
 80046fc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	88fa      	ldrh	r2, [r7, #6]
 8004702:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	88fa      	ldrh	r2, [r7, #6]
 8004708:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004730:	d10f      	bne.n	8004752 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004740:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004750:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800475c:	2b40      	cmp	r3, #64	@ 0x40
 800475e:	d007      	beq.n	8004770 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800476e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004778:	d152      	bne.n	8004820 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d002      	beq.n	8004788 <HAL_SPI_Transmit+0xee>
 8004782:	8b7b      	ldrh	r3, [r7, #26]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d145      	bne.n	8004814 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800478c:	881a      	ldrh	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004798:	1c9a      	adds	r2, r3, #2
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	3b01      	subs	r3, #1
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047ac:	e032      	b.n	8004814 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f003 0302 	and.w	r3, r3, #2
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d112      	bne.n	80047e2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c0:	881a      	ldrh	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047cc:	1c9a      	adds	r2, r3, #2
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	3b01      	subs	r3, #1
 80047da:	b29a      	uxth	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	86da      	strh	r2, [r3, #54]	@ 0x36
 80047e0:	e018      	b.n	8004814 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047e2:	f7fd fdf5 	bl	80023d0 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d803      	bhi.n	80047fa <HAL_SPI_Transmit+0x160>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f8:	d102      	bne.n	8004800 <HAL_SPI_Transmit+0x166>
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d109      	bne.n	8004814 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e082      	b.n	800491a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1c7      	bne.n	80047ae <HAL_SPI_Transmit+0x114>
 800481e:	e053      	b.n	80048c8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d002      	beq.n	800482e <HAL_SPI_Transmit+0x194>
 8004828:	8b7b      	ldrh	r3, [r7, #26]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d147      	bne.n	80048be <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	330c      	adds	r3, #12
 8004838:	7812      	ldrb	r2, [r2, #0]
 800483a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004840:	1c5a      	adds	r2, r3, #1
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800484a:	b29b      	uxth	r3, r3
 800484c:	3b01      	subs	r3, #1
 800484e:	b29a      	uxth	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004854:	e033      	b.n	80048be <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f003 0302 	and.w	r3, r3, #2
 8004860:	2b02      	cmp	r3, #2
 8004862:	d113      	bne.n	800488c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	330c      	adds	r3, #12
 800486e:	7812      	ldrb	r2, [r2, #0]
 8004870:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004876:	1c5a      	adds	r2, r3, #1
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004880:	b29b      	uxth	r3, r3
 8004882:	3b01      	subs	r3, #1
 8004884:	b29a      	uxth	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	86da      	strh	r2, [r3, #54]	@ 0x36
 800488a:	e018      	b.n	80048be <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800488c:	f7fd fda0 	bl	80023d0 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	683a      	ldr	r2, [r7, #0]
 8004898:	429a      	cmp	r2, r3
 800489a:	d803      	bhi.n	80048a4 <HAL_SPI_Transmit+0x20a>
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a2:	d102      	bne.n	80048aa <HAL_SPI_Transmit+0x210>
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d109      	bne.n	80048be <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e02d      	b.n	800491a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1c6      	bne.n	8004856 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048c8:	69fa      	ldr	r2, [r7, #28]
 80048ca:	6839      	ldr	r1, [r7, #0]
 80048cc:	68f8      	ldr	r0, [r7, #12]
 80048ce:	f000 fbd9 	bl	8005084 <SPI_EndRxTxTransaction>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d002      	beq.n	80048de <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2220      	movs	r2, #32
 80048dc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d10a      	bne.n	80048fc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048e6:	2300      	movs	r3, #0
 80048e8:	617b      	str	r3, [r7, #20]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	617b      	str	r3, [r7, #20]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	617b      	str	r3, [r7, #20]
 80048fa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004910:	2b00      	cmp	r3, #0
 8004912:	d001      	beq.n	8004918 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e000      	b.n	800491a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004918:	2300      	movs	r3, #0
  }
}
 800491a:	4618      	mov	r0, r3
 800491c:	3720      	adds	r7, #32
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}

08004922 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b088      	sub	sp, #32
 8004926:	af02      	add	r7, sp, #8
 8004928:	60f8      	str	r0, [r7, #12]
 800492a:	60b9      	str	r1, [r7, #8]
 800492c:	603b      	str	r3, [r7, #0]
 800492e:	4613      	mov	r3, r2
 8004930:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004938:	b2db      	uxtb	r3, r3
 800493a:	2b01      	cmp	r3, #1
 800493c:	d001      	beq.n	8004942 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800493e:	2302      	movs	r3, #2
 8004940:	e104      	b.n	8004b4c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d002      	beq.n	800494e <HAL_SPI_Receive+0x2c>
 8004948:	88fb      	ldrh	r3, [r7, #6]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d101      	bne.n	8004952 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e0fc      	b.n	8004b4c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800495a:	d112      	bne.n	8004982 <HAL_SPI_Receive+0x60>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10e      	bne.n	8004982 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2204      	movs	r2, #4
 8004968:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800496c:	88fa      	ldrh	r2, [r7, #6]
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	4613      	mov	r3, r2
 8004974:	68ba      	ldr	r2, [r7, #8]
 8004976:	68b9      	ldr	r1, [r7, #8]
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 f8eb 	bl	8004b54 <HAL_SPI_TransmitReceive>
 800497e:	4603      	mov	r3, r0
 8004980:	e0e4      	b.n	8004b4c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004982:	f7fd fd25 	bl	80023d0 <HAL_GetTick>
 8004986:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800498e:	2b01      	cmp	r3, #1
 8004990:	d101      	bne.n	8004996 <HAL_SPI_Receive+0x74>
 8004992:	2302      	movs	r3, #2
 8004994:	e0da      	b.n	8004b4c <HAL_SPI_Receive+0x22a>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2204      	movs	r2, #4
 80049a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	88fa      	ldrh	r2, [r7, #6]
 80049b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	88fa      	ldrh	r2, [r7, #6]
 80049bc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2200      	movs	r2, #0
 80049c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049e4:	d10f      	bne.n	8004a06 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004a04:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a10:	2b40      	cmp	r3, #64	@ 0x40
 8004a12:	d007      	beq.n	8004a24 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a22:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d170      	bne.n	8004b0e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004a2c:	e035      	b.n	8004a9a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d115      	bne.n	8004a68 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f103 020c 	add.w	r2, r3, #12
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a48:	7812      	ldrb	r2, [r2, #0]
 8004a4a:	b2d2      	uxtb	r2, r2
 8004a4c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a52:	1c5a      	adds	r2, r3, #1
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a66:	e018      	b.n	8004a9a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a68:	f7fd fcb2 	bl	80023d0 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d803      	bhi.n	8004a80 <HAL_SPI_Receive+0x15e>
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7e:	d102      	bne.n	8004a86 <HAL_SPI_Receive+0x164>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d109      	bne.n	8004a9a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e058      	b.n	8004b4c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1c4      	bne.n	8004a2e <HAL_SPI_Receive+0x10c>
 8004aa4:	e038      	b.n	8004b18 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d113      	bne.n	8004adc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004abe:	b292      	uxth	r2, r2
 8004ac0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac6:	1c9a      	adds	r2, r3, #2
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ada:	e018      	b.n	8004b0e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004adc:	f7fd fc78 	bl	80023d0 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d803      	bhi.n	8004af4 <HAL_SPI_Receive+0x1d2>
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af2:	d102      	bne.n	8004afa <HAL_SPI_Receive+0x1d8>
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d109      	bne.n	8004b0e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2201      	movs	r2, #1
 8004afe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e01e      	b.n	8004b4c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1c6      	bne.n	8004aa6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	6839      	ldr	r1, [r7, #0]
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f000 fa4b 	bl	8004fb8 <SPI_EndRxTransaction>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d002      	beq.n	8004b2e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e000      	b.n	8004b4c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
  }
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3718      	adds	r7, #24
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b08a      	sub	sp, #40	@ 0x28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607a      	str	r2, [r7, #4]
 8004b60:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004b62:	2301      	movs	r3, #1
 8004b64:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b66:	f7fd fc33 	bl	80023d0 <HAL_GetTick>
 8004b6a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b72:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004b7a:	887b      	ldrh	r3, [r7, #2]
 8004b7c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b7e:	7ffb      	ldrb	r3, [r7, #31]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d00c      	beq.n	8004b9e <HAL_SPI_TransmitReceive+0x4a>
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b8a:	d106      	bne.n	8004b9a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d102      	bne.n	8004b9a <HAL_SPI_TransmitReceive+0x46>
 8004b94:	7ffb      	ldrb	r3, [r7, #31]
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	d001      	beq.n	8004b9e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	e17f      	b.n	8004e9e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d005      	beq.n	8004bb0 <HAL_SPI_TransmitReceive+0x5c>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d002      	beq.n	8004bb0 <HAL_SPI_TransmitReceive+0x5c>
 8004baa:	887b      	ldrh	r3, [r7, #2]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d101      	bne.n	8004bb4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e174      	b.n	8004e9e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d101      	bne.n	8004bc2 <HAL_SPI_TransmitReceive+0x6e>
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	e16d      	b.n	8004e9e <HAL_SPI_TransmitReceive+0x34a>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d003      	beq.n	8004bde <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2205      	movs	r2, #5
 8004bda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	887a      	ldrh	r2, [r7, #2]
 8004bee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	887a      	ldrh	r2, [r7, #2]
 8004bf4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	887a      	ldrh	r2, [r7, #2]
 8004c00:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	887a      	ldrh	r2, [r7, #2]
 8004c06:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c1e:	2b40      	cmp	r3, #64	@ 0x40
 8004c20:	d007      	beq.n	8004c32 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c3a:	d17e      	bne.n	8004d3a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d002      	beq.n	8004c4a <HAL_SPI_TransmitReceive+0xf6>
 8004c44:	8afb      	ldrh	r3, [r7, #22]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d16c      	bne.n	8004d24 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4e:	881a      	ldrh	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c5a:	1c9a      	adds	r2, r3, #2
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	3b01      	subs	r3, #1
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c6e:	e059      	b.n	8004d24 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f003 0302 	and.w	r3, r3, #2
 8004c7a:	2b02      	cmp	r3, #2
 8004c7c:	d11b      	bne.n	8004cb6 <HAL_SPI_TransmitReceive+0x162>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d016      	beq.n	8004cb6 <HAL_SPI_TransmitReceive+0x162>
 8004c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d113      	bne.n	8004cb6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c92:	881a      	ldrh	r2, [r3, #0]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9e:	1c9a      	adds	r2, r3, #2
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	3b01      	subs	r3, #1
 8004cac:	b29a      	uxth	r2, r3
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d119      	bne.n	8004cf8 <HAL_SPI_TransmitReceive+0x1a4>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d014      	beq.n	8004cf8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68da      	ldr	r2, [r3, #12]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cd8:	b292      	uxth	r2, r2
 8004cda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce0:	1c9a      	adds	r2, r3, #2
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	3b01      	subs	r3, #1
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004cf8:	f7fd fb6a 	bl	80023d0 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	6a3b      	ldr	r3, [r7, #32]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d80d      	bhi.n	8004d24 <HAL_SPI_TransmitReceive+0x1d0>
 8004d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0e:	d009      	beq.n	8004d24 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004d20:	2303      	movs	r3, #3
 8004d22:	e0bc      	b.n	8004e9e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1a0      	bne.n	8004c70 <HAL_SPI_TransmitReceive+0x11c>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d19b      	bne.n	8004c70 <HAL_SPI_TransmitReceive+0x11c>
 8004d38:	e082      	b.n	8004e40 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d002      	beq.n	8004d48 <HAL_SPI_TransmitReceive+0x1f4>
 8004d42:	8afb      	ldrh	r3, [r7, #22]
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d171      	bne.n	8004e2c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	7812      	ldrb	r2, [r2, #0]
 8004d54:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5a:	1c5a      	adds	r2, r3, #1
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	3b01      	subs	r3, #1
 8004d68:	b29a      	uxth	r2, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d6e:	e05d      	b.n	8004e2c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d11c      	bne.n	8004db8 <HAL_SPI_TransmitReceive+0x264>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d017      	beq.n	8004db8 <HAL_SPI_TransmitReceive+0x264>
 8004d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d114      	bne.n	8004db8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	330c      	adds	r3, #12
 8004d98:	7812      	ldrb	r2, [r2, #0]
 8004d9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da0:	1c5a      	adds	r2, r3, #1
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	3b01      	subs	r3, #1
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d119      	bne.n	8004dfa <HAL_SPI_TransmitReceive+0x2a6>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d014      	beq.n	8004dfa <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68da      	ldr	r2, [r3, #12]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de2:	1c5a      	adds	r2, r3, #1
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004df6:	2301      	movs	r3, #1
 8004df8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004dfa:	f7fd fae9 	bl	80023d0 <HAL_GetTick>
 8004dfe:	4602      	mov	r2, r0
 8004e00:	6a3b      	ldr	r3, [r7, #32]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d803      	bhi.n	8004e12 <HAL_SPI_TransmitReceive+0x2be>
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e10:	d102      	bne.n	8004e18 <HAL_SPI_TransmitReceive+0x2c4>
 8004e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d109      	bne.n	8004e2c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e038      	b.n	8004e9e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d19c      	bne.n	8004d70 <HAL_SPI_TransmitReceive+0x21c>
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d197      	bne.n	8004d70 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e40:	6a3a      	ldr	r2, [r7, #32]
 8004e42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f000 f91d 	bl	8005084 <SPI_EndRxTxTransaction>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d008      	beq.n	8004e62 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2220      	movs	r2, #32
 8004e54:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e01d      	b.n	8004e9e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d10a      	bne.n	8004e80 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	613b      	str	r3, [r7, #16]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	613b      	str	r3, [r7, #16]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	613b      	str	r3, [r7, #16]
 8004e7e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d001      	beq.n	8004e9c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e000      	b.n	8004e9e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
  }
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3728      	adds	r7, #40	@ 0x28
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b088      	sub	sp, #32
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	603b      	str	r3, [r7, #0]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004eb8:	f7fd fa8a 	bl	80023d0 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec0:	1a9b      	subs	r3, r3, r2
 8004ec2:	683a      	ldr	r2, [r7, #0]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ec8:	f7fd fa82 	bl	80023d0 <HAL_GetTick>
 8004ecc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ece:	4b39      	ldr	r3, [pc, #228]	@ (8004fb4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	015b      	lsls	r3, r3, #5
 8004ed4:	0d1b      	lsrs	r3, r3, #20
 8004ed6:	69fa      	ldr	r2, [r7, #28]
 8004ed8:	fb02 f303 	mul.w	r3, r2, r3
 8004edc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ede:	e055      	b.n	8004f8c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee6:	d051      	beq.n	8004f8c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ee8:	f7fd fa72 	bl	80023d0 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	69fa      	ldr	r2, [r7, #28]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d902      	bls.n	8004efe <SPI_WaitFlagStateUntilTimeout+0x56>
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d13d      	bne.n	8004f7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	685a      	ldr	r2, [r3, #4]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f16:	d111      	bne.n	8004f3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f20:	d004      	beq.n	8004f2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f2a:	d107      	bne.n	8004f3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f44:	d10f      	bne.n	8004f66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e018      	b.n	8004fac <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d102      	bne.n	8004f86 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004f80:	2300      	movs	r3, #0
 8004f82:	61fb      	str	r3, [r7, #28]
 8004f84:	e002      	b.n	8004f8c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	689a      	ldr	r2, [r3, #8]
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	4013      	ands	r3, r2
 8004f96:	68ba      	ldr	r2, [r7, #8]
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	bf0c      	ite	eq
 8004f9c:	2301      	moveq	r3, #1
 8004f9e:	2300      	movne	r3, #0
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	79fb      	ldrb	r3, [r7, #7]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d19a      	bne.n	8004ee0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3720      	adds	r7, #32
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	20000004 	.word	0x20000004

08004fb8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af02      	add	r7, sp, #8
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fcc:	d111      	bne.n	8004ff2 <SPI_EndRxTransaction+0x3a>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fd6:	d004      	beq.n	8004fe2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fe0:	d107      	bne.n	8004ff2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ff0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ffa:	d12a      	bne.n	8005052 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005004:	d012      	beq.n	800502c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	9300      	str	r3, [sp, #0]
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	2200      	movs	r2, #0
 800500e:	2180      	movs	r1, #128	@ 0x80
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f7ff ff49 	bl	8004ea8 <SPI_WaitFlagStateUntilTimeout>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d02d      	beq.n	8005078 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005020:	f043 0220 	orr.w	r2, r3, #32
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	e026      	b.n	800507a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2200      	movs	r2, #0
 8005034:	2101      	movs	r1, #1
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff ff36 	bl	8004ea8 <SPI_WaitFlagStateUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d01a      	beq.n	8005078 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005046:	f043 0220 	orr.w	r2, r3, #32
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e013      	b.n	800507a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	2200      	movs	r2, #0
 800505a:	2101      	movs	r1, #1
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f7ff ff23 	bl	8004ea8 <SPI_WaitFlagStateUntilTimeout>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d007      	beq.n	8005078 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800506c:	f043 0220 	orr.w	r2, r3, #32
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	e000      	b.n	800507a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
	...

08005084 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b088      	sub	sp, #32
 8005088:	af02      	add	r7, sp, #8
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	9300      	str	r3, [sp, #0]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	2201      	movs	r2, #1
 8005098:	2102      	movs	r1, #2
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f7ff ff04 	bl	8004ea8 <SPI_WaitFlagStateUntilTimeout>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d007      	beq.n	80050b6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050aa:	f043 0220 	orr.w	r2, r3, #32
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e032      	b.n	800511c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80050b6:	4b1b      	ldr	r3, [pc, #108]	@ (8005124 <SPI_EndRxTxTransaction+0xa0>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a1b      	ldr	r2, [pc, #108]	@ (8005128 <SPI_EndRxTxTransaction+0xa4>)
 80050bc:	fba2 2303 	umull	r2, r3, r2, r3
 80050c0:	0d5b      	lsrs	r3, r3, #21
 80050c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80050c6:	fb02 f303 	mul.w	r3, r2, r3
 80050ca:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050d4:	d112      	bne.n	80050fc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	9300      	str	r3, [sp, #0]
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	2200      	movs	r2, #0
 80050de:	2180      	movs	r1, #128	@ 0x80
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f7ff fee1 	bl	8004ea8 <SPI_WaitFlagStateUntilTimeout>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d016      	beq.n	800511a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f0:	f043 0220 	orr.w	r2, r3, #32
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	e00f      	b.n	800511c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00a      	beq.n	8005118 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	3b01      	subs	r3, #1
 8005106:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005112:	2b80      	cmp	r3, #128	@ 0x80
 8005114:	d0f2      	beq.n	80050fc <SPI_EndRxTxTransaction+0x78>
 8005116:	e000      	b.n	800511a <SPI_EndRxTxTransaction+0x96>
        break;
 8005118:	bf00      	nop
  }

  return HAL_OK;
 800511a:	2300      	movs	r3, #0
}
 800511c:	4618      	mov	r0, r3
 800511e:	3718      	adds	r7, #24
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	20000004 	.word	0x20000004
 8005128:	165e9f81 	.word	0x165e9f81

0800512c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e042      	b.n	80051c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	d106      	bne.n	8005158 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f7fd f820 	bl	8002198 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2224      	movs	r2, #36	@ 0x24
 800515c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68da      	ldr	r2, [r3, #12]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800516e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 fec7 	bl	8005f04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	691a      	ldr	r2, [r3, #16]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005184:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	695a      	ldr	r2, [r3, #20]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005194:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68da      	ldr	r2, [r3, #12]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2220      	movs	r2, #32
 80051b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2220      	movs	r2, #32
 80051b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80051c2:	2300      	movs	r3, #0
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3708      	adds	r7, #8
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b08a      	sub	sp, #40	@ 0x28
 80051d0:	af02      	add	r7, sp, #8
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	603b      	str	r3, [r7, #0]
 80051d8:	4613      	mov	r3, r2
 80051da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051dc:	2300      	movs	r3, #0
 80051de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	2b20      	cmp	r3, #32
 80051ea:	d175      	bne.n	80052d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d002      	beq.n	80051f8 <HAL_UART_Transmit+0x2c>
 80051f2:	88fb      	ldrh	r3, [r7, #6]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d101      	bne.n	80051fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e06e      	b.n	80052da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2221      	movs	r2, #33	@ 0x21
 8005206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800520a:	f7fd f8e1 	bl	80023d0 <HAL_GetTick>
 800520e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	88fa      	ldrh	r2, [r7, #6]
 8005214:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	88fa      	ldrh	r2, [r7, #6]
 800521a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005224:	d108      	bne.n	8005238 <HAL_UART_Transmit+0x6c>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d104      	bne.n	8005238 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800522e:	2300      	movs	r3, #0
 8005230:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	61bb      	str	r3, [r7, #24]
 8005236:	e003      	b.n	8005240 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800523c:	2300      	movs	r3, #0
 800523e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005240:	e02e      	b.n	80052a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	9300      	str	r3, [sp, #0]
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2200      	movs	r2, #0
 800524a:	2180      	movs	r1, #128	@ 0x80
 800524c:	68f8      	ldr	r0, [r7, #12]
 800524e:	f000 fc3e 	bl	8005ace <UART_WaitOnFlagUntilTimeout>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d005      	beq.n	8005264 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2220      	movs	r2, #32
 800525c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e03a      	b.n	80052da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d10b      	bne.n	8005282 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	881b      	ldrh	r3, [r3, #0]
 800526e:	461a      	mov	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005278:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	3302      	adds	r3, #2
 800527e:	61bb      	str	r3, [r7, #24]
 8005280:	e007      	b.n	8005292 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	781a      	ldrb	r2, [r3, #0]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	3301      	adds	r3, #1
 8005290:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005296:	b29b      	uxth	r3, r3
 8005298:	3b01      	subs	r3, #1
 800529a:	b29a      	uxth	r2, r3
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1cb      	bne.n	8005242 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2200      	movs	r2, #0
 80052b2:	2140      	movs	r1, #64	@ 0x40
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 fc0a 	bl	8005ace <UART_WaitOnFlagUntilTimeout>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d005      	beq.n	80052cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2220      	movs	r2, #32
 80052c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e006      	b.n	80052da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2220      	movs	r2, #32
 80052d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80052d4:	2300      	movs	r3, #0
 80052d6:	e000      	b.n	80052da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80052d8:	2302      	movs	r3, #2
  }
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3720      	adds	r7, #32
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
	...

080052e4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08c      	sub	sp, #48	@ 0x30
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	4613      	mov	r3, r2
 80052f0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b20      	cmp	r3, #32
 80052fc:	d162      	bne.n	80053c4 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <HAL_UART_Transmit_DMA+0x26>
 8005304:	88fb      	ldrh	r3, [r7, #6]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e05b      	b.n	80053c6 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800530e:	68ba      	ldr	r2, [r7, #8]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	88fa      	ldrh	r2, [r7, #6]
 8005318:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	88fa      	ldrh	r2, [r7, #6]
 800531e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2221      	movs	r2, #33	@ 0x21
 800532a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005332:	4a27      	ldr	r2, [pc, #156]	@ (80053d0 <HAL_UART_Transmit_DMA+0xec>)
 8005334:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800533a:	4a26      	ldr	r2, [pc, #152]	@ (80053d4 <HAL_UART_Transmit_DMA+0xf0>)
 800533c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005342:	4a25      	ldr	r2, [pc, #148]	@ (80053d8 <HAL_UART_Transmit_DMA+0xf4>)
 8005344:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534a:	2200      	movs	r2, #0
 800534c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800534e:	f107 0308 	add.w	r3, r7, #8
 8005352:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800535a:	6819      	ldr	r1, [r3, #0]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3304      	adds	r3, #4
 8005362:	461a      	mov	r2, r3
 8005364:	88fb      	ldrh	r3, [r7, #6]
 8005366:	f7fd ffad 	bl	80032c4 <HAL_DMA_Start_IT>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d008      	beq.n	8005382 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2210      	movs	r2, #16
 8005374:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2220      	movs	r2, #32
 800537a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e021      	b.n	80053c6 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800538a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3314      	adds	r3, #20
 8005392:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	e853 3f00 	ldrex	r3, [r3]
 800539a:	617b      	str	r3, [r7, #20]
   return(result);
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	3314      	adds	r3, #20
 80053aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80053ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b0:	6a39      	ldr	r1, [r7, #32]
 80053b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053b4:	e841 2300 	strex	r3, r2, [r1]
 80053b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1e5      	bne.n	800538c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80053c0:	2300      	movs	r3, #0
 80053c2:	e000      	b.n	80053c6 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80053c4:	2302      	movs	r3, #2
  }
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3730      	adds	r7, #48	@ 0x30
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	08005985 	.word	0x08005985
 80053d4:	08005a1f 	.word	0x08005a1f
 80053d8:	08005a3b 	.word	0x08005a3b

080053dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b0ba      	sub	sp, #232	@ 0xe8
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005402:	2300      	movs	r3, #0
 8005404:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005408:	2300      	movs	r3, #0
 800540a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800540e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005412:	f003 030f 	and.w	r3, r3, #15
 8005416:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800541a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800541e:	2b00      	cmp	r3, #0
 8005420:	d10f      	bne.n	8005442 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	2b00      	cmp	r3, #0
 800542c:	d009      	beq.n	8005442 <HAL_UART_IRQHandler+0x66>
 800542e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005432:	f003 0320 	and.w	r3, r3, #32
 8005436:	2b00      	cmp	r3, #0
 8005438:	d003      	beq.n	8005442 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fca4 	bl	8005d88 <UART_Receive_IT>
      return;
 8005440:	e273      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005442:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 80de 	beq.w	8005608 <HAL_UART_IRQHandler+0x22c>
 800544c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	d106      	bne.n	8005466 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800545c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005460:	2b00      	cmp	r3, #0
 8005462:	f000 80d1 	beq.w	8005608 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00b      	beq.n	800548a <HAL_UART_IRQHandler+0xae>
 8005472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800547a:	2b00      	cmp	r3, #0
 800547c:	d005      	beq.n	800548a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005482:	f043 0201 	orr.w	r2, r3, #1
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800548a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800548e:	f003 0304 	and.w	r3, r3, #4
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00b      	beq.n	80054ae <HAL_UART_IRQHandler+0xd2>
 8005496:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d005      	beq.n	80054ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054a6:	f043 0202 	orr.w	r2, r3, #2
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054b2:	f003 0302 	and.w	r3, r3, #2
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00b      	beq.n	80054d2 <HAL_UART_IRQHandler+0xf6>
 80054ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d005      	beq.n	80054d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ca:	f043 0204 	orr.w	r2, r3, #4
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054d6:	f003 0308 	and.w	r3, r3, #8
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d011      	beq.n	8005502 <HAL_UART_IRQHandler+0x126>
 80054de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054e2:	f003 0320 	and.w	r3, r3, #32
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d105      	bne.n	80054f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d005      	beq.n	8005502 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fa:	f043 0208 	orr.w	r2, r3, #8
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 820a 	beq.w	8005920 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800550c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005510:	f003 0320 	and.w	r3, r3, #32
 8005514:	2b00      	cmp	r3, #0
 8005516:	d008      	beq.n	800552a <HAL_UART_IRQHandler+0x14e>
 8005518:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800551c:	f003 0320 	and.w	r3, r3, #32
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 fc2f 	bl	8005d88 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005534:	2b40      	cmp	r3, #64	@ 0x40
 8005536:	bf0c      	ite	eq
 8005538:	2301      	moveq	r3, #1
 800553a:	2300      	movne	r3, #0
 800553c:	b2db      	uxtb	r3, r3
 800553e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005546:	f003 0308 	and.w	r3, r3, #8
 800554a:	2b00      	cmp	r3, #0
 800554c:	d103      	bne.n	8005556 <HAL_UART_IRQHandler+0x17a>
 800554e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005552:	2b00      	cmp	r3, #0
 8005554:	d04f      	beq.n	80055f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 fb3a 	bl	8005bd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005566:	2b40      	cmp	r3, #64	@ 0x40
 8005568:	d141      	bne.n	80055ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3314      	adds	r3, #20
 8005570:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005578:	e853 3f00 	ldrex	r3, [r3]
 800557c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005580:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005584:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005588:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	3314      	adds	r3, #20
 8005592:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005596:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800559a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055a6:	e841 2300 	strex	r3, r2, [r1]
 80055aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1d9      	bne.n	800556a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d013      	beq.n	80055e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c2:	4a8a      	ldr	r2, [pc, #552]	@ (80057ec <HAL_UART_IRQHandler+0x410>)
 80055c4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7fd ff42 	bl	8003454 <HAL_DMA_Abort_IT>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d016      	beq.n	8005604 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055e0:	4610      	mov	r0, r2
 80055e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055e4:	e00e      	b.n	8005604 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f9b6 	bl	8005958 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ec:	e00a      	b.n	8005604 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 f9b2 	bl	8005958 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055f4:	e006      	b.n	8005604 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f9ae 	bl	8005958 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005602:	e18d      	b.n	8005920 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005604:	bf00      	nop
    return;
 8005606:	e18b      	b.n	8005920 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800560c:	2b01      	cmp	r3, #1
 800560e:	f040 8167 	bne.w	80058e0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005616:	f003 0310 	and.w	r3, r3, #16
 800561a:	2b00      	cmp	r3, #0
 800561c:	f000 8160 	beq.w	80058e0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005624:	f003 0310 	and.w	r3, r3, #16
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 8159 	beq.w	80058e0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800562e:	2300      	movs	r3, #0
 8005630:	60bb      	str	r3, [r7, #8]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	60bb      	str	r3, [r7, #8]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	60bb      	str	r3, [r7, #8]
 8005642:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800564e:	2b40      	cmp	r3, #64	@ 0x40
 8005650:	f040 80ce 	bne.w	80057f0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005660:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80a9 	beq.w	80057bc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800566e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005672:	429a      	cmp	r2, r3
 8005674:	f080 80a2 	bcs.w	80057bc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800567e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005684:	69db      	ldr	r3, [r3, #28]
 8005686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800568a:	f000 8088 	beq.w	800579e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	330c      	adds	r3, #12
 8005694:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005698:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800569c:	e853 3f00 	ldrex	r3, [r3]
 80056a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	330c      	adds	r3, #12
 80056b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80056ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1d9      	bne.n	800568e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	3314      	adds	r3, #20
 80056e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056ec:	f023 0301 	bic.w	r3, r3, #1
 80056f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	3314      	adds	r3, #20
 80056fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005702:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005704:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005706:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800570a:	e841 2300 	strex	r3, r2, [r1]
 800570e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005710:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1e1      	bne.n	80056da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3314      	adds	r3, #20
 800571c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005720:	e853 3f00 	ldrex	r3, [r3]
 8005724:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005726:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005728:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800572c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3314      	adds	r3, #20
 8005736:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800573a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800573c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005740:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005742:	e841 2300 	strex	r3, r2, [r1]
 8005746:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005748:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1e3      	bne.n	8005716 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2220      	movs	r2, #32
 8005752:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	330c      	adds	r3, #12
 8005762:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005764:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005766:	e853 3f00 	ldrex	r3, [r3]
 800576a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800576c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800576e:	f023 0310 	bic.w	r3, r3, #16
 8005772:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005780:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005782:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005784:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005786:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005788:	e841 2300 	strex	r3, r2, [r1]
 800578c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800578e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1e3      	bne.n	800575c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005798:	4618      	mov	r0, r3
 800579a:	f7fd fdeb 	bl	8003374 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2202      	movs	r2, #2
 80057a2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	4619      	mov	r1, r3
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f8d9 	bl	800596c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80057ba:	e0b3      	b.n	8005924 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057c4:	429a      	cmp	r2, r3
 80057c6:	f040 80ad 	bne.w	8005924 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ce:	69db      	ldr	r3, [r3, #28]
 80057d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057d4:	f040 80a6 	bne.w	8005924 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2202      	movs	r2, #2
 80057dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80057e2:	4619      	mov	r1, r3
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f8c1 	bl	800596c <HAL_UARTEx_RxEventCallback>
      return;
 80057ea:	e09b      	b.n	8005924 <HAL_UART_IRQHandler+0x548>
 80057ec:	08005c97 	.word	0x08005c97
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005804:	b29b      	uxth	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 808e 	beq.w	8005928 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800580c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005810:	2b00      	cmp	r3, #0
 8005812:	f000 8089 	beq.w	8005928 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	330c      	adds	r3, #12
 800581c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005820:	e853 3f00 	ldrex	r3, [r3]
 8005824:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005828:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800582c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	330c      	adds	r3, #12
 8005836:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800583a:	647a      	str	r2, [r7, #68]	@ 0x44
 800583c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005840:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1e3      	bne.n	8005816 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	3314      	adds	r3, #20
 8005854:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005858:	e853 3f00 	ldrex	r3, [r3]
 800585c:	623b      	str	r3, [r7, #32]
   return(result);
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	f023 0301 	bic.w	r3, r3, #1
 8005864:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	3314      	adds	r3, #20
 800586e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005872:	633a      	str	r2, [r7, #48]	@ 0x30
 8005874:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005876:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800587a:	e841 2300 	strex	r3, r2, [r1]
 800587e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1e3      	bne.n	800584e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2220      	movs	r2, #32
 800588a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	330c      	adds	r3, #12
 800589a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	e853 3f00 	ldrex	r3, [r3]
 80058a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f023 0310 	bic.w	r3, r3, #16
 80058aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	330c      	adds	r3, #12
 80058b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80058b8:	61fa      	str	r2, [r7, #28]
 80058ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058bc:	69b9      	ldr	r1, [r7, #24]
 80058be:	69fa      	ldr	r2, [r7, #28]
 80058c0:	e841 2300 	strex	r3, r2, [r1]
 80058c4:	617b      	str	r3, [r7, #20]
   return(result);
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1e3      	bne.n	8005894 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058d6:	4619      	mov	r1, r3
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 f847 	bl	800596c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058de:	e023      	b.n	8005928 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d009      	beq.n	8005900 <HAL_UART_IRQHandler+0x524>
 80058ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d003      	beq.n	8005900 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 f9dd 	bl	8005cb8 <UART_Transmit_IT>
    return;
 80058fe:	e014      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00e      	beq.n	800592a <HAL_UART_IRQHandler+0x54e>
 800590c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005914:	2b00      	cmp	r3, #0
 8005916:	d008      	beq.n	800592a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f000 fa1d 	bl	8005d58 <UART_EndTransmit_IT>
    return;
 800591e:	e004      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
    return;
 8005920:	bf00      	nop
 8005922:	e002      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
      return;
 8005924:	bf00      	nop
 8005926:	e000      	b.n	800592a <HAL_UART_IRQHandler+0x54e>
      return;
 8005928:	bf00      	nop
  }
}
 800592a:	37e8      	adds	r7, #232	@ 0xe8
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	460b      	mov	r3, r1
 8005976:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005978:	bf00      	nop
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b090      	sub	sp, #64	@ 0x40
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005990:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599c:	2b00      	cmp	r3, #0
 800599e:	d137      	bne.n	8005a10 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80059a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059a2:	2200      	movs	r2, #0
 80059a4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80059a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3314      	adds	r3, #20
 80059ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b0:	e853 3f00 	ldrex	r3, [r3]
 80059b4:	623b      	str	r3, [r7, #32]
   return(result);
 80059b6:	6a3b      	ldr	r3, [r7, #32]
 80059b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	3314      	adds	r3, #20
 80059c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80059c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80059c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059ce:	e841 2300 	strex	r3, r2, [r1]
 80059d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1e5      	bne.n	80059a6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80059da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	330c      	adds	r3, #12
 80059e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	e853 3f00 	ldrex	r3, [r3]
 80059e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80059f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	330c      	adds	r3, #12
 80059f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80059fa:	61fa      	str	r2, [r7, #28]
 80059fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fe:	69b9      	ldr	r1, [r7, #24]
 8005a00:	69fa      	ldr	r2, [r7, #28]
 8005a02:	e841 2300 	strex	r3, r2, [r1]
 8005a06:	617b      	str	r3, [r7, #20]
   return(result);
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1e5      	bne.n	80059da <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a0e:	e002      	b.n	8005a16 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005a10:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005a12:	f7fc f99f 	bl	8001d54 <HAL_UART_TxCpltCallback>
}
 8005a16:	bf00      	nop
 8005a18:	3740      	adds	r7, #64	@ 0x40
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}

08005a1e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a1e:	b580      	push	{r7, lr}
 8005a20:	b084      	sub	sp, #16
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f7ff ff7f 	bl	8005930 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a32:	bf00      	nop
 8005a34:	3710      	adds	r7, #16
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b084      	sub	sp, #16
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a4a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a56:	2b80      	cmp	r3, #128	@ 0x80
 8005a58:	bf0c      	ite	eq
 8005a5a:	2301      	moveq	r3, #1
 8005a5c:	2300      	movne	r3, #0
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b21      	cmp	r3, #33	@ 0x21
 8005a6c:	d108      	bne.n	8005a80 <UART_DMAError+0x46>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d005      	beq.n	8005a80 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	2200      	movs	r2, #0
 8005a78:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005a7a:	68b8      	ldr	r0, [r7, #8]
 8005a7c:	f000 f880 	bl	8005b80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a8a:	2b40      	cmp	r3, #64	@ 0x40
 8005a8c:	bf0c      	ite	eq
 8005a8e:	2301      	moveq	r3, #1
 8005a90:	2300      	movne	r3, #0
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b22      	cmp	r3, #34	@ 0x22
 8005aa0:	d108      	bne.n	8005ab4 <UART_DMAError+0x7a>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d005      	beq.n	8005ab4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005aae:	68b8      	ldr	r0, [r7, #8]
 8005ab0:	f000 f88e 	bl	8005bd0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ab8:	f043 0210 	orr.w	r2, r3, #16
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ac0:	68b8      	ldr	r0, [r7, #8]
 8005ac2:	f7ff ff49 	bl	8005958 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ac6:	bf00      	nop
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}

08005ace <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b086      	sub	sp, #24
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	60f8      	str	r0, [r7, #12]
 8005ad6:	60b9      	str	r1, [r7, #8]
 8005ad8:	603b      	str	r3, [r7, #0]
 8005ada:	4613      	mov	r3, r2
 8005adc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ade:	e03b      	b.n	8005b58 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ae0:	6a3b      	ldr	r3, [r7, #32]
 8005ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ae6:	d037      	beq.n	8005b58 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ae8:	f7fc fc72 	bl	80023d0 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	6a3a      	ldr	r2, [r7, #32]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d302      	bcc.n	8005afe <UART_WaitOnFlagUntilTimeout+0x30>
 8005af8:	6a3b      	ldr	r3, [r7, #32]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e03a      	b.n	8005b78 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f003 0304 	and.w	r3, r3, #4
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d023      	beq.n	8005b58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2b80      	cmp	r3, #128	@ 0x80
 8005b14:	d020      	beq.n	8005b58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	2b40      	cmp	r3, #64	@ 0x40
 8005b1a:	d01d      	beq.n	8005b58 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0308 	and.w	r3, r3, #8
 8005b26:	2b08      	cmp	r3, #8
 8005b28:	d116      	bne.n	8005b58 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	617b      	str	r3, [r7, #20]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	617b      	str	r3, [r7, #20]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	617b      	str	r3, [r7, #20]
 8005b3e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f000 f845 	bl	8005bd0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2208      	movs	r2, #8
 8005b4a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e00f      	b.n	8005b78 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	4013      	ands	r3, r2
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	bf0c      	ite	eq
 8005b68:	2301      	moveq	r3, #1
 8005b6a:	2300      	movne	r3, #0
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	461a      	mov	r2, r3
 8005b70:	79fb      	ldrb	r3, [r7, #7]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d0b4      	beq.n	8005ae0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3718      	adds	r7, #24
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b089      	sub	sp, #36	@ 0x24
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	330c      	adds	r3, #12
 8005b8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	e853 3f00 	ldrex	r3, [r3]
 8005b96:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005b9e:	61fb      	str	r3, [r7, #28]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	330c      	adds	r3, #12
 8005ba6:	69fa      	ldr	r2, [r7, #28]
 8005ba8:	61ba      	str	r2, [r7, #24]
 8005baa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bac:	6979      	ldr	r1, [r7, #20]
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	e841 2300 	strex	r3, r2, [r1]
 8005bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1e5      	bne.n	8005b88 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005bc4:	bf00      	nop
 8005bc6:	3724      	adds	r7, #36	@ 0x24
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b095      	sub	sp, #84	@ 0x54
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	330c      	adds	r3, #12
 8005bde:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005be2:	e853 3f00 	ldrex	r3, [r3]
 8005be6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	330c      	adds	r3, #12
 8005bf6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bf8:	643a      	str	r2, [r7, #64]	@ 0x40
 8005bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bfe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c00:	e841 2300 	strex	r3, r2, [r1]
 8005c04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1e5      	bne.n	8005bd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	3314      	adds	r3, #20
 8005c12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c14:	6a3b      	ldr	r3, [r7, #32]
 8005c16:	e853 3f00 	ldrex	r3, [r3]
 8005c1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	f023 0301 	bic.w	r3, r3, #1
 8005c22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	3314      	adds	r3, #20
 8005c2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c34:	e841 2300 	strex	r3, r2, [r1]
 8005c38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d1e5      	bne.n	8005c0c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d119      	bne.n	8005c7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	330c      	adds	r3, #12
 8005c4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	e853 3f00 	ldrex	r3, [r3]
 8005c56:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	f023 0310 	bic.w	r3, r3, #16
 8005c5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	330c      	adds	r3, #12
 8005c66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c68:	61ba      	str	r2, [r7, #24]
 8005c6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6c:	6979      	ldr	r1, [r7, #20]
 8005c6e:	69ba      	ldr	r2, [r7, #24]
 8005c70:	e841 2300 	strex	r3, r2, [r1]
 8005c74:	613b      	str	r3, [r7, #16]
   return(result);
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1e5      	bne.n	8005c48 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2220      	movs	r2, #32
 8005c80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005c8a:	bf00      	nop
 8005c8c:	3754      	adds	r7, #84	@ 0x54
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b084      	sub	sp, #16
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005caa:	68f8      	ldr	r0, [r7, #12]
 8005cac:	f7ff fe54 	bl	8005958 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cb0:	bf00      	nop
 8005cb2:	3710      	adds	r7, #16
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b085      	sub	sp, #20
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	2b21      	cmp	r3, #33	@ 0x21
 8005cca:	d13e      	bne.n	8005d4a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cd4:	d114      	bne.n	8005d00 <UART_Transmit_IT+0x48>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d110      	bne.n	8005d00 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	881b      	ldrh	r3, [r3, #0]
 8005ce8:	461a      	mov	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cf2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6a1b      	ldr	r3, [r3, #32]
 8005cf8:	1c9a      	adds	r2, r3, #2
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	621a      	str	r2, [r3, #32]
 8005cfe:	e008      	b.n	8005d12 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	1c59      	adds	r1, r3, #1
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	6211      	str	r1, [r2, #32]
 8005d0a:	781a      	ldrb	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	4619      	mov	r1, r3
 8005d20:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10f      	bne.n	8005d46 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68da      	ldr	r2, [r3, #12]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d34:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68da      	ldr	r2, [r3, #12]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d44:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d46:	2300      	movs	r3, #0
 8005d48:	e000      	b.n	8005d4c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d4a:	2302      	movs	r3, #2
  }
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68da      	ldr	r2, [r3, #12]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d6e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f7fb ffeb 	bl	8001d54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3708      	adds	r7, #8
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b08c      	sub	sp, #48	@ 0x30
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005d90:	2300      	movs	r3, #0
 8005d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005d94:	2300      	movs	r3, #0
 8005d96:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b22      	cmp	r3, #34	@ 0x22
 8005da2:	f040 80aa 	bne.w	8005efa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dae:	d115      	bne.n	8005ddc <UART_Receive_IT+0x54>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	691b      	ldr	r3, [r3, #16]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d111      	bne.n	8005ddc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dca:	b29a      	uxth	r2, r3
 8005dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dd4:	1c9a      	adds	r2, r3, #2
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	629a      	str	r2, [r3, #40]	@ 0x28
 8005dda:	e024      	b.n	8005e26 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dea:	d007      	beq.n	8005dfc <UART_Receive_IT+0x74>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10a      	bne.n	8005e0a <UART_Receive_IT+0x82>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	691b      	ldr	r3, [r3, #16]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d106      	bne.n	8005e0a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	b2da      	uxtb	r2, r3
 8005e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e06:	701a      	strb	r2, [r3, #0]
 8005e08:	e008      	b.n	8005e1c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e16:	b2da      	uxtb	r2, r3
 8005e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e1a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e20:	1c5a      	adds	r2, r3, #1
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	4619      	mov	r1, r3
 8005e34:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d15d      	bne.n	8005ef6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68da      	ldr	r2, [r3, #12]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0220 	bic.w	r2, r2, #32
 8005e48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68da      	ldr	r2, [r3, #12]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e58:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	695a      	ldr	r2, [r3, #20]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f022 0201 	bic.w	r2, r2, #1
 8005e68:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d135      	bne.n	8005eec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	330c      	adds	r3, #12
 8005e8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	e853 3f00 	ldrex	r3, [r3]
 8005e94:	613b      	str	r3, [r7, #16]
   return(result);
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	f023 0310 	bic.w	r3, r3, #16
 8005e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	330c      	adds	r3, #12
 8005ea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ea6:	623a      	str	r2, [r7, #32]
 8005ea8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eaa:	69f9      	ldr	r1, [r7, #28]
 8005eac:	6a3a      	ldr	r2, [r7, #32]
 8005eae:	e841 2300 	strex	r3, r2, [r1]
 8005eb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d1e5      	bne.n	8005e86 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 0310 	and.w	r3, r3, #16
 8005ec4:	2b10      	cmp	r3, #16
 8005ec6:	d10a      	bne.n	8005ede <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ec8:	2300      	movs	r3, #0
 8005eca:	60fb      	str	r3, [r7, #12]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	60fb      	str	r3, [r7, #12]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	60fb      	str	r3, [r7, #12]
 8005edc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f7ff fd41 	bl	800596c <HAL_UARTEx_RxEventCallback>
 8005eea:	e002      	b.n	8005ef2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f7ff fd29 	bl	8005944 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	e002      	b.n	8005efc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	e000      	b.n	8005efc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005efa:	2302      	movs	r3, #2
  }
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3730      	adds	r7, #48	@ 0x30
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f08:	b0c0      	sub	sp, #256	@ 0x100
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f20:	68d9      	ldr	r1, [r3, #12]
 8005f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	ea40 0301 	orr.w	r3, r0, r1
 8005f2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f32:	689a      	ldr	r2, [r3, #8]
 8005f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	431a      	orrs	r2, r3
 8005f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f40:	695b      	ldr	r3, [r3, #20]
 8005f42:	431a      	orrs	r2, r3
 8005f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f48:	69db      	ldr	r3, [r3, #28]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005f5c:	f021 010c 	bic.w	r1, r1, #12
 8005f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f6a:	430b      	orrs	r3, r1
 8005f6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	695b      	ldr	r3, [r3, #20]
 8005f76:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f7e:	6999      	ldr	r1, [r3, #24]
 8005f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	ea40 0301 	orr.w	r3, r0, r1
 8005f8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	4b8f      	ldr	r3, [pc, #572]	@ (80061d0 <UART_SetConfig+0x2cc>)
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d005      	beq.n	8005fa4 <UART_SetConfig+0xa0>
 8005f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	4b8d      	ldr	r3, [pc, #564]	@ (80061d4 <UART_SetConfig+0x2d0>)
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d104      	bne.n	8005fae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005fa4:	f7fe fadc 	bl	8004560 <HAL_RCC_GetPCLK2Freq>
 8005fa8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005fac:	e003      	b.n	8005fb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005fae:	f7fe fac3 	bl	8004538 <HAL_RCC_GetPCLK1Freq>
 8005fb2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fba:	69db      	ldr	r3, [r3, #28]
 8005fbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fc0:	f040 810c 	bne.w	80061dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005fc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005fce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005fd2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005fd6:	4622      	mov	r2, r4
 8005fd8:	462b      	mov	r3, r5
 8005fda:	1891      	adds	r1, r2, r2
 8005fdc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005fde:	415b      	adcs	r3, r3
 8005fe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fe2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005fe6:	4621      	mov	r1, r4
 8005fe8:	eb12 0801 	adds.w	r8, r2, r1
 8005fec:	4629      	mov	r1, r5
 8005fee:	eb43 0901 	adc.w	r9, r3, r1
 8005ff2:	f04f 0200 	mov.w	r2, #0
 8005ff6:	f04f 0300 	mov.w	r3, #0
 8005ffa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ffe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006002:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006006:	4690      	mov	r8, r2
 8006008:	4699      	mov	r9, r3
 800600a:	4623      	mov	r3, r4
 800600c:	eb18 0303 	adds.w	r3, r8, r3
 8006010:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006014:	462b      	mov	r3, r5
 8006016:	eb49 0303 	adc.w	r3, r9, r3
 800601a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800601e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800602a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800602e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006032:	460b      	mov	r3, r1
 8006034:	18db      	adds	r3, r3, r3
 8006036:	653b      	str	r3, [r7, #80]	@ 0x50
 8006038:	4613      	mov	r3, r2
 800603a:	eb42 0303 	adc.w	r3, r2, r3
 800603e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006040:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006044:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006048:	f7fa fdae 	bl	8000ba8 <__aeabi_uldivmod>
 800604c:	4602      	mov	r2, r0
 800604e:	460b      	mov	r3, r1
 8006050:	4b61      	ldr	r3, [pc, #388]	@ (80061d8 <UART_SetConfig+0x2d4>)
 8006052:	fba3 2302 	umull	r2, r3, r3, r2
 8006056:	095b      	lsrs	r3, r3, #5
 8006058:	011c      	lsls	r4, r3, #4
 800605a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800605e:	2200      	movs	r2, #0
 8006060:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006064:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006068:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800606c:	4642      	mov	r2, r8
 800606e:	464b      	mov	r3, r9
 8006070:	1891      	adds	r1, r2, r2
 8006072:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006074:	415b      	adcs	r3, r3
 8006076:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006078:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800607c:	4641      	mov	r1, r8
 800607e:	eb12 0a01 	adds.w	sl, r2, r1
 8006082:	4649      	mov	r1, r9
 8006084:	eb43 0b01 	adc.w	fp, r3, r1
 8006088:	f04f 0200 	mov.w	r2, #0
 800608c:	f04f 0300 	mov.w	r3, #0
 8006090:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006094:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006098:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800609c:	4692      	mov	sl, r2
 800609e:	469b      	mov	fp, r3
 80060a0:	4643      	mov	r3, r8
 80060a2:	eb1a 0303 	adds.w	r3, sl, r3
 80060a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80060aa:	464b      	mov	r3, r9
 80060ac:	eb4b 0303 	adc.w	r3, fp, r3
 80060b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80060b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80060c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80060c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80060c8:	460b      	mov	r3, r1
 80060ca:	18db      	adds	r3, r3, r3
 80060cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80060ce:	4613      	mov	r3, r2
 80060d0:	eb42 0303 	adc.w	r3, r2, r3
 80060d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80060d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80060da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80060de:	f7fa fd63 	bl	8000ba8 <__aeabi_uldivmod>
 80060e2:	4602      	mov	r2, r0
 80060e4:	460b      	mov	r3, r1
 80060e6:	4611      	mov	r1, r2
 80060e8:	4b3b      	ldr	r3, [pc, #236]	@ (80061d8 <UART_SetConfig+0x2d4>)
 80060ea:	fba3 2301 	umull	r2, r3, r3, r1
 80060ee:	095b      	lsrs	r3, r3, #5
 80060f0:	2264      	movs	r2, #100	@ 0x64
 80060f2:	fb02 f303 	mul.w	r3, r2, r3
 80060f6:	1acb      	subs	r3, r1, r3
 80060f8:	00db      	lsls	r3, r3, #3
 80060fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80060fe:	4b36      	ldr	r3, [pc, #216]	@ (80061d8 <UART_SetConfig+0x2d4>)
 8006100:	fba3 2302 	umull	r2, r3, r3, r2
 8006104:	095b      	lsrs	r3, r3, #5
 8006106:	005b      	lsls	r3, r3, #1
 8006108:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800610c:	441c      	add	r4, r3
 800610e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006112:	2200      	movs	r2, #0
 8006114:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006118:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800611c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006120:	4642      	mov	r2, r8
 8006122:	464b      	mov	r3, r9
 8006124:	1891      	adds	r1, r2, r2
 8006126:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006128:	415b      	adcs	r3, r3
 800612a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800612c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006130:	4641      	mov	r1, r8
 8006132:	1851      	adds	r1, r2, r1
 8006134:	6339      	str	r1, [r7, #48]	@ 0x30
 8006136:	4649      	mov	r1, r9
 8006138:	414b      	adcs	r3, r1
 800613a:	637b      	str	r3, [r7, #52]	@ 0x34
 800613c:	f04f 0200 	mov.w	r2, #0
 8006140:	f04f 0300 	mov.w	r3, #0
 8006144:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006148:	4659      	mov	r1, fp
 800614a:	00cb      	lsls	r3, r1, #3
 800614c:	4651      	mov	r1, sl
 800614e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006152:	4651      	mov	r1, sl
 8006154:	00ca      	lsls	r2, r1, #3
 8006156:	4610      	mov	r0, r2
 8006158:	4619      	mov	r1, r3
 800615a:	4603      	mov	r3, r0
 800615c:	4642      	mov	r2, r8
 800615e:	189b      	adds	r3, r3, r2
 8006160:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006164:	464b      	mov	r3, r9
 8006166:	460a      	mov	r2, r1
 8006168:	eb42 0303 	adc.w	r3, r2, r3
 800616c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800617c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006180:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006184:	460b      	mov	r3, r1
 8006186:	18db      	adds	r3, r3, r3
 8006188:	62bb      	str	r3, [r7, #40]	@ 0x28
 800618a:	4613      	mov	r3, r2
 800618c:	eb42 0303 	adc.w	r3, r2, r3
 8006190:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006192:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006196:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800619a:	f7fa fd05 	bl	8000ba8 <__aeabi_uldivmod>
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	4b0d      	ldr	r3, [pc, #52]	@ (80061d8 <UART_SetConfig+0x2d4>)
 80061a4:	fba3 1302 	umull	r1, r3, r3, r2
 80061a8:	095b      	lsrs	r3, r3, #5
 80061aa:	2164      	movs	r1, #100	@ 0x64
 80061ac:	fb01 f303 	mul.w	r3, r1, r3
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	00db      	lsls	r3, r3, #3
 80061b4:	3332      	adds	r3, #50	@ 0x32
 80061b6:	4a08      	ldr	r2, [pc, #32]	@ (80061d8 <UART_SetConfig+0x2d4>)
 80061b8:	fba2 2303 	umull	r2, r3, r2, r3
 80061bc:	095b      	lsrs	r3, r3, #5
 80061be:	f003 0207 	and.w	r2, r3, #7
 80061c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4422      	add	r2, r4
 80061ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80061cc:	e106      	b.n	80063dc <UART_SetConfig+0x4d8>
 80061ce:	bf00      	nop
 80061d0:	40011000 	.word	0x40011000
 80061d4:	40011400 	.word	0x40011400
 80061d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80061dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061e0:	2200      	movs	r2, #0
 80061e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80061e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80061ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80061ee:	4642      	mov	r2, r8
 80061f0:	464b      	mov	r3, r9
 80061f2:	1891      	adds	r1, r2, r2
 80061f4:	6239      	str	r1, [r7, #32]
 80061f6:	415b      	adcs	r3, r3
 80061f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80061fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061fe:	4641      	mov	r1, r8
 8006200:	1854      	adds	r4, r2, r1
 8006202:	4649      	mov	r1, r9
 8006204:	eb43 0501 	adc.w	r5, r3, r1
 8006208:	f04f 0200 	mov.w	r2, #0
 800620c:	f04f 0300 	mov.w	r3, #0
 8006210:	00eb      	lsls	r3, r5, #3
 8006212:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006216:	00e2      	lsls	r2, r4, #3
 8006218:	4614      	mov	r4, r2
 800621a:	461d      	mov	r5, r3
 800621c:	4643      	mov	r3, r8
 800621e:	18e3      	adds	r3, r4, r3
 8006220:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006224:	464b      	mov	r3, r9
 8006226:	eb45 0303 	adc.w	r3, r5, r3
 800622a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800622e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800623a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800623e:	f04f 0200 	mov.w	r2, #0
 8006242:	f04f 0300 	mov.w	r3, #0
 8006246:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800624a:	4629      	mov	r1, r5
 800624c:	008b      	lsls	r3, r1, #2
 800624e:	4621      	mov	r1, r4
 8006250:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006254:	4621      	mov	r1, r4
 8006256:	008a      	lsls	r2, r1, #2
 8006258:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800625c:	f7fa fca4 	bl	8000ba8 <__aeabi_uldivmod>
 8006260:	4602      	mov	r2, r0
 8006262:	460b      	mov	r3, r1
 8006264:	4b60      	ldr	r3, [pc, #384]	@ (80063e8 <UART_SetConfig+0x4e4>)
 8006266:	fba3 2302 	umull	r2, r3, r3, r2
 800626a:	095b      	lsrs	r3, r3, #5
 800626c:	011c      	lsls	r4, r3, #4
 800626e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006272:	2200      	movs	r2, #0
 8006274:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006278:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800627c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006280:	4642      	mov	r2, r8
 8006282:	464b      	mov	r3, r9
 8006284:	1891      	adds	r1, r2, r2
 8006286:	61b9      	str	r1, [r7, #24]
 8006288:	415b      	adcs	r3, r3
 800628a:	61fb      	str	r3, [r7, #28]
 800628c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006290:	4641      	mov	r1, r8
 8006292:	1851      	adds	r1, r2, r1
 8006294:	6139      	str	r1, [r7, #16]
 8006296:	4649      	mov	r1, r9
 8006298:	414b      	adcs	r3, r1
 800629a:	617b      	str	r3, [r7, #20]
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80062a8:	4659      	mov	r1, fp
 80062aa:	00cb      	lsls	r3, r1, #3
 80062ac:	4651      	mov	r1, sl
 80062ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062b2:	4651      	mov	r1, sl
 80062b4:	00ca      	lsls	r2, r1, #3
 80062b6:	4610      	mov	r0, r2
 80062b8:	4619      	mov	r1, r3
 80062ba:	4603      	mov	r3, r0
 80062bc:	4642      	mov	r2, r8
 80062be:	189b      	adds	r3, r3, r2
 80062c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80062c4:	464b      	mov	r3, r9
 80062c6:	460a      	mov	r2, r1
 80062c8:	eb42 0303 	adc.w	r3, r2, r3
 80062cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80062d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	2200      	movs	r2, #0
 80062d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80062da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80062dc:	f04f 0200 	mov.w	r2, #0
 80062e0:	f04f 0300 	mov.w	r3, #0
 80062e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80062e8:	4649      	mov	r1, r9
 80062ea:	008b      	lsls	r3, r1, #2
 80062ec:	4641      	mov	r1, r8
 80062ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062f2:	4641      	mov	r1, r8
 80062f4:	008a      	lsls	r2, r1, #2
 80062f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80062fa:	f7fa fc55 	bl	8000ba8 <__aeabi_uldivmod>
 80062fe:	4602      	mov	r2, r0
 8006300:	460b      	mov	r3, r1
 8006302:	4611      	mov	r1, r2
 8006304:	4b38      	ldr	r3, [pc, #224]	@ (80063e8 <UART_SetConfig+0x4e4>)
 8006306:	fba3 2301 	umull	r2, r3, r3, r1
 800630a:	095b      	lsrs	r3, r3, #5
 800630c:	2264      	movs	r2, #100	@ 0x64
 800630e:	fb02 f303 	mul.w	r3, r2, r3
 8006312:	1acb      	subs	r3, r1, r3
 8006314:	011b      	lsls	r3, r3, #4
 8006316:	3332      	adds	r3, #50	@ 0x32
 8006318:	4a33      	ldr	r2, [pc, #204]	@ (80063e8 <UART_SetConfig+0x4e4>)
 800631a:	fba2 2303 	umull	r2, r3, r2, r3
 800631e:	095b      	lsrs	r3, r3, #5
 8006320:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006324:	441c      	add	r4, r3
 8006326:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800632a:	2200      	movs	r2, #0
 800632c:	673b      	str	r3, [r7, #112]	@ 0x70
 800632e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006330:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006334:	4642      	mov	r2, r8
 8006336:	464b      	mov	r3, r9
 8006338:	1891      	adds	r1, r2, r2
 800633a:	60b9      	str	r1, [r7, #8]
 800633c:	415b      	adcs	r3, r3
 800633e:	60fb      	str	r3, [r7, #12]
 8006340:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006344:	4641      	mov	r1, r8
 8006346:	1851      	adds	r1, r2, r1
 8006348:	6039      	str	r1, [r7, #0]
 800634a:	4649      	mov	r1, r9
 800634c:	414b      	adcs	r3, r1
 800634e:	607b      	str	r3, [r7, #4]
 8006350:	f04f 0200 	mov.w	r2, #0
 8006354:	f04f 0300 	mov.w	r3, #0
 8006358:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800635c:	4659      	mov	r1, fp
 800635e:	00cb      	lsls	r3, r1, #3
 8006360:	4651      	mov	r1, sl
 8006362:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006366:	4651      	mov	r1, sl
 8006368:	00ca      	lsls	r2, r1, #3
 800636a:	4610      	mov	r0, r2
 800636c:	4619      	mov	r1, r3
 800636e:	4603      	mov	r3, r0
 8006370:	4642      	mov	r2, r8
 8006372:	189b      	adds	r3, r3, r2
 8006374:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006376:	464b      	mov	r3, r9
 8006378:	460a      	mov	r2, r1
 800637a:	eb42 0303 	adc.w	r3, r2, r3
 800637e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	663b      	str	r3, [r7, #96]	@ 0x60
 800638a:	667a      	str	r2, [r7, #100]	@ 0x64
 800638c:	f04f 0200 	mov.w	r2, #0
 8006390:	f04f 0300 	mov.w	r3, #0
 8006394:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006398:	4649      	mov	r1, r9
 800639a:	008b      	lsls	r3, r1, #2
 800639c:	4641      	mov	r1, r8
 800639e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063a2:	4641      	mov	r1, r8
 80063a4:	008a      	lsls	r2, r1, #2
 80063a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80063aa:	f7fa fbfd 	bl	8000ba8 <__aeabi_uldivmod>
 80063ae:	4602      	mov	r2, r0
 80063b0:	460b      	mov	r3, r1
 80063b2:	4b0d      	ldr	r3, [pc, #52]	@ (80063e8 <UART_SetConfig+0x4e4>)
 80063b4:	fba3 1302 	umull	r1, r3, r3, r2
 80063b8:	095b      	lsrs	r3, r3, #5
 80063ba:	2164      	movs	r1, #100	@ 0x64
 80063bc:	fb01 f303 	mul.w	r3, r1, r3
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	011b      	lsls	r3, r3, #4
 80063c4:	3332      	adds	r3, #50	@ 0x32
 80063c6:	4a08      	ldr	r2, [pc, #32]	@ (80063e8 <UART_SetConfig+0x4e4>)
 80063c8:	fba2 2303 	umull	r2, r3, r2, r3
 80063cc:	095b      	lsrs	r3, r3, #5
 80063ce:	f003 020f 	and.w	r2, r3, #15
 80063d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4422      	add	r2, r4
 80063da:	609a      	str	r2, [r3, #8]
}
 80063dc:	bf00      	nop
 80063de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80063e2:	46bd      	mov	sp, r7
 80063e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063e8:	51eb851f 	.word	0x51eb851f

080063ec <__cvt>:
 80063ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063f0:	ec57 6b10 	vmov	r6, r7, d0
 80063f4:	2f00      	cmp	r7, #0
 80063f6:	460c      	mov	r4, r1
 80063f8:	4619      	mov	r1, r3
 80063fa:	463b      	mov	r3, r7
 80063fc:	bfbb      	ittet	lt
 80063fe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006402:	461f      	movlt	r7, r3
 8006404:	2300      	movge	r3, #0
 8006406:	232d      	movlt	r3, #45	@ 0x2d
 8006408:	700b      	strb	r3, [r1, #0]
 800640a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800640c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006410:	4691      	mov	r9, r2
 8006412:	f023 0820 	bic.w	r8, r3, #32
 8006416:	bfbc      	itt	lt
 8006418:	4632      	movlt	r2, r6
 800641a:	4616      	movlt	r6, r2
 800641c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006420:	d005      	beq.n	800642e <__cvt+0x42>
 8006422:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006426:	d100      	bne.n	800642a <__cvt+0x3e>
 8006428:	3401      	adds	r4, #1
 800642a:	2102      	movs	r1, #2
 800642c:	e000      	b.n	8006430 <__cvt+0x44>
 800642e:	2103      	movs	r1, #3
 8006430:	ab03      	add	r3, sp, #12
 8006432:	9301      	str	r3, [sp, #4]
 8006434:	ab02      	add	r3, sp, #8
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	ec47 6b10 	vmov	d0, r6, r7
 800643c:	4653      	mov	r3, sl
 800643e:	4622      	mov	r2, r4
 8006440:	f001 f83a 	bl	80074b8 <_dtoa_r>
 8006444:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006448:	4605      	mov	r5, r0
 800644a:	d119      	bne.n	8006480 <__cvt+0x94>
 800644c:	f019 0f01 	tst.w	r9, #1
 8006450:	d00e      	beq.n	8006470 <__cvt+0x84>
 8006452:	eb00 0904 	add.w	r9, r0, r4
 8006456:	2200      	movs	r2, #0
 8006458:	2300      	movs	r3, #0
 800645a:	4630      	mov	r0, r6
 800645c:	4639      	mov	r1, r7
 800645e:	f7fa fb33 	bl	8000ac8 <__aeabi_dcmpeq>
 8006462:	b108      	cbz	r0, 8006468 <__cvt+0x7c>
 8006464:	f8cd 900c 	str.w	r9, [sp, #12]
 8006468:	2230      	movs	r2, #48	@ 0x30
 800646a:	9b03      	ldr	r3, [sp, #12]
 800646c:	454b      	cmp	r3, r9
 800646e:	d31e      	bcc.n	80064ae <__cvt+0xc2>
 8006470:	9b03      	ldr	r3, [sp, #12]
 8006472:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006474:	1b5b      	subs	r3, r3, r5
 8006476:	4628      	mov	r0, r5
 8006478:	6013      	str	r3, [r2, #0]
 800647a:	b004      	add	sp, #16
 800647c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006480:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006484:	eb00 0904 	add.w	r9, r0, r4
 8006488:	d1e5      	bne.n	8006456 <__cvt+0x6a>
 800648a:	7803      	ldrb	r3, [r0, #0]
 800648c:	2b30      	cmp	r3, #48	@ 0x30
 800648e:	d10a      	bne.n	80064a6 <__cvt+0xba>
 8006490:	2200      	movs	r2, #0
 8006492:	2300      	movs	r3, #0
 8006494:	4630      	mov	r0, r6
 8006496:	4639      	mov	r1, r7
 8006498:	f7fa fb16 	bl	8000ac8 <__aeabi_dcmpeq>
 800649c:	b918      	cbnz	r0, 80064a6 <__cvt+0xba>
 800649e:	f1c4 0401 	rsb	r4, r4, #1
 80064a2:	f8ca 4000 	str.w	r4, [sl]
 80064a6:	f8da 3000 	ldr.w	r3, [sl]
 80064aa:	4499      	add	r9, r3
 80064ac:	e7d3      	b.n	8006456 <__cvt+0x6a>
 80064ae:	1c59      	adds	r1, r3, #1
 80064b0:	9103      	str	r1, [sp, #12]
 80064b2:	701a      	strb	r2, [r3, #0]
 80064b4:	e7d9      	b.n	800646a <__cvt+0x7e>

080064b6 <__exponent>:
 80064b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064b8:	2900      	cmp	r1, #0
 80064ba:	bfba      	itte	lt
 80064bc:	4249      	neglt	r1, r1
 80064be:	232d      	movlt	r3, #45	@ 0x2d
 80064c0:	232b      	movge	r3, #43	@ 0x2b
 80064c2:	2909      	cmp	r1, #9
 80064c4:	7002      	strb	r2, [r0, #0]
 80064c6:	7043      	strb	r3, [r0, #1]
 80064c8:	dd29      	ble.n	800651e <__exponent+0x68>
 80064ca:	f10d 0307 	add.w	r3, sp, #7
 80064ce:	461d      	mov	r5, r3
 80064d0:	270a      	movs	r7, #10
 80064d2:	461a      	mov	r2, r3
 80064d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80064d8:	fb07 1416 	mls	r4, r7, r6, r1
 80064dc:	3430      	adds	r4, #48	@ 0x30
 80064de:	f802 4c01 	strb.w	r4, [r2, #-1]
 80064e2:	460c      	mov	r4, r1
 80064e4:	2c63      	cmp	r4, #99	@ 0x63
 80064e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80064ea:	4631      	mov	r1, r6
 80064ec:	dcf1      	bgt.n	80064d2 <__exponent+0x1c>
 80064ee:	3130      	adds	r1, #48	@ 0x30
 80064f0:	1e94      	subs	r4, r2, #2
 80064f2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80064f6:	1c41      	adds	r1, r0, #1
 80064f8:	4623      	mov	r3, r4
 80064fa:	42ab      	cmp	r3, r5
 80064fc:	d30a      	bcc.n	8006514 <__exponent+0x5e>
 80064fe:	f10d 0309 	add.w	r3, sp, #9
 8006502:	1a9b      	subs	r3, r3, r2
 8006504:	42ac      	cmp	r4, r5
 8006506:	bf88      	it	hi
 8006508:	2300      	movhi	r3, #0
 800650a:	3302      	adds	r3, #2
 800650c:	4403      	add	r3, r0
 800650e:	1a18      	subs	r0, r3, r0
 8006510:	b003      	add	sp, #12
 8006512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006514:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006518:	f801 6f01 	strb.w	r6, [r1, #1]!
 800651c:	e7ed      	b.n	80064fa <__exponent+0x44>
 800651e:	2330      	movs	r3, #48	@ 0x30
 8006520:	3130      	adds	r1, #48	@ 0x30
 8006522:	7083      	strb	r3, [r0, #2]
 8006524:	70c1      	strb	r1, [r0, #3]
 8006526:	1d03      	adds	r3, r0, #4
 8006528:	e7f1      	b.n	800650e <__exponent+0x58>
	...

0800652c <_printf_float>:
 800652c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006530:	b08d      	sub	sp, #52	@ 0x34
 8006532:	460c      	mov	r4, r1
 8006534:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006538:	4616      	mov	r6, r2
 800653a:	461f      	mov	r7, r3
 800653c:	4605      	mov	r5, r0
 800653e:	f000 feb9 	bl	80072b4 <_localeconv_r>
 8006542:	6803      	ldr	r3, [r0, #0]
 8006544:	9304      	str	r3, [sp, #16]
 8006546:	4618      	mov	r0, r3
 8006548:	f7f9 fe92 	bl	8000270 <strlen>
 800654c:	2300      	movs	r3, #0
 800654e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006550:	f8d8 3000 	ldr.w	r3, [r8]
 8006554:	9005      	str	r0, [sp, #20]
 8006556:	3307      	adds	r3, #7
 8006558:	f023 0307 	bic.w	r3, r3, #7
 800655c:	f103 0208 	add.w	r2, r3, #8
 8006560:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006564:	f8d4 b000 	ldr.w	fp, [r4]
 8006568:	f8c8 2000 	str.w	r2, [r8]
 800656c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006570:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006574:	9307      	str	r3, [sp, #28]
 8006576:	f8cd 8018 	str.w	r8, [sp, #24]
 800657a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800657e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006582:	4b9c      	ldr	r3, [pc, #624]	@ (80067f4 <_printf_float+0x2c8>)
 8006584:	f04f 32ff 	mov.w	r2, #4294967295
 8006588:	f7fa fad0 	bl	8000b2c <__aeabi_dcmpun>
 800658c:	bb70      	cbnz	r0, 80065ec <_printf_float+0xc0>
 800658e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006592:	4b98      	ldr	r3, [pc, #608]	@ (80067f4 <_printf_float+0x2c8>)
 8006594:	f04f 32ff 	mov.w	r2, #4294967295
 8006598:	f7fa faaa 	bl	8000af0 <__aeabi_dcmple>
 800659c:	bb30      	cbnz	r0, 80065ec <_printf_float+0xc0>
 800659e:	2200      	movs	r2, #0
 80065a0:	2300      	movs	r3, #0
 80065a2:	4640      	mov	r0, r8
 80065a4:	4649      	mov	r1, r9
 80065a6:	f7fa fa99 	bl	8000adc <__aeabi_dcmplt>
 80065aa:	b110      	cbz	r0, 80065b2 <_printf_float+0x86>
 80065ac:	232d      	movs	r3, #45	@ 0x2d
 80065ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065b2:	4a91      	ldr	r2, [pc, #580]	@ (80067f8 <_printf_float+0x2cc>)
 80065b4:	4b91      	ldr	r3, [pc, #580]	@ (80067fc <_printf_float+0x2d0>)
 80065b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80065ba:	bf8c      	ite	hi
 80065bc:	4690      	movhi	r8, r2
 80065be:	4698      	movls	r8, r3
 80065c0:	2303      	movs	r3, #3
 80065c2:	6123      	str	r3, [r4, #16]
 80065c4:	f02b 0304 	bic.w	r3, fp, #4
 80065c8:	6023      	str	r3, [r4, #0]
 80065ca:	f04f 0900 	mov.w	r9, #0
 80065ce:	9700      	str	r7, [sp, #0]
 80065d0:	4633      	mov	r3, r6
 80065d2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80065d4:	4621      	mov	r1, r4
 80065d6:	4628      	mov	r0, r5
 80065d8:	f000 f9d2 	bl	8006980 <_printf_common>
 80065dc:	3001      	adds	r0, #1
 80065de:	f040 808d 	bne.w	80066fc <_printf_float+0x1d0>
 80065e2:	f04f 30ff 	mov.w	r0, #4294967295
 80065e6:	b00d      	add	sp, #52	@ 0x34
 80065e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ec:	4642      	mov	r2, r8
 80065ee:	464b      	mov	r3, r9
 80065f0:	4640      	mov	r0, r8
 80065f2:	4649      	mov	r1, r9
 80065f4:	f7fa fa9a 	bl	8000b2c <__aeabi_dcmpun>
 80065f8:	b140      	cbz	r0, 800660c <_printf_float+0xe0>
 80065fa:	464b      	mov	r3, r9
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	bfbc      	itt	lt
 8006600:	232d      	movlt	r3, #45	@ 0x2d
 8006602:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006606:	4a7e      	ldr	r2, [pc, #504]	@ (8006800 <_printf_float+0x2d4>)
 8006608:	4b7e      	ldr	r3, [pc, #504]	@ (8006804 <_printf_float+0x2d8>)
 800660a:	e7d4      	b.n	80065b6 <_printf_float+0x8a>
 800660c:	6863      	ldr	r3, [r4, #4]
 800660e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006612:	9206      	str	r2, [sp, #24]
 8006614:	1c5a      	adds	r2, r3, #1
 8006616:	d13b      	bne.n	8006690 <_printf_float+0x164>
 8006618:	2306      	movs	r3, #6
 800661a:	6063      	str	r3, [r4, #4]
 800661c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006620:	2300      	movs	r3, #0
 8006622:	6022      	str	r2, [r4, #0]
 8006624:	9303      	str	r3, [sp, #12]
 8006626:	ab0a      	add	r3, sp, #40	@ 0x28
 8006628:	e9cd a301 	strd	sl, r3, [sp, #4]
 800662c:	ab09      	add	r3, sp, #36	@ 0x24
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	6861      	ldr	r1, [r4, #4]
 8006632:	ec49 8b10 	vmov	d0, r8, r9
 8006636:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800663a:	4628      	mov	r0, r5
 800663c:	f7ff fed6 	bl	80063ec <__cvt>
 8006640:	9b06      	ldr	r3, [sp, #24]
 8006642:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006644:	2b47      	cmp	r3, #71	@ 0x47
 8006646:	4680      	mov	r8, r0
 8006648:	d129      	bne.n	800669e <_printf_float+0x172>
 800664a:	1cc8      	adds	r0, r1, #3
 800664c:	db02      	blt.n	8006654 <_printf_float+0x128>
 800664e:	6863      	ldr	r3, [r4, #4]
 8006650:	4299      	cmp	r1, r3
 8006652:	dd41      	ble.n	80066d8 <_printf_float+0x1ac>
 8006654:	f1aa 0a02 	sub.w	sl, sl, #2
 8006658:	fa5f fa8a 	uxtb.w	sl, sl
 800665c:	3901      	subs	r1, #1
 800665e:	4652      	mov	r2, sl
 8006660:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006664:	9109      	str	r1, [sp, #36]	@ 0x24
 8006666:	f7ff ff26 	bl	80064b6 <__exponent>
 800666a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800666c:	1813      	adds	r3, r2, r0
 800666e:	2a01      	cmp	r2, #1
 8006670:	4681      	mov	r9, r0
 8006672:	6123      	str	r3, [r4, #16]
 8006674:	dc02      	bgt.n	800667c <_printf_float+0x150>
 8006676:	6822      	ldr	r2, [r4, #0]
 8006678:	07d2      	lsls	r2, r2, #31
 800667a:	d501      	bpl.n	8006680 <_printf_float+0x154>
 800667c:	3301      	adds	r3, #1
 800667e:	6123      	str	r3, [r4, #16]
 8006680:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006684:	2b00      	cmp	r3, #0
 8006686:	d0a2      	beq.n	80065ce <_printf_float+0xa2>
 8006688:	232d      	movs	r3, #45	@ 0x2d
 800668a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800668e:	e79e      	b.n	80065ce <_printf_float+0xa2>
 8006690:	9a06      	ldr	r2, [sp, #24]
 8006692:	2a47      	cmp	r2, #71	@ 0x47
 8006694:	d1c2      	bne.n	800661c <_printf_float+0xf0>
 8006696:	2b00      	cmp	r3, #0
 8006698:	d1c0      	bne.n	800661c <_printf_float+0xf0>
 800669a:	2301      	movs	r3, #1
 800669c:	e7bd      	b.n	800661a <_printf_float+0xee>
 800669e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80066a2:	d9db      	bls.n	800665c <_printf_float+0x130>
 80066a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80066a8:	d118      	bne.n	80066dc <_printf_float+0x1b0>
 80066aa:	2900      	cmp	r1, #0
 80066ac:	6863      	ldr	r3, [r4, #4]
 80066ae:	dd0b      	ble.n	80066c8 <_printf_float+0x19c>
 80066b0:	6121      	str	r1, [r4, #16]
 80066b2:	b913      	cbnz	r3, 80066ba <_printf_float+0x18e>
 80066b4:	6822      	ldr	r2, [r4, #0]
 80066b6:	07d0      	lsls	r0, r2, #31
 80066b8:	d502      	bpl.n	80066c0 <_printf_float+0x194>
 80066ba:	3301      	adds	r3, #1
 80066bc:	440b      	add	r3, r1
 80066be:	6123      	str	r3, [r4, #16]
 80066c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80066c2:	f04f 0900 	mov.w	r9, #0
 80066c6:	e7db      	b.n	8006680 <_printf_float+0x154>
 80066c8:	b913      	cbnz	r3, 80066d0 <_printf_float+0x1a4>
 80066ca:	6822      	ldr	r2, [r4, #0]
 80066cc:	07d2      	lsls	r2, r2, #31
 80066ce:	d501      	bpl.n	80066d4 <_printf_float+0x1a8>
 80066d0:	3302      	adds	r3, #2
 80066d2:	e7f4      	b.n	80066be <_printf_float+0x192>
 80066d4:	2301      	movs	r3, #1
 80066d6:	e7f2      	b.n	80066be <_printf_float+0x192>
 80066d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80066dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066de:	4299      	cmp	r1, r3
 80066e0:	db05      	blt.n	80066ee <_printf_float+0x1c2>
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	6121      	str	r1, [r4, #16]
 80066e6:	07d8      	lsls	r0, r3, #31
 80066e8:	d5ea      	bpl.n	80066c0 <_printf_float+0x194>
 80066ea:	1c4b      	adds	r3, r1, #1
 80066ec:	e7e7      	b.n	80066be <_printf_float+0x192>
 80066ee:	2900      	cmp	r1, #0
 80066f0:	bfd4      	ite	le
 80066f2:	f1c1 0202 	rsble	r2, r1, #2
 80066f6:	2201      	movgt	r2, #1
 80066f8:	4413      	add	r3, r2
 80066fa:	e7e0      	b.n	80066be <_printf_float+0x192>
 80066fc:	6823      	ldr	r3, [r4, #0]
 80066fe:	055a      	lsls	r2, r3, #21
 8006700:	d407      	bmi.n	8006712 <_printf_float+0x1e6>
 8006702:	6923      	ldr	r3, [r4, #16]
 8006704:	4642      	mov	r2, r8
 8006706:	4631      	mov	r1, r6
 8006708:	4628      	mov	r0, r5
 800670a:	47b8      	blx	r7
 800670c:	3001      	adds	r0, #1
 800670e:	d12b      	bne.n	8006768 <_printf_float+0x23c>
 8006710:	e767      	b.n	80065e2 <_printf_float+0xb6>
 8006712:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006716:	f240 80dd 	bls.w	80068d4 <_printf_float+0x3a8>
 800671a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800671e:	2200      	movs	r2, #0
 8006720:	2300      	movs	r3, #0
 8006722:	f7fa f9d1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006726:	2800      	cmp	r0, #0
 8006728:	d033      	beq.n	8006792 <_printf_float+0x266>
 800672a:	4a37      	ldr	r2, [pc, #220]	@ (8006808 <_printf_float+0x2dc>)
 800672c:	2301      	movs	r3, #1
 800672e:	4631      	mov	r1, r6
 8006730:	4628      	mov	r0, r5
 8006732:	47b8      	blx	r7
 8006734:	3001      	adds	r0, #1
 8006736:	f43f af54 	beq.w	80065e2 <_printf_float+0xb6>
 800673a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800673e:	4543      	cmp	r3, r8
 8006740:	db02      	blt.n	8006748 <_printf_float+0x21c>
 8006742:	6823      	ldr	r3, [r4, #0]
 8006744:	07d8      	lsls	r0, r3, #31
 8006746:	d50f      	bpl.n	8006768 <_printf_float+0x23c>
 8006748:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800674c:	4631      	mov	r1, r6
 800674e:	4628      	mov	r0, r5
 8006750:	47b8      	blx	r7
 8006752:	3001      	adds	r0, #1
 8006754:	f43f af45 	beq.w	80065e2 <_printf_float+0xb6>
 8006758:	f04f 0900 	mov.w	r9, #0
 800675c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006760:	f104 0a1a 	add.w	sl, r4, #26
 8006764:	45c8      	cmp	r8, r9
 8006766:	dc09      	bgt.n	800677c <_printf_float+0x250>
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	079b      	lsls	r3, r3, #30
 800676c:	f100 8103 	bmi.w	8006976 <_printf_float+0x44a>
 8006770:	68e0      	ldr	r0, [r4, #12]
 8006772:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006774:	4298      	cmp	r0, r3
 8006776:	bfb8      	it	lt
 8006778:	4618      	movlt	r0, r3
 800677a:	e734      	b.n	80065e6 <_printf_float+0xba>
 800677c:	2301      	movs	r3, #1
 800677e:	4652      	mov	r2, sl
 8006780:	4631      	mov	r1, r6
 8006782:	4628      	mov	r0, r5
 8006784:	47b8      	blx	r7
 8006786:	3001      	adds	r0, #1
 8006788:	f43f af2b 	beq.w	80065e2 <_printf_float+0xb6>
 800678c:	f109 0901 	add.w	r9, r9, #1
 8006790:	e7e8      	b.n	8006764 <_printf_float+0x238>
 8006792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006794:	2b00      	cmp	r3, #0
 8006796:	dc39      	bgt.n	800680c <_printf_float+0x2e0>
 8006798:	4a1b      	ldr	r2, [pc, #108]	@ (8006808 <_printf_float+0x2dc>)
 800679a:	2301      	movs	r3, #1
 800679c:	4631      	mov	r1, r6
 800679e:	4628      	mov	r0, r5
 80067a0:	47b8      	blx	r7
 80067a2:	3001      	adds	r0, #1
 80067a4:	f43f af1d 	beq.w	80065e2 <_printf_float+0xb6>
 80067a8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80067ac:	ea59 0303 	orrs.w	r3, r9, r3
 80067b0:	d102      	bne.n	80067b8 <_printf_float+0x28c>
 80067b2:	6823      	ldr	r3, [r4, #0]
 80067b4:	07d9      	lsls	r1, r3, #31
 80067b6:	d5d7      	bpl.n	8006768 <_printf_float+0x23c>
 80067b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067bc:	4631      	mov	r1, r6
 80067be:	4628      	mov	r0, r5
 80067c0:	47b8      	blx	r7
 80067c2:	3001      	adds	r0, #1
 80067c4:	f43f af0d 	beq.w	80065e2 <_printf_float+0xb6>
 80067c8:	f04f 0a00 	mov.w	sl, #0
 80067cc:	f104 0b1a 	add.w	fp, r4, #26
 80067d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067d2:	425b      	negs	r3, r3
 80067d4:	4553      	cmp	r3, sl
 80067d6:	dc01      	bgt.n	80067dc <_printf_float+0x2b0>
 80067d8:	464b      	mov	r3, r9
 80067da:	e793      	b.n	8006704 <_printf_float+0x1d8>
 80067dc:	2301      	movs	r3, #1
 80067de:	465a      	mov	r2, fp
 80067e0:	4631      	mov	r1, r6
 80067e2:	4628      	mov	r0, r5
 80067e4:	47b8      	blx	r7
 80067e6:	3001      	adds	r0, #1
 80067e8:	f43f aefb 	beq.w	80065e2 <_printf_float+0xb6>
 80067ec:	f10a 0a01 	add.w	sl, sl, #1
 80067f0:	e7ee      	b.n	80067d0 <_printf_float+0x2a4>
 80067f2:	bf00      	nop
 80067f4:	7fefffff 	.word	0x7fefffff
 80067f8:	08009cd8 	.word	0x08009cd8
 80067fc:	08009cd4 	.word	0x08009cd4
 8006800:	08009ce0 	.word	0x08009ce0
 8006804:	08009cdc 	.word	0x08009cdc
 8006808:	08009ce4 	.word	0x08009ce4
 800680c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800680e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006812:	4553      	cmp	r3, sl
 8006814:	bfa8      	it	ge
 8006816:	4653      	movge	r3, sl
 8006818:	2b00      	cmp	r3, #0
 800681a:	4699      	mov	r9, r3
 800681c:	dc36      	bgt.n	800688c <_printf_float+0x360>
 800681e:	f04f 0b00 	mov.w	fp, #0
 8006822:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006826:	f104 021a 	add.w	r2, r4, #26
 800682a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800682c:	9306      	str	r3, [sp, #24]
 800682e:	eba3 0309 	sub.w	r3, r3, r9
 8006832:	455b      	cmp	r3, fp
 8006834:	dc31      	bgt.n	800689a <_printf_float+0x36e>
 8006836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006838:	459a      	cmp	sl, r3
 800683a:	dc3a      	bgt.n	80068b2 <_printf_float+0x386>
 800683c:	6823      	ldr	r3, [r4, #0]
 800683e:	07da      	lsls	r2, r3, #31
 8006840:	d437      	bmi.n	80068b2 <_printf_float+0x386>
 8006842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006844:	ebaa 0903 	sub.w	r9, sl, r3
 8006848:	9b06      	ldr	r3, [sp, #24]
 800684a:	ebaa 0303 	sub.w	r3, sl, r3
 800684e:	4599      	cmp	r9, r3
 8006850:	bfa8      	it	ge
 8006852:	4699      	movge	r9, r3
 8006854:	f1b9 0f00 	cmp.w	r9, #0
 8006858:	dc33      	bgt.n	80068c2 <_printf_float+0x396>
 800685a:	f04f 0800 	mov.w	r8, #0
 800685e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006862:	f104 0b1a 	add.w	fp, r4, #26
 8006866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006868:	ebaa 0303 	sub.w	r3, sl, r3
 800686c:	eba3 0309 	sub.w	r3, r3, r9
 8006870:	4543      	cmp	r3, r8
 8006872:	f77f af79 	ble.w	8006768 <_printf_float+0x23c>
 8006876:	2301      	movs	r3, #1
 8006878:	465a      	mov	r2, fp
 800687a:	4631      	mov	r1, r6
 800687c:	4628      	mov	r0, r5
 800687e:	47b8      	blx	r7
 8006880:	3001      	adds	r0, #1
 8006882:	f43f aeae 	beq.w	80065e2 <_printf_float+0xb6>
 8006886:	f108 0801 	add.w	r8, r8, #1
 800688a:	e7ec      	b.n	8006866 <_printf_float+0x33a>
 800688c:	4642      	mov	r2, r8
 800688e:	4631      	mov	r1, r6
 8006890:	4628      	mov	r0, r5
 8006892:	47b8      	blx	r7
 8006894:	3001      	adds	r0, #1
 8006896:	d1c2      	bne.n	800681e <_printf_float+0x2f2>
 8006898:	e6a3      	b.n	80065e2 <_printf_float+0xb6>
 800689a:	2301      	movs	r3, #1
 800689c:	4631      	mov	r1, r6
 800689e:	4628      	mov	r0, r5
 80068a0:	9206      	str	r2, [sp, #24]
 80068a2:	47b8      	blx	r7
 80068a4:	3001      	adds	r0, #1
 80068a6:	f43f ae9c 	beq.w	80065e2 <_printf_float+0xb6>
 80068aa:	9a06      	ldr	r2, [sp, #24]
 80068ac:	f10b 0b01 	add.w	fp, fp, #1
 80068b0:	e7bb      	b.n	800682a <_printf_float+0x2fe>
 80068b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068b6:	4631      	mov	r1, r6
 80068b8:	4628      	mov	r0, r5
 80068ba:	47b8      	blx	r7
 80068bc:	3001      	adds	r0, #1
 80068be:	d1c0      	bne.n	8006842 <_printf_float+0x316>
 80068c0:	e68f      	b.n	80065e2 <_printf_float+0xb6>
 80068c2:	9a06      	ldr	r2, [sp, #24]
 80068c4:	464b      	mov	r3, r9
 80068c6:	4442      	add	r2, r8
 80068c8:	4631      	mov	r1, r6
 80068ca:	4628      	mov	r0, r5
 80068cc:	47b8      	blx	r7
 80068ce:	3001      	adds	r0, #1
 80068d0:	d1c3      	bne.n	800685a <_printf_float+0x32e>
 80068d2:	e686      	b.n	80065e2 <_printf_float+0xb6>
 80068d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80068d8:	f1ba 0f01 	cmp.w	sl, #1
 80068dc:	dc01      	bgt.n	80068e2 <_printf_float+0x3b6>
 80068de:	07db      	lsls	r3, r3, #31
 80068e0:	d536      	bpl.n	8006950 <_printf_float+0x424>
 80068e2:	2301      	movs	r3, #1
 80068e4:	4642      	mov	r2, r8
 80068e6:	4631      	mov	r1, r6
 80068e8:	4628      	mov	r0, r5
 80068ea:	47b8      	blx	r7
 80068ec:	3001      	adds	r0, #1
 80068ee:	f43f ae78 	beq.w	80065e2 <_printf_float+0xb6>
 80068f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068f6:	4631      	mov	r1, r6
 80068f8:	4628      	mov	r0, r5
 80068fa:	47b8      	blx	r7
 80068fc:	3001      	adds	r0, #1
 80068fe:	f43f ae70 	beq.w	80065e2 <_printf_float+0xb6>
 8006902:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006906:	2200      	movs	r2, #0
 8006908:	2300      	movs	r3, #0
 800690a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800690e:	f7fa f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 8006912:	b9c0      	cbnz	r0, 8006946 <_printf_float+0x41a>
 8006914:	4653      	mov	r3, sl
 8006916:	f108 0201 	add.w	r2, r8, #1
 800691a:	4631      	mov	r1, r6
 800691c:	4628      	mov	r0, r5
 800691e:	47b8      	blx	r7
 8006920:	3001      	adds	r0, #1
 8006922:	d10c      	bne.n	800693e <_printf_float+0x412>
 8006924:	e65d      	b.n	80065e2 <_printf_float+0xb6>
 8006926:	2301      	movs	r3, #1
 8006928:	465a      	mov	r2, fp
 800692a:	4631      	mov	r1, r6
 800692c:	4628      	mov	r0, r5
 800692e:	47b8      	blx	r7
 8006930:	3001      	adds	r0, #1
 8006932:	f43f ae56 	beq.w	80065e2 <_printf_float+0xb6>
 8006936:	f108 0801 	add.w	r8, r8, #1
 800693a:	45d0      	cmp	r8, sl
 800693c:	dbf3      	blt.n	8006926 <_printf_float+0x3fa>
 800693e:	464b      	mov	r3, r9
 8006940:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006944:	e6df      	b.n	8006706 <_printf_float+0x1da>
 8006946:	f04f 0800 	mov.w	r8, #0
 800694a:	f104 0b1a 	add.w	fp, r4, #26
 800694e:	e7f4      	b.n	800693a <_printf_float+0x40e>
 8006950:	2301      	movs	r3, #1
 8006952:	4642      	mov	r2, r8
 8006954:	e7e1      	b.n	800691a <_printf_float+0x3ee>
 8006956:	2301      	movs	r3, #1
 8006958:	464a      	mov	r2, r9
 800695a:	4631      	mov	r1, r6
 800695c:	4628      	mov	r0, r5
 800695e:	47b8      	blx	r7
 8006960:	3001      	adds	r0, #1
 8006962:	f43f ae3e 	beq.w	80065e2 <_printf_float+0xb6>
 8006966:	f108 0801 	add.w	r8, r8, #1
 800696a:	68e3      	ldr	r3, [r4, #12]
 800696c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800696e:	1a5b      	subs	r3, r3, r1
 8006970:	4543      	cmp	r3, r8
 8006972:	dcf0      	bgt.n	8006956 <_printf_float+0x42a>
 8006974:	e6fc      	b.n	8006770 <_printf_float+0x244>
 8006976:	f04f 0800 	mov.w	r8, #0
 800697a:	f104 0919 	add.w	r9, r4, #25
 800697e:	e7f4      	b.n	800696a <_printf_float+0x43e>

08006980 <_printf_common>:
 8006980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006984:	4616      	mov	r6, r2
 8006986:	4698      	mov	r8, r3
 8006988:	688a      	ldr	r2, [r1, #8]
 800698a:	690b      	ldr	r3, [r1, #16]
 800698c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006990:	4293      	cmp	r3, r2
 8006992:	bfb8      	it	lt
 8006994:	4613      	movlt	r3, r2
 8006996:	6033      	str	r3, [r6, #0]
 8006998:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800699c:	4607      	mov	r7, r0
 800699e:	460c      	mov	r4, r1
 80069a0:	b10a      	cbz	r2, 80069a6 <_printf_common+0x26>
 80069a2:	3301      	adds	r3, #1
 80069a4:	6033      	str	r3, [r6, #0]
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	0699      	lsls	r1, r3, #26
 80069aa:	bf42      	ittt	mi
 80069ac:	6833      	ldrmi	r3, [r6, #0]
 80069ae:	3302      	addmi	r3, #2
 80069b0:	6033      	strmi	r3, [r6, #0]
 80069b2:	6825      	ldr	r5, [r4, #0]
 80069b4:	f015 0506 	ands.w	r5, r5, #6
 80069b8:	d106      	bne.n	80069c8 <_printf_common+0x48>
 80069ba:	f104 0a19 	add.w	sl, r4, #25
 80069be:	68e3      	ldr	r3, [r4, #12]
 80069c0:	6832      	ldr	r2, [r6, #0]
 80069c2:	1a9b      	subs	r3, r3, r2
 80069c4:	42ab      	cmp	r3, r5
 80069c6:	dc26      	bgt.n	8006a16 <_printf_common+0x96>
 80069c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80069cc:	6822      	ldr	r2, [r4, #0]
 80069ce:	3b00      	subs	r3, #0
 80069d0:	bf18      	it	ne
 80069d2:	2301      	movne	r3, #1
 80069d4:	0692      	lsls	r2, r2, #26
 80069d6:	d42b      	bmi.n	8006a30 <_printf_common+0xb0>
 80069d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80069dc:	4641      	mov	r1, r8
 80069de:	4638      	mov	r0, r7
 80069e0:	47c8      	blx	r9
 80069e2:	3001      	adds	r0, #1
 80069e4:	d01e      	beq.n	8006a24 <_printf_common+0xa4>
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	6922      	ldr	r2, [r4, #16]
 80069ea:	f003 0306 	and.w	r3, r3, #6
 80069ee:	2b04      	cmp	r3, #4
 80069f0:	bf02      	ittt	eq
 80069f2:	68e5      	ldreq	r5, [r4, #12]
 80069f4:	6833      	ldreq	r3, [r6, #0]
 80069f6:	1aed      	subeq	r5, r5, r3
 80069f8:	68a3      	ldr	r3, [r4, #8]
 80069fa:	bf0c      	ite	eq
 80069fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a00:	2500      	movne	r5, #0
 8006a02:	4293      	cmp	r3, r2
 8006a04:	bfc4      	itt	gt
 8006a06:	1a9b      	subgt	r3, r3, r2
 8006a08:	18ed      	addgt	r5, r5, r3
 8006a0a:	2600      	movs	r6, #0
 8006a0c:	341a      	adds	r4, #26
 8006a0e:	42b5      	cmp	r5, r6
 8006a10:	d11a      	bne.n	8006a48 <_printf_common+0xc8>
 8006a12:	2000      	movs	r0, #0
 8006a14:	e008      	b.n	8006a28 <_printf_common+0xa8>
 8006a16:	2301      	movs	r3, #1
 8006a18:	4652      	mov	r2, sl
 8006a1a:	4641      	mov	r1, r8
 8006a1c:	4638      	mov	r0, r7
 8006a1e:	47c8      	blx	r9
 8006a20:	3001      	adds	r0, #1
 8006a22:	d103      	bne.n	8006a2c <_printf_common+0xac>
 8006a24:	f04f 30ff 	mov.w	r0, #4294967295
 8006a28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a2c:	3501      	adds	r5, #1
 8006a2e:	e7c6      	b.n	80069be <_printf_common+0x3e>
 8006a30:	18e1      	adds	r1, r4, r3
 8006a32:	1c5a      	adds	r2, r3, #1
 8006a34:	2030      	movs	r0, #48	@ 0x30
 8006a36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a3a:	4422      	add	r2, r4
 8006a3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a44:	3302      	adds	r3, #2
 8006a46:	e7c7      	b.n	80069d8 <_printf_common+0x58>
 8006a48:	2301      	movs	r3, #1
 8006a4a:	4622      	mov	r2, r4
 8006a4c:	4641      	mov	r1, r8
 8006a4e:	4638      	mov	r0, r7
 8006a50:	47c8      	blx	r9
 8006a52:	3001      	adds	r0, #1
 8006a54:	d0e6      	beq.n	8006a24 <_printf_common+0xa4>
 8006a56:	3601      	adds	r6, #1
 8006a58:	e7d9      	b.n	8006a0e <_printf_common+0x8e>
	...

08006a5c <_printf_i>:
 8006a5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a60:	7e0f      	ldrb	r7, [r1, #24]
 8006a62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a64:	2f78      	cmp	r7, #120	@ 0x78
 8006a66:	4691      	mov	r9, r2
 8006a68:	4680      	mov	r8, r0
 8006a6a:	460c      	mov	r4, r1
 8006a6c:	469a      	mov	sl, r3
 8006a6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a72:	d807      	bhi.n	8006a84 <_printf_i+0x28>
 8006a74:	2f62      	cmp	r7, #98	@ 0x62
 8006a76:	d80a      	bhi.n	8006a8e <_printf_i+0x32>
 8006a78:	2f00      	cmp	r7, #0
 8006a7a:	f000 80d1 	beq.w	8006c20 <_printf_i+0x1c4>
 8006a7e:	2f58      	cmp	r7, #88	@ 0x58
 8006a80:	f000 80b8 	beq.w	8006bf4 <_printf_i+0x198>
 8006a84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a8c:	e03a      	b.n	8006b04 <_printf_i+0xa8>
 8006a8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a92:	2b15      	cmp	r3, #21
 8006a94:	d8f6      	bhi.n	8006a84 <_printf_i+0x28>
 8006a96:	a101      	add	r1, pc, #4	@ (adr r1, 8006a9c <_printf_i+0x40>)
 8006a98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a9c:	08006af5 	.word	0x08006af5
 8006aa0:	08006b09 	.word	0x08006b09
 8006aa4:	08006a85 	.word	0x08006a85
 8006aa8:	08006a85 	.word	0x08006a85
 8006aac:	08006a85 	.word	0x08006a85
 8006ab0:	08006a85 	.word	0x08006a85
 8006ab4:	08006b09 	.word	0x08006b09
 8006ab8:	08006a85 	.word	0x08006a85
 8006abc:	08006a85 	.word	0x08006a85
 8006ac0:	08006a85 	.word	0x08006a85
 8006ac4:	08006a85 	.word	0x08006a85
 8006ac8:	08006c07 	.word	0x08006c07
 8006acc:	08006b33 	.word	0x08006b33
 8006ad0:	08006bc1 	.word	0x08006bc1
 8006ad4:	08006a85 	.word	0x08006a85
 8006ad8:	08006a85 	.word	0x08006a85
 8006adc:	08006c29 	.word	0x08006c29
 8006ae0:	08006a85 	.word	0x08006a85
 8006ae4:	08006b33 	.word	0x08006b33
 8006ae8:	08006a85 	.word	0x08006a85
 8006aec:	08006a85 	.word	0x08006a85
 8006af0:	08006bc9 	.word	0x08006bc9
 8006af4:	6833      	ldr	r3, [r6, #0]
 8006af6:	1d1a      	adds	r2, r3, #4
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	6032      	str	r2, [r6, #0]
 8006afc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b04:	2301      	movs	r3, #1
 8006b06:	e09c      	b.n	8006c42 <_printf_i+0x1e6>
 8006b08:	6833      	ldr	r3, [r6, #0]
 8006b0a:	6820      	ldr	r0, [r4, #0]
 8006b0c:	1d19      	adds	r1, r3, #4
 8006b0e:	6031      	str	r1, [r6, #0]
 8006b10:	0606      	lsls	r6, r0, #24
 8006b12:	d501      	bpl.n	8006b18 <_printf_i+0xbc>
 8006b14:	681d      	ldr	r5, [r3, #0]
 8006b16:	e003      	b.n	8006b20 <_printf_i+0xc4>
 8006b18:	0645      	lsls	r5, r0, #25
 8006b1a:	d5fb      	bpl.n	8006b14 <_printf_i+0xb8>
 8006b1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b20:	2d00      	cmp	r5, #0
 8006b22:	da03      	bge.n	8006b2c <_printf_i+0xd0>
 8006b24:	232d      	movs	r3, #45	@ 0x2d
 8006b26:	426d      	negs	r5, r5
 8006b28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b2c:	4858      	ldr	r0, [pc, #352]	@ (8006c90 <_printf_i+0x234>)
 8006b2e:	230a      	movs	r3, #10
 8006b30:	e011      	b.n	8006b56 <_printf_i+0xfa>
 8006b32:	6821      	ldr	r1, [r4, #0]
 8006b34:	6833      	ldr	r3, [r6, #0]
 8006b36:	0608      	lsls	r0, r1, #24
 8006b38:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b3c:	d402      	bmi.n	8006b44 <_printf_i+0xe8>
 8006b3e:	0649      	lsls	r1, r1, #25
 8006b40:	bf48      	it	mi
 8006b42:	b2ad      	uxthmi	r5, r5
 8006b44:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b46:	4852      	ldr	r0, [pc, #328]	@ (8006c90 <_printf_i+0x234>)
 8006b48:	6033      	str	r3, [r6, #0]
 8006b4a:	bf14      	ite	ne
 8006b4c:	230a      	movne	r3, #10
 8006b4e:	2308      	moveq	r3, #8
 8006b50:	2100      	movs	r1, #0
 8006b52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b56:	6866      	ldr	r6, [r4, #4]
 8006b58:	60a6      	str	r6, [r4, #8]
 8006b5a:	2e00      	cmp	r6, #0
 8006b5c:	db05      	blt.n	8006b6a <_printf_i+0x10e>
 8006b5e:	6821      	ldr	r1, [r4, #0]
 8006b60:	432e      	orrs	r6, r5
 8006b62:	f021 0104 	bic.w	r1, r1, #4
 8006b66:	6021      	str	r1, [r4, #0]
 8006b68:	d04b      	beq.n	8006c02 <_printf_i+0x1a6>
 8006b6a:	4616      	mov	r6, r2
 8006b6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b70:	fb03 5711 	mls	r7, r3, r1, r5
 8006b74:	5dc7      	ldrb	r7, [r0, r7]
 8006b76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b7a:	462f      	mov	r7, r5
 8006b7c:	42bb      	cmp	r3, r7
 8006b7e:	460d      	mov	r5, r1
 8006b80:	d9f4      	bls.n	8006b6c <_printf_i+0x110>
 8006b82:	2b08      	cmp	r3, #8
 8006b84:	d10b      	bne.n	8006b9e <_printf_i+0x142>
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	07df      	lsls	r7, r3, #31
 8006b8a:	d508      	bpl.n	8006b9e <_printf_i+0x142>
 8006b8c:	6923      	ldr	r3, [r4, #16]
 8006b8e:	6861      	ldr	r1, [r4, #4]
 8006b90:	4299      	cmp	r1, r3
 8006b92:	bfde      	ittt	le
 8006b94:	2330      	movle	r3, #48	@ 0x30
 8006b96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b9a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b9e:	1b92      	subs	r2, r2, r6
 8006ba0:	6122      	str	r2, [r4, #16]
 8006ba2:	f8cd a000 	str.w	sl, [sp]
 8006ba6:	464b      	mov	r3, r9
 8006ba8:	aa03      	add	r2, sp, #12
 8006baa:	4621      	mov	r1, r4
 8006bac:	4640      	mov	r0, r8
 8006bae:	f7ff fee7 	bl	8006980 <_printf_common>
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	d14a      	bne.n	8006c4c <_printf_i+0x1f0>
 8006bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bba:	b004      	add	sp, #16
 8006bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc0:	6823      	ldr	r3, [r4, #0]
 8006bc2:	f043 0320 	orr.w	r3, r3, #32
 8006bc6:	6023      	str	r3, [r4, #0]
 8006bc8:	4832      	ldr	r0, [pc, #200]	@ (8006c94 <_printf_i+0x238>)
 8006bca:	2778      	movs	r7, #120	@ 0x78
 8006bcc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006bd0:	6823      	ldr	r3, [r4, #0]
 8006bd2:	6831      	ldr	r1, [r6, #0]
 8006bd4:	061f      	lsls	r7, r3, #24
 8006bd6:	f851 5b04 	ldr.w	r5, [r1], #4
 8006bda:	d402      	bmi.n	8006be2 <_printf_i+0x186>
 8006bdc:	065f      	lsls	r7, r3, #25
 8006bde:	bf48      	it	mi
 8006be0:	b2ad      	uxthmi	r5, r5
 8006be2:	6031      	str	r1, [r6, #0]
 8006be4:	07d9      	lsls	r1, r3, #31
 8006be6:	bf44      	itt	mi
 8006be8:	f043 0320 	orrmi.w	r3, r3, #32
 8006bec:	6023      	strmi	r3, [r4, #0]
 8006bee:	b11d      	cbz	r5, 8006bf8 <_printf_i+0x19c>
 8006bf0:	2310      	movs	r3, #16
 8006bf2:	e7ad      	b.n	8006b50 <_printf_i+0xf4>
 8006bf4:	4826      	ldr	r0, [pc, #152]	@ (8006c90 <_printf_i+0x234>)
 8006bf6:	e7e9      	b.n	8006bcc <_printf_i+0x170>
 8006bf8:	6823      	ldr	r3, [r4, #0]
 8006bfa:	f023 0320 	bic.w	r3, r3, #32
 8006bfe:	6023      	str	r3, [r4, #0]
 8006c00:	e7f6      	b.n	8006bf0 <_printf_i+0x194>
 8006c02:	4616      	mov	r6, r2
 8006c04:	e7bd      	b.n	8006b82 <_printf_i+0x126>
 8006c06:	6833      	ldr	r3, [r6, #0]
 8006c08:	6825      	ldr	r5, [r4, #0]
 8006c0a:	6961      	ldr	r1, [r4, #20]
 8006c0c:	1d18      	adds	r0, r3, #4
 8006c0e:	6030      	str	r0, [r6, #0]
 8006c10:	062e      	lsls	r6, r5, #24
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	d501      	bpl.n	8006c1a <_printf_i+0x1be>
 8006c16:	6019      	str	r1, [r3, #0]
 8006c18:	e002      	b.n	8006c20 <_printf_i+0x1c4>
 8006c1a:	0668      	lsls	r0, r5, #25
 8006c1c:	d5fb      	bpl.n	8006c16 <_printf_i+0x1ba>
 8006c1e:	8019      	strh	r1, [r3, #0]
 8006c20:	2300      	movs	r3, #0
 8006c22:	6123      	str	r3, [r4, #16]
 8006c24:	4616      	mov	r6, r2
 8006c26:	e7bc      	b.n	8006ba2 <_printf_i+0x146>
 8006c28:	6833      	ldr	r3, [r6, #0]
 8006c2a:	1d1a      	adds	r2, r3, #4
 8006c2c:	6032      	str	r2, [r6, #0]
 8006c2e:	681e      	ldr	r6, [r3, #0]
 8006c30:	6862      	ldr	r2, [r4, #4]
 8006c32:	2100      	movs	r1, #0
 8006c34:	4630      	mov	r0, r6
 8006c36:	f7f9 facb 	bl	80001d0 <memchr>
 8006c3a:	b108      	cbz	r0, 8006c40 <_printf_i+0x1e4>
 8006c3c:	1b80      	subs	r0, r0, r6
 8006c3e:	6060      	str	r0, [r4, #4]
 8006c40:	6863      	ldr	r3, [r4, #4]
 8006c42:	6123      	str	r3, [r4, #16]
 8006c44:	2300      	movs	r3, #0
 8006c46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c4a:	e7aa      	b.n	8006ba2 <_printf_i+0x146>
 8006c4c:	6923      	ldr	r3, [r4, #16]
 8006c4e:	4632      	mov	r2, r6
 8006c50:	4649      	mov	r1, r9
 8006c52:	4640      	mov	r0, r8
 8006c54:	47d0      	blx	sl
 8006c56:	3001      	adds	r0, #1
 8006c58:	d0ad      	beq.n	8006bb6 <_printf_i+0x15a>
 8006c5a:	6823      	ldr	r3, [r4, #0]
 8006c5c:	079b      	lsls	r3, r3, #30
 8006c5e:	d413      	bmi.n	8006c88 <_printf_i+0x22c>
 8006c60:	68e0      	ldr	r0, [r4, #12]
 8006c62:	9b03      	ldr	r3, [sp, #12]
 8006c64:	4298      	cmp	r0, r3
 8006c66:	bfb8      	it	lt
 8006c68:	4618      	movlt	r0, r3
 8006c6a:	e7a6      	b.n	8006bba <_printf_i+0x15e>
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	4632      	mov	r2, r6
 8006c70:	4649      	mov	r1, r9
 8006c72:	4640      	mov	r0, r8
 8006c74:	47d0      	blx	sl
 8006c76:	3001      	adds	r0, #1
 8006c78:	d09d      	beq.n	8006bb6 <_printf_i+0x15a>
 8006c7a:	3501      	adds	r5, #1
 8006c7c:	68e3      	ldr	r3, [r4, #12]
 8006c7e:	9903      	ldr	r1, [sp, #12]
 8006c80:	1a5b      	subs	r3, r3, r1
 8006c82:	42ab      	cmp	r3, r5
 8006c84:	dcf2      	bgt.n	8006c6c <_printf_i+0x210>
 8006c86:	e7eb      	b.n	8006c60 <_printf_i+0x204>
 8006c88:	2500      	movs	r5, #0
 8006c8a:	f104 0619 	add.w	r6, r4, #25
 8006c8e:	e7f5      	b.n	8006c7c <_printf_i+0x220>
 8006c90:	08009ce6 	.word	0x08009ce6
 8006c94:	08009cf7 	.word	0x08009cf7

08006c98 <__sflush_r>:
 8006c98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca0:	0716      	lsls	r6, r2, #28
 8006ca2:	4605      	mov	r5, r0
 8006ca4:	460c      	mov	r4, r1
 8006ca6:	d454      	bmi.n	8006d52 <__sflush_r+0xba>
 8006ca8:	684b      	ldr	r3, [r1, #4]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	dc02      	bgt.n	8006cb4 <__sflush_r+0x1c>
 8006cae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	dd48      	ble.n	8006d46 <__sflush_r+0xae>
 8006cb4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006cb6:	2e00      	cmp	r6, #0
 8006cb8:	d045      	beq.n	8006d46 <__sflush_r+0xae>
 8006cba:	2300      	movs	r3, #0
 8006cbc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006cc0:	682f      	ldr	r7, [r5, #0]
 8006cc2:	6a21      	ldr	r1, [r4, #32]
 8006cc4:	602b      	str	r3, [r5, #0]
 8006cc6:	d030      	beq.n	8006d2a <__sflush_r+0x92>
 8006cc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	0759      	lsls	r1, r3, #29
 8006cce:	d505      	bpl.n	8006cdc <__sflush_r+0x44>
 8006cd0:	6863      	ldr	r3, [r4, #4]
 8006cd2:	1ad2      	subs	r2, r2, r3
 8006cd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006cd6:	b10b      	cbz	r3, 8006cdc <__sflush_r+0x44>
 8006cd8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006cda:	1ad2      	subs	r2, r2, r3
 8006cdc:	2300      	movs	r3, #0
 8006cde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ce0:	6a21      	ldr	r1, [r4, #32]
 8006ce2:	4628      	mov	r0, r5
 8006ce4:	47b0      	blx	r6
 8006ce6:	1c43      	adds	r3, r0, #1
 8006ce8:	89a3      	ldrh	r3, [r4, #12]
 8006cea:	d106      	bne.n	8006cfa <__sflush_r+0x62>
 8006cec:	6829      	ldr	r1, [r5, #0]
 8006cee:	291d      	cmp	r1, #29
 8006cf0:	d82b      	bhi.n	8006d4a <__sflush_r+0xb2>
 8006cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8006d9c <__sflush_r+0x104>)
 8006cf4:	40ca      	lsrs	r2, r1
 8006cf6:	07d6      	lsls	r6, r2, #31
 8006cf8:	d527      	bpl.n	8006d4a <__sflush_r+0xb2>
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	6062      	str	r2, [r4, #4]
 8006cfe:	04d9      	lsls	r1, r3, #19
 8006d00:	6922      	ldr	r2, [r4, #16]
 8006d02:	6022      	str	r2, [r4, #0]
 8006d04:	d504      	bpl.n	8006d10 <__sflush_r+0x78>
 8006d06:	1c42      	adds	r2, r0, #1
 8006d08:	d101      	bne.n	8006d0e <__sflush_r+0x76>
 8006d0a:	682b      	ldr	r3, [r5, #0]
 8006d0c:	b903      	cbnz	r3, 8006d10 <__sflush_r+0x78>
 8006d0e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d12:	602f      	str	r7, [r5, #0]
 8006d14:	b1b9      	cbz	r1, 8006d46 <__sflush_r+0xae>
 8006d16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d1a:	4299      	cmp	r1, r3
 8006d1c:	d002      	beq.n	8006d24 <__sflush_r+0x8c>
 8006d1e:	4628      	mov	r0, r5
 8006d20:	f001 f99a 	bl	8008058 <_free_r>
 8006d24:	2300      	movs	r3, #0
 8006d26:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d28:	e00d      	b.n	8006d46 <__sflush_r+0xae>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	4628      	mov	r0, r5
 8006d2e:	47b0      	blx	r6
 8006d30:	4602      	mov	r2, r0
 8006d32:	1c50      	adds	r0, r2, #1
 8006d34:	d1c9      	bne.n	8006cca <__sflush_r+0x32>
 8006d36:	682b      	ldr	r3, [r5, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d0c6      	beq.n	8006cca <__sflush_r+0x32>
 8006d3c:	2b1d      	cmp	r3, #29
 8006d3e:	d001      	beq.n	8006d44 <__sflush_r+0xac>
 8006d40:	2b16      	cmp	r3, #22
 8006d42:	d11e      	bne.n	8006d82 <__sflush_r+0xea>
 8006d44:	602f      	str	r7, [r5, #0]
 8006d46:	2000      	movs	r0, #0
 8006d48:	e022      	b.n	8006d90 <__sflush_r+0xf8>
 8006d4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d4e:	b21b      	sxth	r3, r3
 8006d50:	e01b      	b.n	8006d8a <__sflush_r+0xf2>
 8006d52:	690f      	ldr	r7, [r1, #16]
 8006d54:	2f00      	cmp	r7, #0
 8006d56:	d0f6      	beq.n	8006d46 <__sflush_r+0xae>
 8006d58:	0793      	lsls	r3, r2, #30
 8006d5a:	680e      	ldr	r6, [r1, #0]
 8006d5c:	bf08      	it	eq
 8006d5e:	694b      	ldreq	r3, [r1, #20]
 8006d60:	600f      	str	r7, [r1, #0]
 8006d62:	bf18      	it	ne
 8006d64:	2300      	movne	r3, #0
 8006d66:	eba6 0807 	sub.w	r8, r6, r7
 8006d6a:	608b      	str	r3, [r1, #8]
 8006d6c:	f1b8 0f00 	cmp.w	r8, #0
 8006d70:	dde9      	ble.n	8006d46 <__sflush_r+0xae>
 8006d72:	6a21      	ldr	r1, [r4, #32]
 8006d74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006d76:	4643      	mov	r3, r8
 8006d78:	463a      	mov	r2, r7
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	47b0      	blx	r6
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	dc08      	bgt.n	8006d94 <__sflush_r+0xfc>
 8006d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d8a:	81a3      	strh	r3, [r4, #12]
 8006d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d94:	4407      	add	r7, r0
 8006d96:	eba8 0800 	sub.w	r8, r8, r0
 8006d9a:	e7e7      	b.n	8006d6c <__sflush_r+0xd4>
 8006d9c:	20400001 	.word	0x20400001

08006da0 <_fflush_r>:
 8006da0:	b538      	push	{r3, r4, r5, lr}
 8006da2:	690b      	ldr	r3, [r1, #16]
 8006da4:	4605      	mov	r5, r0
 8006da6:	460c      	mov	r4, r1
 8006da8:	b913      	cbnz	r3, 8006db0 <_fflush_r+0x10>
 8006daa:	2500      	movs	r5, #0
 8006dac:	4628      	mov	r0, r5
 8006dae:	bd38      	pop	{r3, r4, r5, pc}
 8006db0:	b118      	cbz	r0, 8006dba <_fflush_r+0x1a>
 8006db2:	6a03      	ldr	r3, [r0, #32]
 8006db4:	b90b      	cbnz	r3, 8006dba <_fflush_r+0x1a>
 8006db6:	f000 f8bb 	bl	8006f30 <__sinit>
 8006dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d0f3      	beq.n	8006daa <_fflush_r+0xa>
 8006dc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006dc4:	07d0      	lsls	r0, r2, #31
 8006dc6:	d404      	bmi.n	8006dd2 <_fflush_r+0x32>
 8006dc8:	0599      	lsls	r1, r3, #22
 8006dca:	d402      	bmi.n	8006dd2 <_fflush_r+0x32>
 8006dcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dce:	f000 fae6 	bl	800739e <__retarget_lock_acquire_recursive>
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	4621      	mov	r1, r4
 8006dd6:	f7ff ff5f 	bl	8006c98 <__sflush_r>
 8006dda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ddc:	07da      	lsls	r2, r3, #31
 8006dde:	4605      	mov	r5, r0
 8006de0:	d4e4      	bmi.n	8006dac <_fflush_r+0xc>
 8006de2:	89a3      	ldrh	r3, [r4, #12]
 8006de4:	059b      	lsls	r3, r3, #22
 8006de6:	d4e1      	bmi.n	8006dac <_fflush_r+0xc>
 8006de8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dea:	f000 fad9 	bl	80073a0 <__retarget_lock_release_recursive>
 8006dee:	e7dd      	b.n	8006dac <_fflush_r+0xc>

08006df0 <fflush>:
 8006df0:	4601      	mov	r1, r0
 8006df2:	b920      	cbnz	r0, 8006dfe <fflush+0xe>
 8006df4:	4a04      	ldr	r2, [pc, #16]	@ (8006e08 <fflush+0x18>)
 8006df6:	4905      	ldr	r1, [pc, #20]	@ (8006e0c <fflush+0x1c>)
 8006df8:	4805      	ldr	r0, [pc, #20]	@ (8006e10 <fflush+0x20>)
 8006dfa:	f000 b8b1 	b.w	8006f60 <_fwalk_sglue>
 8006dfe:	4b05      	ldr	r3, [pc, #20]	@ (8006e14 <fflush+0x24>)
 8006e00:	6818      	ldr	r0, [r3, #0]
 8006e02:	f7ff bfcd 	b.w	8006da0 <_fflush_r>
 8006e06:	bf00      	nop
 8006e08:	20000010 	.word	0x20000010
 8006e0c:	08006da1 	.word	0x08006da1
 8006e10:	20000020 	.word	0x20000020
 8006e14:	2000001c 	.word	0x2000001c

08006e18 <std>:
 8006e18:	2300      	movs	r3, #0
 8006e1a:	b510      	push	{r4, lr}
 8006e1c:	4604      	mov	r4, r0
 8006e1e:	e9c0 3300 	strd	r3, r3, [r0]
 8006e22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e26:	6083      	str	r3, [r0, #8]
 8006e28:	8181      	strh	r1, [r0, #12]
 8006e2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006e2c:	81c2      	strh	r2, [r0, #14]
 8006e2e:	6183      	str	r3, [r0, #24]
 8006e30:	4619      	mov	r1, r3
 8006e32:	2208      	movs	r2, #8
 8006e34:	305c      	adds	r0, #92	@ 0x5c
 8006e36:	f000 fa35 	bl	80072a4 <memset>
 8006e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e70 <std+0x58>)
 8006e3c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006e74 <std+0x5c>)
 8006e40:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006e42:	4b0d      	ldr	r3, [pc, #52]	@ (8006e78 <std+0x60>)
 8006e44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006e46:	4b0d      	ldr	r3, [pc, #52]	@ (8006e7c <std+0x64>)
 8006e48:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e80 <std+0x68>)
 8006e4c:	6224      	str	r4, [r4, #32]
 8006e4e:	429c      	cmp	r4, r3
 8006e50:	d006      	beq.n	8006e60 <std+0x48>
 8006e52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e56:	4294      	cmp	r4, r2
 8006e58:	d002      	beq.n	8006e60 <std+0x48>
 8006e5a:	33d0      	adds	r3, #208	@ 0xd0
 8006e5c:	429c      	cmp	r4, r3
 8006e5e:	d105      	bne.n	8006e6c <std+0x54>
 8006e60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e68:	f000 ba98 	b.w	800739c <__retarget_lock_init_recursive>
 8006e6c:	bd10      	pop	{r4, pc}
 8006e6e:	bf00      	nop
 8006e70:	0800707d 	.word	0x0800707d
 8006e74:	0800709f 	.word	0x0800709f
 8006e78:	080070d7 	.word	0x080070d7
 8006e7c:	080070fb 	.word	0x080070fb
 8006e80:	20000660 	.word	0x20000660

08006e84 <stdio_exit_handler>:
 8006e84:	4a02      	ldr	r2, [pc, #8]	@ (8006e90 <stdio_exit_handler+0xc>)
 8006e86:	4903      	ldr	r1, [pc, #12]	@ (8006e94 <stdio_exit_handler+0x10>)
 8006e88:	4803      	ldr	r0, [pc, #12]	@ (8006e98 <stdio_exit_handler+0x14>)
 8006e8a:	f000 b869 	b.w	8006f60 <_fwalk_sglue>
 8006e8e:	bf00      	nop
 8006e90:	20000010 	.word	0x20000010
 8006e94:	08006da1 	.word	0x08006da1
 8006e98:	20000020 	.word	0x20000020

08006e9c <cleanup_stdio>:
 8006e9c:	6841      	ldr	r1, [r0, #4]
 8006e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8006ed0 <cleanup_stdio+0x34>)
 8006ea0:	4299      	cmp	r1, r3
 8006ea2:	b510      	push	{r4, lr}
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	d001      	beq.n	8006eac <cleanup_stdio+0x10>
 8006ea8:	f7ff ff7a 	bl	8006da0 <_fflush_r>
 8006eac:	68a1      	ldr	r1, [r4, #8]
 8006eae:	4b09      	ldr	r3, [pc, #36]	@ (8006ed4 <cleanup_stdio+0x38>)
 8006eb0:	4299      	cmp	r1, r3
 8006eb2:	d002      	beq.n	8006eba <cleanup_stdio+0x1e>
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	f7ff ff73 	bl	8006da0 <_fflush_r>
 8006eba:	68e1      	ldr	r1, [r4, #12]
 8006ebc:	4b06      	ldr	r3, [pc, #24]	@ (8006ed8 <cleanup_stdio+0x3c>)
 8006ebe:	4299      	cmp	r1, r3
 8006ec0:	d004      	beq.n	8006ecc <cleanup_stdio+0x30>
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ec8:	f7ff bf6a 	b.w	8006da0 <_fflush_r>
 8006ecc:	bd10      	pop	{r4, pc}
 8006ece:	bf00      	nop
 8006ed0:	20000660 	.word	0x20000660
 8006ed4:	200006c8 	.word	0x200006c8
 8006ed8:	20000730 	.word	0x20000730

08006edc <global_stdio_init.part.0>:
 8006edc:	b510      	push	{r4, lr}
 8006ede:	4b0b      	ldr	r3, [pc, #44]	@ (8006f0c <global_stdio_init.part.0+0x30>)
 8006ee0:	4c0b      	ldr	r4, [pc, #44]	@ (8006f10 <global_stdio_init.part.0+0x34>)
 8006ee2:	4a0c      	ldr	r2, [pc, #48]	@ (8006f14 <global_stdio_init.part.0+0x38>)
 8006ee4:	601a      	str	r2, [r3, #0]
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	2200      	movs	r2, #0
 8006eea:	2104      	movs	r1, #4
 8006eec:	f7ff ff94 	bl	8006e18 <std>
 8006ef0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	2109      	movs	r1, #9
 8006ef8:	f7ff ff8e 	bl	8006e18 <std>
 8006efc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f00:	2202      	movs	r2, #2
 8006f02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f06:	2112      	movs	r1, #18
 8006f08:	f7ff bf86 	b.w	8006e18 <std>
 8006f0c:	20000798 	.word	0x20000798
 8006f10:	20000660 	.word	0x20000660
 8006f14:	08006e85 	.word	0x08006e85

08006f18 <__sfp_lock_acquire>:
 8006f18:	4801      	ldr	r0, [pc, #4]	@ (8006f20 <__sfp_lock_acquire+0x8>)
 8006f1a:	f000 ba40 	b.w	800739e <__retarget_lock_acquire_recursive>
 8006f1e:	bf00      	nop
 8006f20:	200007a1 	.word	0x200007a1

08006f24 <__sfp_lock_release>:
 8006f24:	4801      	ldr	r0, [pc, #4]	@ (8006f2c <__sfp_lock_release+0x8>)
 8006f26:	f000 ba3b 	b.w	80073a0 <__retarget_lock_release_recursive>
 8006f2a:	bf00      	nop
 8006f2c:	200007a1 	.word	0x200007a1

08006f30 <__sinit>:
 8006f30:	b510      	push	{r4, lr}
 8006f32:	4604      	mov	r4, r0
 8006f34:	f7ff fff0 	bl	8006f18 <__sfp_lock_acquire>
 8006f38:	6a23      	ldr	r3, [r4, #32]
 8006f3a:	b11b      	cbz	r3, 8006f44 <__sinit+0x14>
 8006f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f40:	f7ff bff0 	b.w	8006f24 <__sfp_lock_release>
 8006f44:	4b04      	ldr	r3, [pc, #16]	@ (8006f58 <__sinit+0x28>)
 8006f46:	6223      	str	r3, [r4, #32]
 8006f48:	4b04      	ldr	r3, [pc, #16]	@ (8006f5c <__sinit+0x2c>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1f5      	bne.n	8006f3c <__sinit+0xc>
 8006f50:	f7ff ffc4 	bl	8006edc <global_stdio_init.part.0>
 8006f54:	e7f2      	b.n	8006f3c <__sinit+0xc>
 8006f56:	bf00      	nop
 8006f58:	08006e9d 	.word	0x08006e9d
 8006f5c:	20000798 	.word	0x20000798

08006f60 <_fwalk_sglue>:
 8006f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f64:	4607      	mov	r7, r0
 8006f66:	4688      	mov	r8, r1
 8006f68:	4614      	mov	r4, r2
 8006f6a:	2600      	movs	r6, #0
 8006f6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f70:	f1b9 0901 	subs.w	r9, r9, #1
 8006f74:	d505      	bpl.n	8006f82 <_fwalk_sglue+0x22>
 8006f76:	6824      	ldr	r4, [r4, #0]
 8006f78:	2c00      	cmp	r4, #0
 8006f7a:	d1f7      	bne.n	8006f6c <_fwalk_sglue+0xc>
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f82:	89ab      	ldrh	r3, [r5, #12]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d907      	bls.n	8006f98 <_fwalk_sglue+0x38>
 8006f88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	d003      	beq.n	8006f98 <_fwalk_sglue+0x38>
 8006f90:	4629      	mov	r1, r5
 8006f92:	4638      	mov	r0, r7
 8006f94:	47c0      	blx	r8
 8006f96:	4306      	orrs	r6, r0
 8006f98:	3568      	adds	r5, #104	@ 0x68
 8006f9a:	e7e9      	b.n	8006f70 <_fwalk_sglue+0x10>

08006f9c <iprintf>:
 8006f9c:	b40f      	push	{r0, r1, r2, r3}
 8006f9e:	b507      	push	{r0, r1, r2, lr}
 8006fa0:	4906      	ldr	r1, [pc, #24]	@ (8006fbc <iprintf+0x20>)
 8006fa2:	ab04      	add	r3, sp, #16
 8006fa4:	6808      	ldr	r0, [r1, #0]
 8006fa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006faa:	6881      	ldr	r1, [r0, #8]
 8006fac:	9301      	str	r3, [sp, #4]
 8006fae:	f001 fe4f 	bl	8008c50 <_vfiprintf_r>
 8006fb2:	b003      	add	sp, #12
 8006fb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fb8:	b004      	add	sp, #16
 8006fba:	4770      	bx	lr
 8006fbc:	2000001c 	.word	0x2000001c

08006fc0 <_puts_r>:
 8006fc0:	6a03      	ldr	r3, [r0, #32]
 8006fc2:	b570      	push	{r4, r5, r6, lr}
 8006fc4:	6884      	ldr	r4, [r0, #8]
 8006fc6:	4605      	mov	r5, r0
 8006fc8:	460e      	mov	r6, r1
 8006fca:	b90b      	cbnz	r3, 8006fd0 <_puts_r+0x10>
 8006fcc:	f7ff ffb0 	bl	8006f30 <__sinit>
 8006fd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fd2:	07db      	lsls	r3, r3, #31
 8006fd4:	d405      	bmi.n	8006fe2 <_puts_r+0x22>
 8006fd6:	89a3      	ldrh	r3, [r4, #12]
 8006fd8:	0598      	lsls	r0, r3, #22
 8006fda:	d402      	bmi.n	8006fe2 <_puts_r+0x22>
 8006fdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fde:	f000 f9de 	bl	800739e <__retarget_lock_acquire_recursive>
 8006fe2:	89a3      	ldrh	r3, [r4, #12]
 8006fe4:	0719      	lsls	r1, r3, #28
 8006fe6:	d502      	bpl.n	8006fee <_puts_r+0x2e>
 8006fe8:	6923      	ldr	r3, [r4, #16]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d135      	bne.n	800705a <_puts_r+0x9a>
 8006fee:	4621      	mov	r1, r4
 8006ff0:	4628      	mov	r0, r5
 8006ff2:	f000 f901 	bl	80071f8 <__swsetup_r>
 8006ff6:	b380      	cbz	r0, 800705a <_puts_r+0x9a>
 8006ff8:	f04f 35ff 	mov.w	r5, #4294967295
 8006ffc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ffe:	07da      	lsls	r2, r3, #31
 8007000:	d405      	bmi.n	800700e <_puts_r+0x4e>
 8007002:	89a3      	ldrh	r3, [r4, #12]
 8007004:	059b      	lsls	r3, r3, #22
 8007006:	d402      	bmi.n	800700e <_puts_r+0x4e>
 8007008:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800700a:	f000 f9c9 	bl	80073a0 <__retarget_lock_release_recursive>
 800700e:	4628      	mov	r0, r5
 8007010:	bd70      	pop	{r4, r5, r6, pc}
 8007012:	2b00      	cmp	r3, #0
 8007014:	da04      	bge.n	8007020 <_puts_r+0x60>
 8007016:	69a2      	ldr	r2, [r4, #24]
 8007018:	429a      	cmp	r2, r3
 800701a:	dc17      	bgt.n	800704c <_puts_r+0x8c>
 800701c:	290a      	cmp	r1, #10
 800701e:	d015      	beq.n	800704c <_puts_r+0x8c>
 8007020:	6823      	ldr	r3, [r4, #0]
 8007022:	1c5a      	adds	r2, r3, #1
 8007024:	6022      	str	r2, [r4, #0]
 8007026:	7019      	strb	r1, [r3, #0]
 8007028:	68a3      	ldr	r3, [r4, #8]
 800702a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800702e:	3b01      	subs	r3, #1
 8007030:	60a3      	str	r3, [r4, #8]
 8007032:	2900      	cmp	r1, #0
 8007034:	d1ed      	bne.n	8007012 <_puts_r+0x52>
 8007036:	2b00      	cmp	r3, #0
 8007038:	da11      	bge.n	800705e <_puts_r+0x9e>
 800703a:	4622      	mov	r2, r4
 800703c:	210a      	movs	r1, #10
 800703e:	4628      	mov	r0, r5
 8007040:	f000 f89c 	bl	800717c <__swbuf_r>
 8007044:	3001      	adds	r0, #1
 8007046:	d0d7      	beq.n	8006ff8 <_puts_r+0x38>
 8007048:	250a      	movs	r5, #10
 800704a:	e7d7      	b.n	8006ffc <_puts_r+0x3c>
 800704c:	4622      	mov	r2, r4
 800704e:	4628      	mov	r0, r5
 8007050:	f000 f894 	bl	800717c <__swbuf_r>
 8007054:	3001      	adds	r0, #1
 8007056:	d1e7      	bne.n	8007028 <_puts_r+0x68>
 8007058:	e7ce      	b.n	8006ff8 <_puts_r+0x38>
 800705a:	3e01      	subs	r6, #1
 800705c:	e7e4      	b.n	8007028 <_puts_r+0x68>
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	1c5a      	adds	r2, r3, #1
 8007062:	6022      	str	r2, [r4, #0]
 8007064:	220a      	movs	r2, #10
 8007066:	701a      	strb	r2, [r3, #0]
 8007068:	e7ee      	b.n	8007048 <_puts_r+0x88>
	...

0800706c <puts>:
 800706c:	4b02      	ldr	r3, [pc, #8]	@ (8007078 <puts+0xc>)
 800706e:	4601      	mov	r1, r0
 8007070:	6818      	ldr	r0, [r3, #0]
 8007072:	f7ff bfa5 	b.w	8006fc0 <_puts_r>
 8007076:	bf00      	nop
 8007078:	2000001c 	.word	0x2000001c

0800707c <__sread>:
 800707c:	b510      	push	{r4, lr}
 800707e:	460c      	mov	r4, r1
 8007080:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007084:	f000 f93c 	bl	8007300 <_read_r>
 8007088:	2800      	cmp	r0, #0
 800708a:	bfab      	itete	ge
 800708c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800708e:	89a3      	ldrhlt	r3, [r4, #12]
 8007090:	181b      	addge	r3, r3, r0
 8007092:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007096:	bfac      	ite	ge
 8007098:	6563      	strge	r3, [r4, #84]	@ 0x54
 800709a:	81a3      	strhlt	r3, [r4, #12]
 800709c:	bd10      	pop	{r4, pc}

0800709e <__swrite>:
 800709e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070a2:	461f      	mov	r7, r3
 80070a4:	898b      	ldrh	r3, [r1, #12]
 80070a6:	05db      	lsls	r3, r3, #23
 80070a8:	4605      	mov	r5, r0
 80070aa:	460c      	mov	r4, r1
 80070ac:	4616      	mov	r6, r2
 80070ae:	d505      	bpl.n	80070bc <__swrite+0x1e>
 80070b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070b4:	2302      	movs	r3, #2
 80070b6:	2200      	movs	r2, #0
 80070b8:	f000 f910 	bl	80072dc <_lseek_r>
 80070bc:	89a3      	ldrh	r3, [r4, #12]
 80070be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070c6:	81a3      	strh	r3, [r4, #12]
 80070c8:	4632      	mov	r2, r6
 80070ca:	463b      	mov	r3, r7
 80070cc:	4628      	mov	r0, r5
 80070ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070d2:	f000 b927 	b.w	8007324 <_write_r>

080070d6 <__sseek>:
 80070d6:	b510      	push	{r4, lr}
 80070d8:	460c      	mov	r4, r1
 80070da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070de:	f000 f8fd 	bl	80072dc <_lseek_r>
 80070e2:	1c43      	adds	r3, r0, #1
 80070e4:	89a3      	ldrh	r3, [r4, #12]
 80070e6:	bf15      	itete	ne
 80070e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80070ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80070ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80070f2:	81a3      	strheq	r3, [r4, #12]
 80070f4:	bf18      	it	ne
 80070f6:	81a3      	strhne	r3, [r4, #12]
 80070f8:	bd10      	pop	{r4, pc}

080070fa <__sclose>:
 80070fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070fe:	f000 b8dd 	b.w	80072bc <_close_r>

08007102 <_vsniprintf_r>:
 8007102:	b530      	push	{r4, r5, lr}
 8007104:	4614      	mov	r4, r2
 8007106:	2c00      	cmp	r4, #0
 8007108:	b09b      	sub	sp, #108	@ 0x6c
 800710a:	4605      	mov	r5, r0
 800710c:	461a      	mov	r2, r3
 800710e:	da05      	bge.n	800711c <_vsniprintf_r+0x1a>
 8007110:	238b      	movs	r3, #139	@ 0x8b
 8007112:	6003      	str	r3, [r0, #0]
 8007114:	f04f 30ff 	mov.w	r0, #4294967295
 8007118:	b01b      	add	sp, #108	@ 0x6c
 800711a:	bd30      	pop	{r4, r5, pc}
 800711c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007120:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007124:	f04f 0300 	mov.w	r3, #0
 8007128:	9319      	str	r3, [sp, #100]	@ 0x64
 800712a:	bf14      	ite	ne
 800712c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007130:	4623      	moveq	r3, r4
 8007132:	9302      	str	r3, [sp, #8]
 8007134:	9305      	str	r3, [sp, #20]
 8007136:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800713a:	9100      	str	r1, [sp, #0]
 800713c:	9104      	str	r1, [sp, #16]
 800713e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007142:	4669      	mov	r1, sp
 8007144:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007146:	f001 fc5d 	bl	8008a04 <_svfiprintf_r>
 800714a:	1c43      	adds	r3, r0, #1
 800714c:	bfbc      	itt	lt
 800714e:	238b      	movlt	r3, #139	@ 0x8b
 8007150:	602b      	strlt	r3, [r5, #0]
 8007152:	2c00      	cmp	r4, #0
 8007154:	d0e0      	beq.n	8007118 <_vsniprintf_r+0x16>
 8007156:	9b00      	ldr	r3, [sp, #0]
 8007158:	2200      	movs	r2, #0
 800715a:	701a      	strb	r2, [r3, #0]
 800715c:	e7dc      	b.n	8007118 <_vsniprintf_r+0x16>
	...

08007160 <vsniprintf>:
 8007160:	b507      	push	{r0, r1, r2, lr}
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	4613      	mov	r3, r2
 8007166:	460a      	mov	r2, r1
 8007168:	4601      	mov	r1, r0
 800716a:	4803      	ldr	r0, [pc, #12]	@ (8007178 <vsniprintf+0x18>)
 800716c:	6800      	ldr	r0, [r0, #0]
 800716e:	f7ff ffc8 	bl	8007102 <_vsniprintf_r>
 8007172:	b003      	add	sp, #12
 8007174:	f85d fb04 	ldr.w	pc, [sp], #4
 8007178:	2000001c 	.word	0x2000001c

0800717c <__swbuf_r>:
 800717c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800717e:	460e      	mov	r6, r1
 8007180:	4614      	mov	r4, r2
 8007182:	4605      	mov	r5, r0
 8007184:	b118      	cbz	r0, 800718e <__swbuf_r+0x12>
 8007186:	6a03      	ldr	r3, [r0, #32]
 8007188:	b90b      	cbnz	r3, 800718e <__swbuf_r+0x12>
 800718a:	f7ff fed1 	bl	8006f30 <__sinit>
 800718e:	69a3      	ldr	r3, [r4, #24]
 8007190:	60a3      	str	r3, [r4, #8]
 8007192:	89a3      	ldrh	r3, [r4, #12]
 8007194:	071a      	lsls	r2, r3, #28
 8007196:	d501      	bpl.n	800719c <__swbuf_r+0x20>
 8007198:	6923      	ldr	r3, [r4, #16]
 800719a:	b943      	cbnz	r3, 80071ae <__swbuf_r+0x32>
 800719c:	4621      	mov	r1, r4
 800719e:	4628      	mov	r0, r5
 80071a0:	f000 f82a 	bl	80071f8 <__swsetup_r>
 80071a4:	b118      	cbz	r0, 80071ae <__swbuf_r+0x32>
 80071a6:	f04f 37ff 	mov.w	r7, #4294967295
 80071aa:	4638      	mov	r0, r7
 80071ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071ae:	6823      	ldr	r3, [r4, #0]
 80071b0:	6922      	ldr	r2, [r4, #16]
 80071b2:	1a98      	subs	r0, r3, r2
 80071b4:	6963      	ldr	r3, [r4, #20]
 80071b6:	b2f6      	uxtb	r6, r6
 80071b8:	4283      	cmp	r3, r0
 80071ba:	4637      	mov	r7, r6
 80071bc:	dc05      	bgt.n	80071ca <__swbuf_r+0x4e>
 80071be:	4621      	mov	r1, r4
 80071c0:	4628      	mov	r0, r5
 80071c2:	f7ff fded 	bl	8006da0 <_fflush_r>
 80071c6:	2800      	cmp	r0, #0
 80071c8:	d1ed      	bne.n	80071a6 <__swbuf_r+0x2a>
 80071ca:	68a3      	ldr	r3, [r4, #8]
 80071cc:	3b01      	subs	r3, #1
 80071ce:	60a3      	str	r3, [r4, #8]
 80071d0:	6823      	ldr	r3, [r4, #0]
 80071d2:	1c5a      	adds	r2, r3, #1
 80071d4:	6022      	str	r2, [r4, #0]
 80071d6:	701e      	strb	r6, [r3, #0]
 80071d8:	6962      	ldr	r2, [r4, #20]
 80071da:	1c43      	adds	r3, r0, #1
 80071dc:	429a      	cmp	r2, r3
 80071de:	d004      	beq.n	80071ea <__swbuf_r+0x6e>
 80071e0:	89a3      	ldrh	r3, [r4, #12]
 80071e2:	07db      	lsls	r3, r3, #31
 80071e4:	d5e1      	bpl.n	80071aa <__swbuf_r+0x2e>
 80071e6:	2e0a      	cmp	r6, #10
 80071e8:	d1df      	bne.n	80071aa <__swbuf_r+0x2e>
 80071ea:	4621      	mov	r1, r4
 80071ec:	4628      	mov	r0, r5
 80071ee:	f7ff fdd7 	bl	8006da0 <_fflush_r>
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d0d9      	beq.n	80071aa <__swbuf_r+0x2e>
 80071f6:	e7d6      	b.n	80071a6 <__swbuf_r+0x2a>

080071f8 <__swsetup_r>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	4b29      	ldr	r3, [pc, #164]	@ (80072a0 <__swsetup_r+0xa8>)
 80071fc:	4605      	mov	r5, r0
 80071fe:	6818      	ldr	r0, [r3, #0]
 8007200:	460c      	mov	r4, r1
 8007202:	b118      	cbz	r0, 800720c <__swsetup_r+0x14>
 8007204:	6a03      	ldr	r3, [r0, #32]
 8007206:	b90b      	cbnz	r3, 800720c <__swsetup_r+0x14>
 8007208:	f7ff fe92 	bl	8006f30 <__sinit>
 800720c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007210:	0719      	lsls	r1, r3, #28
 8007212:	d422      	bmi.n	800725a <__swsetup_r+0x62>
 8007214:	06da      	lsls	r2, r3, #27
 8007216:	d407      	bmi.n	8007228 <__swsetup_r+0x30>
 8007218:	2209      	movs	r2, #9
 800721a:	602a      	str	r2, [r5, #0]
 800721c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007220:	81a3      	strh	r3, [r4, #12]
 8007222:	f04f 30ff 	mov.w	r0, #4294967295
 8007226:	e033      	b.n	8007290 <__swsetup_r+0x98>
 8007228:	0758      	lsls	r0, r3, #29
 800722a:	d512      	bpl.n	8007252 <__swsetup_r+0x5a>
 800722c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800722e:	b141      	cbz	r1, 8007242 <__swsetup_r+0x4a>
 8007230:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007234:	4299      	cmp	r1, r3
 8007236:	d002      	beq.n	800723e <__swsetup_r+0x46>
 8007238:	4628      	mov	r0, r5
 800723a:	f000 ff0d 	bl	8008058 <_free_r>
 800723e:	2300      	movs	r3, #0
 8007240:	6363      	str	r3, [r4, #52]	@ 0x34
 8007242:	89a3      	ldrh	r3, [r4, #12]
 8007244:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007248:	81a3      	strh	r3, [r4, #12]
 800724a:	2300      	movs	r3, #0
 800724c:	6063      	str	r3, [r4, #4]
 800724e:	6923      	ldr	r3, [r4, #16]
 8007250:	6023      	str	r3, [r4, #0]
 8007252:	89a3      	ldrh	r3, [r4, #12]
 8007254:	f043 0308 	orr.w	r3, r3, #8
 8007258:	81a3      	strh	r3, [r4, #12]
 800725a:	6923      	ldr	r3, [r4, #16]
 800725c:	b94b      	cbnz	r3, 8007272 <__swsetup_r+0x7a>
 800725e:	89a3      	ldrh	r3, [r4, #12]
 8007260:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007268:	d003      	beq.n	8007272 <__swsetup_r+0x7a>
 800726a:	4621      	mov	r1, r4
 800726c:	4628      	mov	r0, r5
 800726e:	f001 fe2d 	bl	8008ecc <__smakebuf_r>
 8007272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007276:	f013 0201 	ands.w	r2, r3, #1
 800727a:	d00a      	beq.n	8007292 <__swsetup_r+0x9a>
 800727c:	2200      	movs	r2, #0
 800727e:	60a2      	str	r2, [r4, #8]
 8007280:	6962      	ldr	r2, [r4, #20]
 8007282:	4252      	negs	r2, r2
 8007284:	61a2      	str	r2, [r4, #24]
 8007286:	6922      	ldr	r2, [r4, #16]
 8007288:	b942      	cbnz	r2, 800729c <__swsetup_r+0xa4>
 800728a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800728e:	d1c5      	bne.n	800721c <__swsetup_r+0x24>
 8007290:	bd38      	pop	{r3, r4, r5, pc}
 8007292:	0799      	lsls	r1, r3, #30
 8007294:	bf58      	it	pl
 8007296:	6962      	ldrpl	r2, [r4, #20]
 8007298:	60a2      	str	r2, [r4, #8]
 800729a:	e7f4      	b.n	8007286 <__swsetup_r+0x8e>
 800729c:	2000      	movs	r0, #0
 800729e:	e7f7      	b.n	8007290 <__swsetup_r+0x98>
 80072a0:	2000001c 	.word	0x2000001c

080072a4 <memset>:
 80072a4:	4402      	add	r2, r0
 80072a6:	4603      	mov	r3, r0
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d100      	bne.n	80072ae <memset+0xa>
 80072ac:	4770      	bx	lr
 80072ae:	f803 1b01 	strb.w	r1, [r3], #1
 80072b2:	e7f9      	b.n	80072a8 <memset+0x4>

080072b4 <_localeconv_r>:
 80072b4:	4800      	ldr	r0, [pc, #0]	@ (80072b8 <_localeconv_r+0x4>)
 80072b6:	4770      	bx	lr
 80072b8:	2000015c 	.word	0x2000015c

080072bc <_close_r>:
 80072bc:	b538      	push	{r3, r4, r5, lr}
 80072be:	4d06      	ldr	r5, [pc, #24]	@ (80072d8 <_close_r+0x1c>)
 80072c0:	2300      	movs	r3, #0
 80072c2:	4604      	mov	r4, r0
 80072c4:	4608      	mov	r0, r1
 80072c6:	602b      	str	r3, [r5, #0]
 80072c8:	f7fa fec0 	bl	800204c <_close>
 80072cc:	1c43      	adds	r3, r0, #1
 80072ce:	d102      	bne.n	80072d6 <_close_r+0x1a>
 80072d0:	682b      	ldr	r3, [r5, #0]
 80072d2:	b103      	cbz	r3, 80072d6 <_close_r+0x1a>
 80072d4:	6023      	str	r3, [r4, #0]
 80072d6:	bd38      	pop	{r3, r4, r5, pc}
 80072d8:	2000079c 	.word	0x2000079c

080072dc <_lseek_r>:
 80072dc:	b538      	push	{r3, r4, r5, lr}
 80072de:	4d07      	ldr	r5, [pc, #28]	@ (80072fc <_lseek_r+0x20>)
 80072e0:	4604      	mov	r4, r0
 80072e2:	4608      	mov	r0, r1
 80072e4:	4611      	mov	r1, r2
 80072e6:	2200      	movs	r2, #0
 80072e8:	602a      	str	r2, [r5, #0]
 80072ea:	461a      	mov	r2, r3
 80072ec:	f7fa fed5 	bl	800209a <_lseek>
 80072f0:	1c43      	adds	r3, r0, #1
 80072f2:	d102      	bne.n	80072fa <_lseek_r+0x1e>
 80072f4:	682b      	ldr	r3, [r5, #0]
 80072f6:	b103      	cbz	r3, 80072fa <_lseek_r+0x1e>
 80072f8:	6023      	str	r3, [r4, #0]
 80072fa:	bd38      	pop	{r3, r4, r5, pc}
 80072fc:	2000079c 	.word	0x2000079c

08007300 <_read_r>:
 8007300:	b538      	push	{r3, r4, r5, lr}
 8007302:	4d07      	ldr	r5, [pc, #28]	@ (8007320 <_read_r+0x20>)
 8007304:	4604      	mov	r4, r0
 8007306:	4608      	mov	r0, r1
 8007308:	4611      	mov	r1, r2
 800730a:	2200      	movs	r2, #0
 800730c:	602a      	str	r2, [r5, #0]
 800730e:	461a      	mov	r2, r3
 8007310:	f7fa fe7f 	bl	8002012 <_read>
 8007314:	1c43      	adds	r3, r0, #1
 8007316:	d102      	bne.n	800731e <_read_r+0x1e>
 8007318:	682b      	ldr	r3, [r5, #0]
 800731a:	b103      	cbz	r3, 800731e <_read_r+0x1e>
 800731c:	6023      	str	r3, [r4, #0]
 800731e:	bd38      	pop	{r3, r4, r5, pc}
 8007320:	2000079c 	.word	0x2000079c

08007324 <_write_r>:
 8007324:	b538      	push	{r3, r4, r5, lr}
 8007326:	4d07      	ldr	r5, [pc, #28]	@ (8007344 <_write_r+0x20>)
 8007328:	4604      	mov	r4, r0
 800732a:	4608      	mov	r0, r1
 800732c:	4611      	mov	r1, r2
 800732e:	2200      	movs	r2, #0
 8007330:	602a      	str	r2, [r5, #0]
 8007332:	461a      	mov	r2, r3
 8007334:	f7fa fc6e 	bl	8001c14 <_write>
 8007338:	1c43      	adds	r3, r0, #1
 800733a:	d102      	bne.n	8007342 <_write_r+0x1e>
 800733c:	682b      	ldr	r3, [r5, #0]
 800733e:	b103      	cbz	r3, 8007342 <_write_r+0x1e>
 8007340:	6023      	str	r3, [r4, #0]
 8007342:	bd38      	pop	{r3, r4, r5, pc}
 8007344:	2000079c 	.word	0x2000079c

08007348 <__errno>:
 8007348:	4b01      	ldr	r3, [pc, #4]	@ (8007350 <__errno+0x8>)
 800734a:	6818      	ldr	r0, [r3, #0]
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	2000001c 	.word	0x2000001c

08007354 <__libc_init_array>:
 8007354:	b570      	push	{r4, r5, r6, lr}
 8007356:	4d0d      	ldr	r5, [pc, #52]	@ (800738c <__libc_init_array+0x38>)
 8007358:	4c0d      	ldr	r4, [pc, #52]	@ (8007390 <__libc_init_array+0x3c>)
 800735a:	1b64      	subs	r4, r4, r5
 800735c:	10a4      	asrs	r4, r4, #2
 800735e:	2600      	movs	r6, #0
 8007360:	42a6      	cmp	r6, r4
 8007362:	d109      	bne.n	8007378 <__libc_init_array+0x24>
 8007364:	4d0b      	ldr	r5, [pc, #44]	@ (8007394 <__libc_init_array+0x40>)
 8007366:	4c0c      	ldr	r4, [pc, #48]	@ (8007398 <__libc_init_array+0x44>)
 8007368:	f001 ff2c 	bl	80091c4 <_init>
 800736c:	1b64      	subs	r4, r4, r5
 800736e:	10a4      	asrs	r4, r4, #2
 8007370:	2600      	movs	r6, #0
 8007372:	42a6      	cmp	r6, r4
 8007374:	d105      	bne.n	8007382 <__libc_init_array+0x2e>
 8007376:	bd70      	pop	{r4, r5, r6, pc}
 8007378:	f855 3b04 	ldr.w	r3, [r5], #4
 800737c:	4798      	blx	r3
 800737e:	3601      	adds	r6, #1
 8007380:	e7ee      	b.n	8007360 <__libc_init_array+0xc>
 8007382:	f855 3b04 	ldr.w	r3, [r5], #4
 8007386:	4798      	blx	r3
 8007388:	3601      	adds	r6, #1
 800738a:	e7f2      	b.n	8007372 <__libc_init_array+0x1e>
 800738c:	0800a054 	.word	0x0800a054
 8007390:	0800a054 	.word	0x0800a054
 8007394:	0800a054 	.word	0x0800a054
 8007398:	0800a058 	.word	0x0800a058

0800739c <__retarget_lock_init_recursive>:
 800739c:	4770      	bx	lr

0800739e <__retarget_lock_acquire_recursive>:
 800739e:	4770      	bx	lr

080073a0 <__retarget_lock_release_recursive>:
 80073a0:	4770      	bx	lr

080073a2 <quorem>:
 80073a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a6:	6903      	ldr	r3, [r0, #16]
 80073a8:	690c      	ldr	r4, [r1, #16]
 80073aa:	42a3      	cmp	r3, r4
 80073ac:	4607      	mov	r7, r0
 80073ae:	db7e      	blt.n	80074ae <quorem+0x10c>
 80073b0:	3c01      	subs	r4, #1
 80073b2:	f101 0814 	add.w	r8, r1, #20
 80073b6:	00a3      	lsls	r3, r4, #2
 80073b8:	f100 0514 	add.w	r5, r0, #20
 80073bc:	9300      	str	r3, [sp, #0]
 80073be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073c2:	9301      	str	r3, [sp, #4]
 80073c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073cc:	3301      	adds	r3, #1
 80073ce:	429a      	cmp	r2, r3
 80073d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80073d8:	d32e      	bcc.n	8007438 <quorem+0x96>
 80073da:	f04f 0a00 	mov.w	sl, #0
 80073de:	46c4      	mov	ip, r8
 80073e0:	46ae      	mov	lr, r5
 80073e2:	46d3      	mov	fp, sl
 80073e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80073e8:	b298      	uxth	r0, r3
 80073ea:	fb06 a000 	mla	r0, r6, r0, sl
 80073ee:	0c02      	lsrs	r2, r0, #16
 80073f0:	0c1b      	lsrs	r3, r3, #16
 80073f2:	fb06 2303 	mla	r3, r6, r3, r2
 80073f6:	f8de 2000 	ldr.w	r2, [lr]
 80073fa:	b280      	uxth	r0, r0
 80073fc:	b292      	uxth	r2, r2
 80073fe:	1a12      	subs	r2, r2, r0
 8007400:	445a      	add	r2, fp
 8007402:	f8de 0000 	ldr.w	r0, [lr]
 8007406:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800740a:	b29b      	uxth	r3, r3
 800740c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007410:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007414:	b292      	uxth	r2, r2
 8007416:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800741a:	45e1      	cmp	r9, ip
 800741c:	f84e 2b04 	str.w	r2, [lr], #4
 8007420:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007424:	d2de      	bcs.n	80073e4 <quorem+0x42>
 8007426:	9b00      	ldr	r3, [sp, #0]
 8007428:	58eb      	ldr	r3, [r5, r3]
 800742a:	b92b      	cbnz	r3, 8007438 <quorem+0x96>
 800742c:	9b01      	ldr	r3, [sp, #4]
 800742e:	3b04      	subs	r3, #4
 8007430:	429d      	cmp	r5, r3
 8007432:	461a      	mov	r2, r3
 8007434:	d32f      	bcc.n	8007496 <quorem+0xf4>
 8007436:	613c      	str	r4, [r7, #16]
 8007438:	4638      	mov	r0, r7
 800743a:	f001 f97f 	bl	800873c <__mcmp>
 800743e:	2800      	cmp	r0, #0
 8007440:	db25      	blt.n	800748e <quorem+0xec>
 8007442:	4629      	mov	r1, r5
 8007444:	2000      	movs	r0, #0
 8007446:	f858 2b04 	ldr.w	r2, [r8], #4
 800744a:	f8d1 c000 	ldr.w	ip, [r1]
 800744e:	fa1f fe82 	uxth.w	lr, r2
 8007452:	fa1f f38c 	uxth.w	r3, ip
 8007456:	eba3 030e 	sub.w	r3, r3, lr
 800745a:	4403      	add	r3, r0
 800745c:	0c12      	lsrs	r2, r2, #16
 800745e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007462:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007466:	b29b      	uxth	r3, r3
 8007468:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800746c:	45c1      	cmp	r9, r8
 800746e:	f841 3b04 	str.w	r3, [r1], #4
 8007472:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007476:	d2e6      	bcs.n	8007446 <quorem+0xa4>
 8007478:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800747c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007480:	b922      	cbnz	r2, 800748c <quorem+0xea>
 8007482:	3b04      	subs	r3, #4
 8007484:	429d      	cmp	r5, r3
 8007486:	461a      	mov	r2, r3
 8007488:	d30b      	bcc.n	80074a2 <quorem+0x100>
 800748a:	613c      	str	r4, [r7, #16]
 800748c:	3601      	adds	r6, #1
 800748e:	4630      	mov	r0, r6
 8007490:	b003      	add	sp, #12
 8007492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007496:	6812      	ldr	r2, [r2, #0]
 8007498:	3b04      	subs	r3, #4
 800749a:	2a00      	cmp	r2, #0
 800749c:	d1cb      	bne.n	8007436 <quorem+0x94>
 800749e:	3c01      	subs	r4, #1
 80074a0:	e7c6      	b.n	8007430 <quorem+0x8e>
 80074a2:	6812      	ldr	r2, [r2, #0]
 80074a4:	3b04      	subs	r3, #4
 80074a6:	2a00      	cmp	r2, #0
 80074a8:	d1ef      	bne.n	800748a <quorem+0xe8>
 80074aa:	3c01      	subs	r4, #1
 80074ac:	e7ea      	b.n	8007484 <quorem+0xe2>
 80074ae:	2000      	movs	r0, #0
 80074b0:	e7ee      	b.n	8007490 <quorem+0xee>
 80074b2:	0000      	movs	r0, r0
 80074b4:	0000      	movs	r0, r0
	...

080074b8 <_dtoa_r>:
 80074b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074bc:	69c7      	ldr	r7, [r0, #28]
 80074be:	b097      	sub	sp, #92	@ 0x5c
 80074c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80074c4:	ec55 4b10 	vmov	r4, r5, d0
 80074c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80074ca:	9107      	str	r1, [sp, #28]
 80074cc:	4681      	mov	r9, r0
 80074ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80074d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80074d2:	b97f      	cbnz	r7, 80074f4 <_dtoa_r+0x3c>
 80074d4:	2010      	movs	r0, #16
 80074d6:	f000 fe09 	bl	80080ec <malloc>
 80074da:	4602      	mov	r2, r0
 80074dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80074e0:	b920      	cbnz	r0, 80074ec <_dtoa_r+0x34>
 80074e2:	4ba9      	ldr	r3, [pc, #676]	@ (8007788 <_dtoa_r+0x2d0>)
 80074e4:	21ef      	movs	r1, #239	@ 0xef
 80074e6:	48a9      	ldr	r0, [pc, #676]	@ (800778c <_dtoa_r+0x2d4>)
 80074e8:	f001 fd86 	bl	8008ff8 <__assert_func>
 80074ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80074f0:	6007      	str	r7, [r0, #0]
 80074f2:	60c7      	str	r7, [r0, #12]
 80074f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074f8:	6819      	ldr	r1, [r3, #0]
 80074fa:	b159      	cbz	r1, 8007514 <_dtoa_r+0x5c>
 80074fc:	685a      	ldr	r2, [r3, #4]
 80074fe:	604a      	str	r2, [r1, #4]
 8007500:	2301      	movs	r3, #1
 8007502:	4093      	lsls	r3, r2
 8007504:	608b      	str	r3, [r1, #8]
 8007506:	4648      	mov	r0, r9
 8007508:	f000 fee6 	bl	80082d8 <_Bfree>
 800750c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007510:	2200      	movs	r2, #0
 8007512:	601a      	str	r2, [r3, #0]
 8007514:	1e2b      	subs	r3, r5, #0
 8007516:	bfb9      	ittee	lt
 8007518:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800751c:	9305      	strlt	r3, [sp, #20]
 800751e:	2300      	movge	r3, #0
 8007520:	6033      	strge	r3, [r6, #0]
 8007522:	9f05      	ldr	r7, [sp, #20]
 8007524:	4b9a      	ldr	r3, [pc, #616]	@ (8007790 <_dtoa_r+0x2d8>)
 8007526:	bfbc      	itt	lt
 8007528:	2201      	movlt	r2, #1
 800752a:	6032      	strlt	r2, [r6, #0]
 800752c:	43bb      	bics	r3, r7
 800752e:	d112      	bne.n	8007556 <_dtoa_r+0x9e>
 8007530:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007532:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007536:	6013      	str	r3, [r2, #0]
 8007538:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800753c:	4323      	orrs	r3, r4
 800753e:	f000 855a 	beq.w	8007ff6 <_dtoa_r+0xb3e>
 8007542:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007544:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80077a4 <_dtoa_r+0x2ec>
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 855c 	beq.w	8008006 <_dtoa_r+0xb4e>
 800754e:	f10a 0303 	add.w	r3, sl, #3
 8007552:	f000 bd56 	b.w	8008002 <_dtoa_r+0xb4a>
 8007556:	ed9d 7b04 	vldr	d7, [sp, #16]
 800755a:	2200      	movs	r2, #0
 800755c:	ec51 0b17 	vmov	r0, r1, d7
 8007560:	2300      	movs	r3, #0
 8007562:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007566:	f7f9 faaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800756a:	4680      	mov	r8, r0
 800756c:	b158      	cbz	r0, 8007586 <_dtoa_r+0xce>
 800756e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007570:	2301      	movs	r3, #1
 8007572:	6013      	str	r3, [r2, #0]
 8007574:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007576:	b113      	cbz	r3, 800757e <_dtoa_r+0xc6>
 8007578:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800757a:	4b86      	ldr	r3, [pc, #536]	@ (8007794 <_dtoa_r+0x2dc>)
 800757c:	6013      	str	r3, [r2, #0]
 800757e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80077a8 <_dtoa_r+0x2f0>
 8007582:	f000 bd40 	b.w	8008006 <_dtoa_r+0xb4e>
 8007586:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800758a:	aa14      	add	r2, sp, #80	@ 0x50
 800758c:	a915      	add	r1, sp, #84	@ 0x54
 800758e:	4648      	mov	r0, r9
 8007590:	f001 f984 	bl	800889c <__d2b>
 8007594:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007598:	9002      	str	r0, [sp, #8]
 800759a:	2e00      	cmp	r6, #0
 800759c:	d078      	beq.n	8007690 <_dtoa_r+0x1d8>
 800759e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80075a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80075b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80075b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80075b8:	4619      	mov	r1, r3
 80075ba:	2200      	movs	r2, #0
 80075bc:	4b76      	ldr	r3, [pc, #472]	@ (8007798 <_dtoa_r+0x2e0>)
 80075be:	f7f8 fe63 	bl	8000288 <__aeabi_dsub>
 80075c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007770 <_dtoa_r+0x2b8>)
 80075c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c8:	f7f9 f816 	bl	80005f8 <__aeabi_dmul>
 80075cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007778 <_dtoa_r+0x2c0>)
 80075ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d2:	f7f8 fe5b 	bl	800028c <__adddf3>
 80075d6:	4604      	mov	r4, r0
 80075d8:	4630      	mov	r0, r6
 80075da:	460d      	mov	r5, r1
 80075dc:	f7f8 ffa2 	bl	8000524 <__aeabi_i2d>
 80075e0:	a367      	add	r3, pc, #412	@ (adr r3, 8007780 <_dtoa_r+0x2c8>)
 80075e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e6:	f7f9 f807 	bl	80005f8 <__aeabi_dmul>
 80075ea:	4602      	mov	r2, r0
 80075ec:	460b      	mov	r3, r1
 80075ee:	4620      	mov	r0, r4
 80075f0:	4629      	mov	r1, r5
 80075f2:	f7f8 fe4b 	bl	800028c <__adddf3>
 80075f6:	4604      	mov	r4, r0
 80075f8:	460d      	mov	r5, r1
 80075fa:	f7f9 faad 	bl	8000b58 <__aeabi_d2iz>
 80075fe:	2200      	movs	r2, #0
 8007600:	4607      	mov	r7, r0
 8007602:	2300      	movs	r3, #0
 8007604:	4620      	mov	r0, r4
 8007606:	4629      	mov	r1, r5
 8007608:	f7f9 fa68 	bl	8000adc <__aeabi_dcmplt>
 800760c:	b140      	cbz	r0, 8007620 <_dtoa_r+0x168>
 800760e:	4638      	mov	r0, r7
 8007610:	f7f8 ff88 	bl	8000524 <__aeabi_i2d>
 8007614:	4622      	mov	r2, r4
 8007616:	462b      	mov	r3, r5
 8007618:	f7f9 fa56 	bl	8000ac8 <__aeabi_dcmpeq>
 800761c:	b900      	cbnz	r0, 8007620 <_dtoa_r+0x168>
 800761e:	3f01      	subs	r7, #1
 8007620:	2f16      	cmp	r7, #22
 8007622:	d852      	bhi.n	80076ca <_dtoa_r+0x212>
 8007624:	4b5d      	ldr	r3, [pc, #372]	@ (800779c <_dtoa_r+0x2e4>)
 8007626:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800762a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007632:	f7f9 fa53 	bl	8000adc <__aeabi_dcmplt>
 8007636:	2800      	cmp	r0, #0
 8007638:	d049      	beq.n	80076ce <_dtoa_r+0x216>
 800763a:	3f01      	subs	r7, #1
 800763c:	2300      	movs	r3, #0
 800763e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007640:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007642:	1b9b      	subs	r3, r3, r6
 8007644:	1e5a      	subs	r2, r3, #1
 8007646:	bf45      	ittet	mi
 8007648:	f1c3 0301 	rsbmi	r3, r3, #1
 800764c:	9300      	strmi	r3, [sp, #0]
 800764e:	2300      	movpl	r3, #0
 8007650:	2300      	movmi	r3, #0
 8007652:	9206      	str	r2, [sp, #24]
 8007654:	bf54      	ite	pl
 8007656:	9300      	strpl	r3, [sp, #0]
 8007658:	9306      	strmi	r3, [sp, #24]
 800765a:	2f00      	cmp	r7, #0
 800765c:	db39      	blt.n	80076d2 <_dtoa_r+0x21a>
 800765e:	9b06      	ldr	r3, [sp, #24]
 8007660:	970d      	str	r7, [sp, #52]	@ 0x34
 8007662:	443b      	add	r3, r7
 8007664:	9306      	str	r3, [sp, #24]
 8007666:	2300      	movs	r3, #0
 8007668:	9308      	str	r3, [sp, #32]
 800766a:	9b07      	ldr	r3, [sp, #28]
 800766c:	2b09      	cmp	r3, #9
 800766e:	d863      	bhi.n	8007738 <_dtoa_r+0x280>
 8007670:	2b05      	cmp	r3, #5
 8007672:	bfc4      	itt	gt
 8007674:	3b04      	subgt	r3, #4
 8007676:	9307      	strgt	r3, [sp, #28]
 8007678:	9b07      	ldr	r3, [sp, #28]
 800767a:	f1a3 0302 	sub.w	r3, r3, #2
 800767e:	bfcc      	ite	gt
 8007680:	2400      	movgt	r4, #0
 8007682:	2401      	movle	r4, #1
 8007684:	2b03      	cmp	r3, #3
 8007686:	d863      	bhi.n	8007750 <_dtoa_r+0x298>
 8007688:	e8df f003 	tbb	[pc, r3]
 800768c:	2b375452 	.word	0x2b375452
 8007690:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007694:	441e      	add	r6, r3
 8007696:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800769a:	2b20      	cmp	r3, #32
 800769c:	bfc1      	itttt	gt
 800769e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80076a2:	409f      	lslgt	r7, r3
 80076a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80076a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80076ac:	bfd6      	itet	le
 80076ae:	f1c3 0320 	rsble	r3, r3, #32
 80076b2:	ea47 0003 	orrgt.w	r0, r7, r3
 80076b6:	fa04 f003 	lslle.w	r0, r4, r3
 80076ba:	f7f8 ff23 	bl	8000504 <__aeabi_ui2d>
 80076be:	2201      	movs	r2, #1
 80076c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80076c4:	3e01      	subs	r6, #1
 80076c6:	9212      	str	r2, [sp, #72]	@ 0x48
 80076c8:	e776      	b.n	80075b8 <_dtoa_r+0x100>
 80076ca:	2301      	movs	r3, #1
 80076cc:	e7b7      	b.n	800763e <_dtoa_r+0x186>
 80076ce:	9010      	str	r0, [sp, #64]	@ 0x40
 80076d0:	e7b6      	b.n	8007640 <_dtoa_r+0x188>
 80076d2:	9b00      	ldr	r3, [sp, #0]
 80076d4:	1bdb      	subs	r3, r3, r7
 80076d6:	9300      	str	r3, [sp, #0]
 80076d8:	427b      	negs	r3, r7
 80076da:	9308      	str	r3, [sp, #32]
 80076dc:	2300      	movs	r3, #0
 80076de:	930d      	str	r3, [sp, #52]	@ 0x34
 80076e0:	e7c3      	b.n	800766a <_dtoa_r+0x1b2>
 80076e2:	2301      	movs	r3, #1
 80076e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80076e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076e8:	eb07 0b03 	add.w	fp, r7, r3
 80076ec:	f10b 0301 	add.w	r3, fp, #1
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	9303      	str	r3, [sp, #12]
 80076f4:	bfb8      	it	lt
 80076f6:	2301      	movlt	r3, #1
 80076f8:	e006      	b.n	8007708 <_dtoa_r+0x250>
 80076fa:	2301      	movs	r3, #1
 80076fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80076fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007700:	2b00      	cmp	r3, #0
 8007702:	dd28      	ble.n	8007756 <_dtoa_r+0x29e>
 8007704:	469b      	mov	fp, r3
 8007706:	9303      	str	r3, [sp, #12]
 8007708:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800770c:	2100      	movs	r1, #0
 800770e:	2204      	movs	r2, #4
 8007710:	f102 0514 	add.w	r5, r2, #20
 8007714:	429d      	cmp	r5, r3
 8007716:	d926      	bls.n	8007766 <_dtoa_r+0x2ae>
 8007718:	6041      	str	r1, [r0, #4]
 800771a:	4648      	mov	r0, r9
 800771c:	f000 fd9c 	bl	8008258 <_Balloc>
 8007720:	4682      	mov	sl, r0
 8007722:	2800      	cmp	r0, #0
 8007724:	d142      	bne.n	80077ac <_dtoa_r+0x2f4>
 8007726:	4b1e      	ldr	r3, [pc, #120]	@ (80077a0 <_dtoa_r+0x2e8>)
 8007728:	4602      	mov	r2, r0
 800772a:	f240 11af 	movw	r1, #431	@ 0x1af
 800772e:	e6da      	b.n	80074e6 <_dtoa_r+0x2e>
 8007730:	2300      	movs	r3, #0
 8007732:	e7e3      	b.n	80076fc <_dtoa_r+0x244>
 8007734:	2300      	movs	r3, #0
 8007736:	e7d5      	b.n	80076e4 <_dtoa_r+0x22c>
 8007738:	2401      	movs	r4, #1
 800773a:	2300      	movs	r3, #0
 800773c:	9307      	str	r3, [sp, #28]
 800773e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007740:	f04f 3bff 	mov.w	fp, #4294967295
 8007744:	2200      	movs	r2, #0
 8007746:	f8cd b00c 	str.w	fp, [sp, #12]
 800774a:	2312      	movs	r3, #18
 800774c:	920c      	str	r2, [sp, #48]	@ 0x30
 800774e:	e7db      	b.n	8007708 <_dtoa_r+0x250>
 8007750:	2301      	movs	r3, #1
 8007752:	9309      	str	r3, [sp, #36]	@ 0x24
 8007754:	e7f4      	b.n	8007740 <_dtoa_r+0x288>
 8007756:	f04f 0b01 	mov.w	fp, #1
 800775a:	f8cd b00c 	str.w	fp, [sp, #12]
 800775e:	465b      	mov	r3, fp
 8007760:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007764:	e7d0      	b.n	8007708 <_dtoa_r+0x250>
 8007766:	3101      	adds	r1, #1
 8007768:	0052      	lsls	r2, r2, #1
 800776a:	e7d1      	b.n	8007710 <_dtoa_r+0x258>
 800776c:	f3af 8000 	nop.w
 8007770:	636f4361 	.word	0x636f4361
 8007774:	3fd287a7 	.word	0x3fd287a7
 8007778:	8b60c8b3 	.word	0x8b60c8b3
 800777c:	3fc68a28 	.word	0x3fc68a28
 8007780:	509f79fb 	.word	0x509f79fb
 8007784:	3fd34413 	.word	0x3fd34413
 8007788:	08009d15 	.word	0x08009d15
 800778c:	08009d2c 	.word	0x08009d2c
 8007790:	7ff00000 	.word	0x7ff00000
 8007794:	08009ce5 	.word	0x08009ce5
 8007798:	3ff80000 	.word	0x3ff80000
 800779c:	08009e80 	.word	0x08009e80
 80077a0:	08009d84 	.word	0x08009d84
 80077a4:	08009d11 	.word	0x08009d11
 80077a8:	08009ce4 	.word	0x08009ce4
 80077ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80077b0:	6018      	str	r0, [r3, #0]
 80077b2:	9b03      	ldr	r3, [sp, #12]
 80077b4:	2b0e      	cmp	r3, #14
 80077b6:	f200 80a1 	bhi.w	80078fc <_dtoa_r+0x444>
 80077ba:	2c00      	cmp	r4, #0
 80077bc:	f000 809e 	beq.w	80078fc <_dtoa_r+0x444>
 80077c0:	2f00      	cmp	r7, #0
 80077c2:	dd33      	ble.n	800782c <_dtoa_r+0x374>
 80077c4:	4b9c      	ldr	r3, [pc, #624]	@ (8007a38 <_dtoa_r+0x580>)
 80077c6:	f007 020f 	and.w	r2, r7, #15
 80077ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077ce:	ed93 7b00 	vldr	d7, [r3]
 80077d2:	05f8      	lsls	r0, r7, #23
 80077d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80077d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80077dc:	d516      	bpl.n	800780c <_dtoa_r+0x354>
 80077de:	4b97      	ldr	r3, [pc, #604]	@ (8007a3c <_dtoa_r+0x584>)
 80077e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077e8:	f7f9 f830 	bl	800084c <__aeabi_ddiv>
 80077ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077f0:	f004 040f 	and.w	r4, r4, #15
 80077f4:	2603      	movs	r6, #3
 80077f6:	4d91      	ldr	r5, [pc, #580]	@ (8007a3c <_dtoa_r+0x584>)
 80077f8:	b954      	cbnz	r4, 8007810 <_dtoa_r+0x358>
 80077fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007802:	f7f9 f823 	bl	800084c <__aeabi_ddiv>
 8007806:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800780a:	e028      	b.n	800785e <_dtoa_r+0x3a6>
 800780c:	2602      	movs	r6, #2
 800780e:	e7f2      	b.n	80077f6 <_dtoa_r+0x33e>
 8007810:	07e1      	lsls	r1, r4, #31
 8007812:	d508      	bpl.n	8007826 <_dtoa_r+0x36e>
 8007814:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007818:	e9d5 2300 	ldrd	r2, r3, [r5]
 800781c:	f7f8 feec 	bl	80005f8 <__aeabi_dmul>
 8007820:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007824:	3601      	adds	r6, #1
 8007826:	1064      	asrs	r4, r4, #1
 8007828:	3508      	adds	r5, #8
 800782a:	e7e5      	b.n	80077f8 <_dtoa_r+0x340>
 800782c:	f000 80af 	beq.w	800798e <_dtoa_r+0x4d6>
 8007830:	427c      	negs	r4, r7
 8007832:	4b81      	ldr	r3, [pc, #516]	@ (8007a38 <_dtoa_r+0x580>)
 8007834:	4d81      	ldr	r5, [pc, #516]	@ (8007a3c <_dtoa_r+0x584>)
 8007836:	f004 020f 	and.w	r2, r4, #15
 800783a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800783e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007842:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007846:	f7f8 fed7 	bl	80005f8 <__aeabi_dmul>
 800784a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800784e:	1124      	asrs	r4, r4, #4
 8007850:	2300      	movs	r3, #0
 8007852:	2602      	movs	r6, #2
 8007854:	2c00      	cmp	r4, #0
 8007856:	f040 808f 	bne.w	8007978 <_dtoa_r+0x4c0>
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1d3      	bne.n	8007806 <_dtoa_r+0x34e>
 800785e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007860:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007864:	2b00      	cmp	r3, #0
 8007866:	f000 8094 	beq.w	8007992 <_dtoa_r+0x4da>
 800786a:	4b75      	ldr	r3, [pc, #468]	@ (8007a40 <_dtoa_r+0x588>)
 800786c:	2200      	movs	r2, #0
 800786e:	4620      	mov	r0, r4
 8007870:	4629      	mov	r1, r5
 8007872:	f7f9 f933 	bl	8000adc <__aeabi_dcmplt>
 8007876:	2800      	cmp	r0, #0
 8007878:	f000 808b 	beq.w	8007992 <_dtoa_r+0x4da>
 800787c:	9b03      	ldr	r3, [sp, #12]
 800787e:	2b00      	cmp	r3, #0
 8007880:	f000 8087 	beq.w	8007992 <_dtoa_r+0x4da>
 8007884:	f1bb 0f00 	cmp.w	fp, #0
 8007888:	dd34      	ble.n	80078f4 <_dtoa_r+0x43c>
 800788a:	4620      	mov	r0, r4
 800788c:	4b6d      	ldr	r3, [pc, #436]	@ (8007a44 <_dtoa_r+0x58c>)
 800788e:	2200      	movs	r2, #0
 8007890:	4629      	mov	r1, r5
 8007892:	f7f8 feb1 	bl	80005f8 <__aeabi_dmul>
 8007896:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800789a:	f107 38ff 	add.w	r8, r7, #4294967295
 800789e:	3601      	adds	r6, #1
 80078a0:	465c      	mov	r4, fp
 80078a2:	4630      	mov	r0, r6
 80078a4:	f7f8 fe3e 	bl	8000524 <__aeabi_i2d>
 80078a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078ac:	f7f8 fea4 	bl	80005f8 <__aeabi_dmul>
 80078b0:	4b65      	ldr	r3, [pc, #404]	@ (8007a48 <_dtoa_r+0x590>)
 80078b2:	2200      	movs	r2, #0
 80078b4:	f7f8 fcea 	bl	800028c <__adddf3>
 80078b8:	4605      	mov	r5, r0
 80078ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80078be:	2c00      	cmp	r4, #0
 80078c0:	d16a      	bne.n	8007998 <_dtoa_r+0x4e0>
 80078c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078c6:	4b61      	ldr	r3, [pc, #388]	@ (8007a4c <_dtoa_r+0x594>)
 80078c8:	2200      	movs	r2, #0
 80078ca:	f7f8 fcdd 	bl	8000288 <__aeabi_dsub>
 80078ce:	4602      	mov	r2, r0
 80078d0:	460b      	mov	r3, r1
 80078d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078d6:	462a      	mov	r2, r5
 80078d8:	4633      	mov	r3, r6
 80078da:	f7f9 f91d 	bl	8000b18 <__aeabi_dcmpgt>
 80078de:	2800      	cmp	r0, #0
 80078e0:	f040 8298 	bne.w	8007e14 <_dtoa_r+0x95c>
 80078e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078e8:	462a      	mov	r2, r5
 80078ea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80078ee:	f7f9 f8f5 	bl	8000adc <__aeabi_dcmplt>
 80078f2:	bb38      	cbnz	r0, 8007944 <_dtoa_r+0x48c>
 80078f4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80078f8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80078fc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f2c0 8157 	blt.w	8007bb2 <_dtoa_r+0x6fa>
 8007904:	2f0e      	cmp	r7, #14
 8007906:	f300 8154 	bgt.w	8007bb2 <_dtoa_r+0x6fa>
 800790a:	4b4b      	ldr	r3, [pc, #300]	@ (8007a38 <_dtoa_r+0x580>)
 800790c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007910:	ed93 7b00 	vldr	d7, [r3]
 8007914:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007916:	2b00      	cmp	r3, #0
 8007918:	ed8d 7b00 	vstr	d7, [sp]
 800791c:	f280 80e5 	bge.w	8007aea <_dtoa_r+0x632>
 8007920:	9b03      	ldr	r3, [sp, #12]
 8007922:	2b00      	cmp	r3, #0
 8007924:	f300 80e1 	bgt.w	8007aea <_dtoa_r+0x632>
 8007928:	d10c      	bne.n	8007944 <_dtoa_r+0x48c>
 800792a:	4b48      	ldr	r3, [pc, #288]	@ (8007a4c <_dtoa_r+0x594>)
 800792c:	2200      	movs	r2, #0
 800792e:	ec51 0b17 	vmov	r0, r1, d7
 8007932:	f7f8 fe61 	bl	80005f8 <__aeabi_dmul>
 8007936:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800793a:	f7f9 f8e3 	bl	8000b04 <__aeabi_dcmpge>
 800793e:	2800      	cmp	r0, #0
 8007940:	f000 8266 	beq.w	8007e10 <_dtoa_r+0x958>
 8007944:	2400      	movs	r4, #0
 8007946:	4625      	mov	r5, r4
 8007948:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800794a:	4656      	mov	r6, sl
 800794c:	ea6f 0803 	mvn.w	r8, r3
 8007950:	2700      	movs	r7, #0
 8007952:	4621      	mov	r1, r4
 8007954:	4648      	mov	r0, r9
 8007956:	f000 fcbf 	bl	80082d8 <_Bfree>
 800795a:	2d00      	cmp	r5, #0
 800795c:	f000 80bd 	beq.w	8007ada <_dtoa_r+0x622>
 8007960:	b12f      	cbz	r7, 800796e <_dtoa_r+0x4b6>
 8007962:	42af      	cmp	r7, r5
 8007964:	d003      	beq.n	800796e <_dtoa_r+0x4b6>
 8007966:	4639      	mov	r1, r7
 8007968:	4648      	mov	r0, r9
 800796a:	f000 fcb5 	bl	80082d8 <_Bfree>
 800796e:	4629      	mov	r1, r5
 8007970:	4648      	mov	r0, r9
 8007972:	f000 fcb1 	bl	80082d8 <_Bfree>
 8007976:	e0b0      	b.n	8007ada <_dtoa_r+0x622>
 8007978:	07e2      	lsls	r2, r4, #31
 800797a:	d505      	bpl.n	8007988 <_dtoa_r+0x4d0>
 800797c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007980:	f7f8 fe3a 	bl	80005f8 <__aeabi_dmul>
 8007984:	3601      	adds	r6, #1
 8007986:	2301      	movs	r3, #1
 8007988:	1064      	asrs	r4, r4, #1
 800798a:	3508      	adds	r5, #8
 800798c:	e762      	b.n	8007854 <_dtoa_r+0x39c>
 800798e:	2602      	movs	r6, #2
 8007990:	e765      	b.n	800785e <_dtoa_r+0x3a6>
 8007992:	9c03      	ldr	r4, [sp, #12]
 8007994:	46b8      	mov	r8, r7
 8007996:	e784      	b.n	80078a2 <_dtoa_r+0x3ea>
 8007998:	4b27      	ldr	r3, [pc, #156]	@ (8007a38 <_dtoa_r+0x580>)
 800799a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800799c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80079a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079a4:	4454      	add	r4, sl
 80079a6:	2900      	cmp	r1, #0
 80079a8:	d054      	beq.n	8007a54 <_dtoa_r+0x59c>
 80079aa:	4929      	ldr	r1, [pc, #164]	@ (8007a50 <_dtoa_r+0x598>)
 80079ac:	2000      	movs	r0, #0
 80079ae:	f7f8 ff4d 	bl	800084c <__aeabi_ddiv>
 80079b2:	4633      	mov	r3, r6
 80079b4:	462a      	mov	r2, r5
 80079b6:	f7f8 fc67 	bl	8000288 <__aeabi_dsub>
 80079ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079be:	4656      	mov	r6, sl
 80079c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079c4:	f7f9 f8c8 	bl	8000b58 <__aeabi_d2iz>
 80079c8:	4605      	mov	r5, r0
 80079ca:	f7f8 fdab 	bl	8000524 <__aeabi_i2d>
 80079ce:	4602      	mov	r2, r0
 80079d0:	460b      	mov	r3, r1
 80079d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079d6:	f7f8 fc57 	bl	8000288 <__aeabi_dsub>
 80079da:	3530      	adds	r5, #48	@ 0x30
 80079dc:	4602      	mov	r2, r0
 80079de:	460b      	mov	r3, r1
 80079e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80079e4:	f806 5b01 	strb.w	r5, [r6], #1
 80079e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80079ec:	f7f9 f876 	bl	8000adc <__aeabi_dcmplt>
 80079f0:	2800      	cmp	r0, #0
 80079f2:	d172      	bne.n	8007ada <_dtoa_r+0x622>
 80079f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079f8:	4911      	ldr	r1, [pc, #68]	@ (8007a40 <_dtoa_r+0x588>)
 80079fa:	2000      	movs	r0, #0
 80079fc:	f7f8 fc44 	bl	8000288 <__aeabi_dsub>
 8007a00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a04:	f7f9 f86a 	bl	8000adc <__aeabi_dcmplt>
 8007a08:	2800      	cmp	r0, #0
 8007a0a:	f040 80b4 	bne.w	8007b76 <_dtoa_r+0x6be>
 8007a0e:	42a6      	cmp	r6, r4
 8007a10:	f43f af70 	beq.w	80078f4 <_dtoa_r+0x43c>
 8007a14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a18:	4b0a      	ldr	r3, [pc, #40]	@ (8007a44 <_dtoa_r+0x58c>)
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f7f8 fdec 	bl	80005f8 <__aeabi_dmul>
 8007a20:	4b08      	ldr	r3, [pc, #32]	@ (8007a44 <_dtoa_r+0x58c>)
 8007a22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a26:	2200      	movs	r2, #0
 8007a28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a2c:	f7f8 fde4 	bl	80005f8 <__aeabi_dmul>
 8007a30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a34:	e7c4      	b.n	80079c0 <_dtoa_r+0x508>
 8007a36:	bf00      	nop
 8007a38:	08009e80 	.word	0x08009e80
 8007a3c:	08009e58 	.word	0x08009e58
 8007a40:	3ff00000 	.word	0x3ff00000
 8007a44:	40240000 	.word	0x40240000
 8007a48:	401c0000 	.word	0x401c0000
 8007a4c:	40140000 	.word	0x40140000
 8007a50:	3fe00000 	.word	0x3fe00000
 8007a54:	4631      	mov	r1, r6
 8007a56:	4628      	mov	r0, r5
 8007a58:	f7f8 fdce 	bl	80005f8 <__aeabi_dmul>
 8007a5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a60:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007a62:	4656      	mov	r6, sl
 8007a64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a68:	f7f9 f876 	bl	8000b58 <__aeabi_d2iz>
 8007a6c:	4605      	mov	r5, r0
 8007a6e:	f7f8 fd59 	bl	8000524 <__aeabi_i2d>
 8007a72:	4602      	mov	r2, r0
 8007a74:	460b      	mov	r3, r1
 8007a76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a7a:	f7f8 fc05 	bl	8000288 <__aeabi_dsub>
 8007a7e:	3530      	adds	r5, #48	@ 0x30
 8007a80:	f806 5b01 	strb.w	r5, [r6], #1
 8007a84:	4602      	mov	r2, r0
 8007a86:	460b      	mov	r3, r1
 8007a88:	42a6      	cmp	r6, r4
 8007a8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a8e:	f04f 0200 	mov.w	r2, #0
 8007a92:	d124      	bne.n	8007ade <_dtoa_r+0x626>
 8007a94:	4baf      	ldr	r3, [pc, #700]	@ (8007d54 <_dtoa_r+0x89c>)
 8007a96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a9a:	f7f8 fbf7 	bl	800028c <__adddf3>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007aa6:	f7f9 f837 	bl	8000b18 <__aeabi_dcmpgt>
 8007aaa:	2800      	cmp	r0, #0
 8007aac:	d163      	bne.n	8007b76 <_dtoa_r+0x6be>
 8007aae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007ab2:	49a8      	ldr	r1, [pc, #672]	@ (8007d54 <_dtoa_r+0x89c>)
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	f7f8 fbe7 	bl	8000288 <__aeabi_dsub>
 8007aba:	4602      	mov	r2, r0
 8007abc:	460b      	mov	r3, r1
 8007abe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ac2:	f7f9 f80b 	bl	8000adc <__aeabi_dcmplt>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	f43f af14 	beq.w	80078f4 <_dtoa_r+0x43c>
 8007acc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007ace:	1e73      	subs	r3, r6, #1
 8007ad0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ad2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ad6:	2b30      	cmp	r3, #48	@ 0x30
 8007ad8:	d0f8      	beq.n	8007acc <_dtoa_r+0x614>
 8007ada:	4647      	mov	r7, r8
 8007adc:	e03b      	b.n	8007b56 <_dtoa_r+0x69e>
 8007ade:	4b9e      	ldr	r3, [pc, #632]	@ (8007d58 <_dtoa_r+0x8a0>)
 8007ae0:	f7f8 fd8a 	bl	80005f8 <__aeabi_dmul>
 8007ae4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ae8:	e7bc      	b.n	8007a64 <_dtoa_r+0x5ac>
 8007aea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007aee:	4656      	mov	r6, sl
 8007af0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007af4:	4620      	mov	r0, r4
 8007af6:	4629      	mov	r1, r5
 8007af8:	f7f8 fea8 	bl	800084c <__aeabi_ddiv>
 8007afc:	f7f9 f82c 	bl	8000b58 <__aeabi_d2iz>
 8007b00:	4680      	mov	r8, r0
 8007b02:	f7f8 fd0f 	bl	8000524 <__aeabi_i2d>
 8007b06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b0a:	f7f8 fd75 	bl	80005f8 <__aeabi_dmul>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	460b      	mov	r3, r1
 8007b12:	4620      	mov	r0, r4
 8007b14:	4629      	mov	r1, r5
 8007b16:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b1a:	f7f8 fbb5 	bl	8000288 <__aeabi_dsub>
 8007b1e:	f806 4b01 	strb.w	r4, [r6], #1
 8007b22:	9d03      	ldr	r5, [sp, #12]
 8007b24:	eba6 040a 	sub.w	r4, r6, sl
 8007b28:	42a5      	cmp	r5, r4
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	d133      	bne.n	8007b98 <_dtoa_r+0x6e0>
 8007b30:	f7f8 fbac 	bl	800028c <__adddf3>
 8007b34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b38:	4604      	mov	r4, r0
 8007b3a:	460d      	mov	r5, r1
 8007b3c:	f7f8 ffec 	bl	8000b18 <__aeabi_dcmpgt>
 8007b40:	b9c0      	cbnz	r0, 8007b74 <_dtoa_r+0x6bc>
 8007b42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b46:	4620      	mov	r0, r4
 8007b48:	4629      	mov	r1, r5
 8007b4a:	f7f8 ffbd 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b4e:	b110      	cbz	r0, 8007b56 <_dtoa_r+0x69e>
 8007b50:	f018 0f01 	tst.w	r8, #1
 8007b54:	d10e      	bne.n	8007b74 <_dtoa_r+0x6bc>
 8007b56:	9902      	ldr	r1, [sp, #8]
 8007b58:	4648      	mov	r0, r9
 8007b5a:	f000 fbbd 	bl	80082d8 <_Bfree>
 8007b5e:	2300      	movs	r3, #0
 8007b60:	7033      	strb	r3, [r6, #0]
 8007b62:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b64:	3701      	adds	r7, #1
 8007b66:	601f      	str	r7, [r3, #0]
 8007b68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	f000 824b 	beq.w	8008006 <_dtoa_r+0xb4e>
 8007b70:	601e      	str	r6, [r3, #0]
 8007b72:	e248      	b.n	8008006 <_dtoa_r+0xb4e>
 8007b74:	46b8      	mov	r8, r7
 8007b76:	4633      	mov	r3, r6
 8007b78:	461e      	mov	r6, r3
 8007b7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b7e:	2a39      	cmp	r2, #57	@ 0x39
 8007b80:	d106      	bne.n	8007b90 <_dtoa_r+0x6d8>
 8007b82:	459a      	cmp	sl, r3
 8007b84:	d1f8      	bne.n	8007b78 <_dtoa_r+0x6c0>
 8007b86:	2230      	movs	r2, #48	@ 0x30
 8007b88:	f108 0801 	add.w	r8, r8, #1
 8007b8c:	f88a 2000 	strb.w	r2, [sl]
 8007b90:	781a      	ldrb	r2, [r3, #0]
 8007b92:	3201      	adds	r2, #1
 8007b94:	701a      	strb	r2, [r3, #0]
 8007b96:	e7a0      	b.n	8007ada <_dtoa_r+0x622>
 8007b98:	4b6f      	ldr	r3, [pc, #444]	@ (8007d58 <_dtoa_r+0x8a0>)
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f7f8 fd2c 	bl	80005f8 <__aeabi_dmul>
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	4604      	mov	r4, r0
 8007ba6:	460d      	mov	r5, r1
 8007ba8:	f7f8 ff8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bac:	2800      	cmp	r0, #0
 8007bae:	d09f      	beq.n	8007af0 <_dtoa_r+0x638>
 8007bb0:	e7d1      	b.n	8007b56 <_dtoa_r+0x69e>
 8007bb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bb4:	2a00      	cmp	r2, #0
 8007bb6:	f000 80ea 	beq.w	8007d8e <_dtoa_r+0x8d6>
 8007bba:	9a07      	ldr	r2, [sp, #28]
 8007bbc:	2a01      	cmp	r2, #1
 8007bbe:	f300 80cd 	bgt.w	8007d5c <_dtoa_r+0x8a4>
 8007bc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007bc4:	2a00      	cmp	r2, #0
 8007bc6:	f000 80c1 	beq.w	8007d4c <_dtoa_r+0x894>
 8007bca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007bce:	9c08      	ldr	r4, [sp, #32]
 8007bd0:	9e00      	ldr	r6, [sp, #0]
 8007bd2:	9a00      	ldr	r2, [sp, #0]
 8007bd4:	441a      	add	r2, r3
 8007bd6:	9200      	str	r2, [sp, #0]
 8007bd8:	9a06      	ldr	r2, [sp, #24]
 8007bda:	2101      	movs	r1, #1
 8007bdc:	441a      	add	r2, r3
 8007bde:	4648      	mov	r0, r9
 8007be0:	9206      	str	r2, [sp, #24]
 8007be2:	f000 fc2d 	bl	8008440 <__i2b>
 8007be6:	4605      	mov	r5, r0
 8007be8:	b166      	cbz	r6, 8007c04 <_dtoa_r+0x74c>
 8007bea:	9b06      	ldr	r3, [sp, #24]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	dd09      	ble.n	8007c04 <_dtoa_r+0x74c>
 8007bf0:	42b3      	cmp	r3, r6
 8007bf2:	9a00      	ldr	r2, [sp, #0]
 8007bf4:	bfa8      	it	ge
 8007bf6:	4633      	movge	r3, r6
 8007bf8:	1ad2      	subs	r2, r2, r3
 8007bfa:	9200      	str	r2, [sp, #0]
 8007bfc:	9a06      	ldr	r2, [sp, #24]
 8007bfe:	1af6      	subs	r6, r6, r3
 8007c00:	1ad3      	subs	r3, r2, r3
 8007c02:	9306      	str	r3, [sp, #24]
 8007c04:	9b08      	ldr	r3, [sp, #32]
 8007c06:	b30b      	cbz	r3, 8007c4c <_dtoa_r+0x794>
 8007c08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	f000 80c6 	beq.w	8007d9c <_dtoa_r+0x8e4>
 8007c10:	2c00      	cmp	r4, #0
 8007c12:	f000 80c0 	beq.w	8007d96 <_dtoa_r+0x8de>
 8007c16:	4629      	mov	r1, r5
 8007c18:	4622      	mov	r2, r4
 8007c1a:	4648      	mov	r0, r9
 8007c1c:	f000 fcc8 	bl	80085b0 <__pow5mult>
 8007c20:	9a02      	ldr	r2, [sp, #8]
 8007c22:	4601      	mov	r1, r0
 8007c24:	4605      	mov	r5, r0
 8007c26:	4648      	mov	r0, r9
 8007c28:	f000 fc20 	bl	800846c <__multiply>
 8007c2c:	9902      	ldr	r1, [sp, #8]
 8007c2e:	4680      	mov	r8, r0
 8007c30:	4648      	mov	r0, r9
 8007c32:	f000 fb51 	bl	80082d8 <_Bfree>
 8007c36:	9b08      	ldr	r3, [sp, #32]
 8007c38:	1b1b      	subs	r3, r3, r4
 8007c3a:	9308      	str	r3, [sp, #32]
 8007c3c:	f000 80b1 	beq.w	8007da2 <_dtoa_r+0x8ea>
 8007c40:	9a08      	ldr	r2, [sp, #32]
 8007c42:	4641      	mov	r1, r8
 8007c44:	4648      	mov	r0, r9
 8007c46:	f000 fcb3 	bl	80085b0 <__pow5mult>
 8007c4a:	9002      	str	r0, [sp, #8]
 8007c4c:	2101      	movs	r1, #1
 8007c4e:	4648      	mov	r0, r9
 8007c50:	f000 fbf6 	bl	8008440 <__i2b>
 8007c54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c56:	4604      	mov	r4, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	f000 81d8 	beq.w	800800e <_dtoa_r+0xb56>
 8007c5e:	461a      	mov	r2, r3
 8007c60:	4601      	mov	r1, r0
 8007c62:	4648      	mov	r0, r9
 8007c64:	f000 fca4 	bl	80085b0 <__pow5mult>
 8007c68:	9b07      	ldr	r3, [sp, #28]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	4604      	mov	r4, r0
 8007c6e:	f300 809f 	bgt.w	8007db0 <_dtoa_r+0x8f8>
 8007c72:	9b04      	ldr	r3, [sp, #16]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	f040 8097 	bne.w	8007da8 <_dtoa_r+0x8f0>
 8007c7a:	9b05      	ldr	r3, [sp, #20]
 8007c7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	f040 8093 	bne.w	8007dac <_dtoa_r+0x8f4>
 8007c86:	9b05      	ldr	r3, [sp, #20]
 8007c88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c8c:	0d1b      	lsrs	r3, r3, #20
 8007c8e:	051b      	lsls	r3, r3, #20
 8007c90:	b133      	cbz	r3, 8007ca0 <_dtoa_r+0x7e8>
 8007c92:	9b00      	ldr	r3, [sp, #0]
 8007c94:	3301      	adds	r3, #1
 8007c96:	9300      	str	r3, [sp, #0]
 8007c98:	9b06      	ldr	r3, [sp, #24]
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	9306      	str	r3, [sp, #24]
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	9308      	str	r3, [sp, #32]
 8007ca2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f000 81b8 	beq.w	800801a <_dtoa_r+0xb62>
 8007caa:	6923      	ldr	r3, [r4, #16]
 8007cac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007cb0:	6918      	ldr	r0, [r3, #16]
 8007cb2:	f000 fb79 	bl	80083a8 <__hi0bits>
 8007cb6:	f1c0 0020 	rsb	r0, r0, #32
 8007cba:	9b06      	ldr	r3, [sp, #24]
 8007cbc:	4418      	add	r0, r3
 8007cbe:	f010 001f 	ands.w	r0, r0, #31
 8007cc2:	f000 8082 	beq.w	8007dca <_dtoa_r+0x912>
 8007cc6:	f1c0 0320 	rsb	r3, r0, #32
 8007cca:	2b04      	cmp	r3, #4
 8007ccc:	dd73      	ble.n	8007db6 <_dtoa_r+0x8fe>
 8007cce:	9b00      	ldr	r3, [sp, #0]
 8007cd0:	f1c0 001c 	rsb	r0, r0, #28
 8007cd4:	4403      	add	r3, r0
 8007cd6:	9300      	str	r3, [sp, #0]
 8007cd8:	9b06      	ldr	r3, [sp, #24]
 8007cda:	4403      	add	r3, r0
 8007cdc:	4406      	add	r6, r0
 8007cde:	9306      	str	r3, [sp, #24]
 8007ce0:	9b00      	ldr	r3, [sp, #0]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	dd05      	ble.n	8007cf2 <_dtoa_r+0x83a>
 8007ce6:	9902      	ldr	r1, [sp, #8]
 8007ce8:	461a      	mov	r2, r3
 8007cea:	4648      	mov	r0, r9
 8007cec:	f000 fcba 	bl	8008664 <__lshift>
 8007cf0:	9002      	str	r0, [sp, #8]
 8007cf2:	9b06      	ldr	r3, [sp, #24]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	dd05      	ble.n	8007d04 <_dtoa_r+0x84c>
 8007cf8:	4621      	mov	r1, r4
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	4648      	mov	r0, r9
 8007cfe:	f000 fcb1 	bl	8008664 <__lshift>
 8007d02:	4604      	mov	r4, r0
 8007d04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d061      	beq.n	8007dce <_dtoa_r+0x916>
 8007d0a:	9802      	ldr	r0, [sp, #8]
 8007d0c:	4621      	mov	r1, r4
 8007d0e:	f000 fd15 	bl	800873c <__mcmp>
 8007d12:	2800      	cmp	r0, #0
 8007d14:	da5b      	bge.n	8007dce <_dtoa_r+0x916>
 8007d16:	2300      	movs	r3, #0
 8007d18:	9902      	ldr	r1, [sp, #8]
 8007d1a:	220a      	movs	r2, #10
 8007d1c:	4648      	mov	r0, r9
 8007d1e:	f000 fafd 	bl	800831c <__multadd>
 8007d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d24:	9002      	str	r0, [sp, #8]
 8007d26:	f107 38ff 	add.w	r8, r7, #4294967295
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f000 8177 	beq.w	800801e <_dtoa_r+0xb66>
 8007d30:	4629      	mov	r1, r5
 8007d32:	2300      	movs	r3, #0
 8007d34:	220a      	movs	r2, #10
 8007d36:	4648      	mov	r0, r9
 8007d38:	f000 faf0 	bl	800831c <__multadd>
 8007d3c:	f1bb 0f00 	cmp.w	fp, #0
 8007d40:	4605      	mov	r5, r0
 8007d42:	dc6f      	bgt.n	8007e24 <_dtoa_r+0x96c>
 8007d44:	9b07      	ldr	r3, [sp, #28]
 8007d46:	2b02      	cmp	r3, #2
 8007d48:	dc49      	bgt.n	8007dde <_dtoa_r+0x926>
 8007d4a:	e06b      	b.n	8007e24 <_dtoa_r+0x96c>
 8007d4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007d52:	e73c      	b.n	8007bce <_dtoa_r+0x716>
 8007d54:	3fe00000 	.word	0x3fe00000
 8007d58:	40240000 	.word	0x40240000
 8007d5c:	9b03      	ldr	r3, [sp, #12]
 8007d5e:	1e5c      	subs	r4, r3, #1
 8007d60:	9b08      	ldr	r3, [sp, #32]
 8007d62:	42a3      	cmp	r3, r4
 8007d64:	db09      	blt.n	8007d7a <_dtoa_r+0x8c2>
 8007d66:	1b1c      	subs	r4, r3, r4
 8007d68:	9b03      	ldr	r3, [sp, #12]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f6bf af30 	bge.w	8007bd0 <_dtoa_r+0x718>
 8007d70:	9b00      	ldr	r3, [sp, #0]
 8007d72:	9a03      	ldr	r2, [sp, #12]
 8007d74:	1a9e      	subs	r6, r3, r2
 8007d76:	2300      	movs	r3, #0
 8007d78:	e72b      	b.n	8007bd2 <_dtoa_r+0x71a>
 8007d7a:	9b08      	ldr	r3, [sp, #32]
 8007d7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d7e:	9408      	str	r4, [sp, #32]
 8007d80:	1ae3      	subs	r3, r4, r3
 8007d82:	441a      	add	r2, r3
 8007d84:	9e00      	ldr	r6, [sp, #0]
 8007d86:	9b03      	ldr	r3, [sp, #12]
 8007d88:	920d      	str	r2, [sp, #52]	@ 0x34
 8007d8a:	2400      	movs	r4, #0
 8007d8c:	e721      	b.n	8007bd2 <_dtoa_r+0x71a>
 8007d8e:	9c08      	ldr	r4, [sp, #32]
 8007d90:	9e00      	ldr	r6, [sp, #0]
 8007d92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007d94:	e728      	b.n	8007be8 <_dtoa_r+0x730>
 8007d96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007d9a:	e751      	b.n	8007c40 <_dtoa_r+0x788>
 8007d9c:	9a08      	ldr	r2, [sp, #32]
 8007d9e:	9902      	ldr	r1, [sp, #8]
 8007da0:	e750      	b.n	8007c44 <_dtoa_r+0x78c>
 8007da2:	f8cd 8008 	str.w	r8, [sp, #8]
 8007da6:	e751      	b.n	8007c4c <_dtoa_r+0x794>
 8007da8:	2300      	movs	r3, #0
 8007daa:	e779      	b.n	8007ca0 <_dtoa_r+0x7e8>
 8007dac:	9b04      	ldr	r3, [sp, #16]
 8007dae:	e777      	b.n	8007ca0 <_dtoa_r+0x7e8>
 8007db0:	2300      	movs	r3, #0
 8007db2:	9308      	str	r3, [sp, #32]
 8007db4:	e779      	b.n	8007caa <_dtoa_r+0x7f2>
 8007db6:	d093      	beq.n	8007ce0 <_dtoa_r+0x828>
 8007db8:	9a00      	ldr	r2, [sp, #0]
 8007dba:	331c      	adds	r3, #28
 8007dbc:	441a      	add	r2, r3
 8007dbe:	9200      	str	r2, [sp, #0]
 8007dc0:	9a06      	ldr	r2, [sp, #24]
 8007dc2:	441a      	add	r2, r3
 8007dc4:	441e      	add	r6, r3
 8007dc6:	9206      	str	r2, [sp, #24]
 8007dc8:	e78a      	b.n	8007ce0 <_dtoa_r+0x828>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	e7f4      	b.n	8007db8 <_dtoa_r+0x900>
 8007dce:	9b03      	ldr	r3, [sp, #12]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	46b8      	mov	r8, r7
 8007dd4:	dc20      	bgt.n	8007e18 <_dtoa_r+0x960>
 8007dd6:	469b      	mov	fp, r3
 8007dd8:	9b07      	ldr	r3, [sp, #28]
 8007dda:	2b02      	cmp	r3, #2
 8007ddc:	dd1e      	ble.n	8007e1c <_dtoa_r+0x964>
 8007dde:	f1bb 0f00 	cmp.w	fp, #0
 8007de2:	f47f adb1 	bne.w	8007948 <_dtoa_r+0x490>
 8007de6:	4621      	mov	r1, r4
 8007de8:	465b      	mov	r3, fp
 8007dea:	2205      	movs	r2, #5
 8007dec:	4648      	mov	r0, r9
 8007dee:	f000 fa95 	bl	800831c <__multadd>
 8007df2:	4601      	mov	r1, r0
 8007df4:	4604      	mov	r4, r0
 8007df6:	9802      	ldr	r0, [sp, #8]
 8007df8:	f000 fca0 	bl	800873c <__mcmp>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	f77f ada3 	ble.w	8007948 <_dtoa_r+0x490>
 8007e02:	4656      	mov	r6, sl
 8007e04:	2331      	movs	r3, #49	@ 0x31
 8007e06:	f806 3b01 	strb.w	r3, [r6], #1
 8007e0a:	f108 0801 	add.w	r8, r8, #1
 8007e0e:	e59f      	b.n	8007950 <_dtoa_r+0x498>
 8007e10:	9c03      	ldr	r4, [sp, #12]
 8007e12:	46b8      	mov	r8, r7
 8007e14:	4625      	mov	r5, r4
 8007e16:	e7f4      	b.n	8007e02 <_dtoa_r+0x94a>
 8007e18:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f000 8101 	beq.w	8008026 <_dtoa_r+0xb6e>
 8007e24:	2e00      	cmp	r6, #0
 8007e26:	dd05      	ble.n	8007e34 <_dtoa_r+0x97c>
 8007e28:	4629      	mov	r1, r5
 8007e2a:	4632      	mov	r2, r6
 8007e2c:	4648      	mov	r0, r9
 8007e2e:	f000 fc19 	bl	8008664 <__lshift>
 8007e32:	4605      	mov	r5, r0
 8007e34:	9b08      	ldr	r3, [sp, #32]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d05c      	beq.n	8007ef4 <_dtoa_r+0xa3c>
 8007e3a:	6869      	ldr	r1, [r5, #4]
 8007e3c:	4648      	mov	r0, r9
 8007e3e:	f000 fa0b 	bl	8008258 <_Balloc>
 8007e42:	4606      	mov	r6, r0
 8007e44:	b928      	cbnz	r0, 8007e52 <_dtoa_r+0x99a>
 8007e46:	4b82      	ldr	r3, [pc, #520]	@ (8008050 <_dtoa_r+0xb98>)
 8007e48:	4602      	mov	r2, r0
 8007e4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e4e:	f7ff bb4a 	b.w	80074e6 <_dtoa_r+0x2e>
 8007e52:	692a      	ldr	r2, [r5, #16]
 8007e54:	3202      	adds	r2, #2
 8007e56:	0092      	lsls	r2, r2, #2
 8007e58:	f105 010c 	add.w	r1, r5, #12
 8007e5c:	300c      	adds	r0, #12
 8007e5e:	f001 f8bd 	bl	8008fdc <memcpy>
 8007e62:	2201      	movs	r2, #1
 8007e64:	4631      	mov	r1, r6
 8007e66:	4648      	mov	r0, r9
 8007e68:	f000 fbfc 	bl	8008664 <__lshift>
 8007e6c:	f10a 0301 	add.w	r3, sl, #1
 8007e70:	9300      	str	r3, [sp, #0]
 8007e72:	eb0a 030b 	add.w	r3, sl, fp
 8007e76:	9308      	str	r3, [sp, #32]
 8007e78:	9b04      	ldr	r3, [sp, #16]
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	462f      	mov	r7, r5
 8007e80:	9306      	str	r3, [sp, #24]
 8007e82:	4605      	mov	r5, r0
 8007e84:	9b00      	ldr	r3, [sp, #0]
 8007e86:	9802      	ldr	r0, [sp, #8]
 8007e88:	4621      	mov	r1, r4
 8007e8a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007e8e:	f7ff fa88 	bl	80073a2 <quorem>
 8007e92:	4603      	mov	r3, r0
 8007e94:	3330      	adds	r3, #48	@ 0x30
 8007e96:	9003      	str	r0, [sp, #12]
 8007e98:	4639      	mov	r1, r7
 8007e9a:	9802      	ldr	r0, [sp, #8]
 8007e9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e9e:	f000 fc4d 	bl	800873c <__mcmp>
 8007ea2:	462a      	mov	r2, r5
 8007ea4:	9004      	str	r0, [sp, #16]
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	4648      	mov	r0, r9
 8007eaa:	f000 fc63 	bl	8008774 <__mdiff>
 8007eae:	68c2      	ldr	r2, [r0, #12]
 8007eb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eb2:	4606      	mov	r6, r0
 8007eb4:	bb02      	cbnz	r2, 8007ef8 <_dtoa_r+0xa40>
 8007eb6:	4601      	mov	r1, r0
 8007eb8:	9802      	ldr	r0, [sp, #8]
 8007eba:	f000 fc3f 	bl	800873c <__mcmp>
 8007ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	4631      	mov	r1, r6
 8007ec4:	4648      	mov	r0, r9
 8007ec6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ec8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eca:	f000 fa05 	bl	80082d8 <_Bfree>
 8007ece:	9b07      	ldr	r3, [sp, #28]
 8007ed0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ed2:	9e00      	ldr	r6, [sp, #0]
 8007ed4:	ea42 0103 	orr.w	r1, r2, r3
 8007ed8:	9b06      	ldr	r3, [sp, #24]
 8007eda:	4319      	orrs	r1, r3
 8007edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ede:	d10d      	bne.n	8007efc <_dtoa_r+0xa44>
 8007ee0:	2b39      	cmp	r3, #57	@ 0x39
 8007ee2:	d027      	beq.n	8007f34 <_dtoa_r+0xa7c>
 8007ee4:	9a04      	ldr	r2, [sp, #16]
 8007ee6:	2a00      	cmp	r2, #0
 8007ee8:	dd01      	ble.n	8007eee <_dtoa_r+0xa36>
 8007eea:	9b03      	ldr	r3, [sp, #12]
 8007eec:	3331      	adds	r3, #49	@ 0x31
 8007eee:	f88b 3000 	strb.w	r3, [fp]
 8007ef2:	e52e      	b.n	8007952 <_dtoa_r+0x49a>
 8007ef4:	4628      	mov	r0, r5
 8007ef6:	e7b9      	b.n	8007e6c <_dtoa_r+0x9b4>
 8007ef8:	2201      	movs	r2, #1
 8007efa:	e7e2      	b.n	8007ec2 <_dtoa_r+0xa0a>
 8007efc:	9904      	ldr	r1, [sp, #16]
 8007efe:	2900      	cmp	r1, #0
 8007f00:	db04      	blt.n	8007f0c <_dtoa_r+0xa54>
 8007f02:	9807      	ldr	r0, [sp, #28]
 8007f04:	4301      	orrs	r1, r0
 8007f06:	9806      	ldr	r0, [sp, #24]
 8007f08:	4301      	orrs	r1, r0
 8007f0a:	d120      	bne.n	8007f4e <_dtoa_r+0xa96>
 8007f0c:	2a00      	cmp	r2, #0
 8007f0e:	ddee      	ble.n	8007eee <_dtoa_r+0xa36>
 8007f10:	9902      	ldr	r1, [sp, #8]
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	2201      	movs	r2, #1
 8007f16:	4648      	mov	r0, r9
 8007f18:	f000 fba4 	bl	8008664 <__lshift>
 8007f1c:	4621      	mov	r1, r4
 8007f1e:	9002      	str	r0, [sp, #8]
 8007f20:	f000 fc0c 	bl	800873c <__mcmp>
 8007f24:	2800      	cmp	r0, #0
 8007f26:	9b00      	ldr	r3, [sp, #0]
 8007f28:	dc02      	bgt.n	8007f30 <_dtoa_r+0xa78>
 8007f2a:	d1e0      	bne.n	8007eee <_dtoa_r+0xa36>
 8007f2c:	07da      	lsls	r2, r3, #31
 8007f2e:	d5de      	bpl.n	8007eee <_dtoa_r+0xa36>
 8007f30:	2b39      	cmp	r3, #57	@ 0x39
 8007f32:	d1da      	bne.n	8007eea <_dtoa_r+0xa32>
 8007f34:	2339      	movs	r3, #57	@ 0x39
 8007f36:	f88b 3000 	strb.w	r3, [fp]
 8007f3a:	4633      	mov	r3, r6
 8007f3c:	461e      	mov	r6, r3
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f44:	2a39      	cmp	r2, #57	@ 0x39
 8007f46:	d04e      	beq.n	8007fe6 <_dtoa_r+0xb2e>
 8007f48:	3201      	adds	r2, #1
 8007f4a:	701a      	strb	r2, [r3, #0]
 8007f4c:	e501      	b.n	8007952 <_dtoa_r+0x49a>
 8007f4e:	2a00      	cmp	r2, #0
 8007f50:	dd03      	ble.n	8007f5a <_dtoa_r+0xaa2>
 8007f52:	2b39      	cmp	r3, #57	@ 0x39
 8007f54:	d0ee      	beq.n	8007f34 <_dtoa_r+0xa7c>
 8007f56:	3301      	adds	r3, #1
 8007f58:	e7c9      	b.n	8007eee <_dtoa_r+0xa36>
 8007f5a:	9a00      	ldr	r2, [sp, #0]
 8007f5c:	9908      	ldr	r1, [sp, #32]
 8007f5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f62:	428a      	cmp	r2, r1
 8007f64:	d028      	beq.n	8007fb8 <_dtoa_r+0xb00>
 8007f66:	9902      	ldr	r1, [sp, #8]
 8007f68:	2300      	movs	r3, #0
 8007f6a:	220a      	movs	r2, #10
 8007f6c:	4648      	mov	r0, r9
 8007f6e:	f000 f9d5 	bl	800831c <__multadd>
 8007f72:	42af      	cmp	r7, r5
 8007f74:	9002      	str	r0, [sp, #8]
 8007f76:	f04f 0300 	mov.w	r3, #0
 8007f7a:	f04f 020a 	mov.w	r2, #10
 8007f7e:	4639      	mov	r1, r7
 8007f80:	4648      	mov	r0, r9
 8007f82:	d107      	bne.n	8007f94 <_dtoa_r+0xadc>
 8007f84:	f000 f9ca 	bl	800831c <__multadd>
 8007f88:	4607      	mov	r7, r0
 8007f8a:	4605      	mov	r5, r0
 8007f8c:	9b00      	ldr	r3, [sp, #0]
 8007f8e:	3301      	adds	r3, #1
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	e777      	b.n	8007e84 <_dtoa_r+0x9cc>
 8007f94:	f000 f9c2 	bl	800831c <__multadd>
 8007f98:	4629      	mov	r1, r5
 8007f9a:	4607      	mov	r7, r0
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	220a      	movs	r2, #10
 8007fa0:	4648      	mov	r0, r9
 8007fa2:	f000 f9bb 	bl	800831c <__multadd>
 8007fa6:	4605      	mov	r5, r0
 8007fa8:	e7f0      	b.n	8007f8c <_dtoa_r+0xad4>
 8007faa:	f1bb 0f00 	cmp.w	fp, #0
 8007fae:	bfcc      	ite	gt
 8007fb0:	465e      	movgt	r6, fp
 8007fb2:	2601      	movle	r6, #1
 8007fb4:	4456      	add	r6, sl
 8007fb6:	2700      	movs	r7, #0
 8007fb8:	9902      	ldr	r1, [sp, #8]
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	2201      	movs	r2, #1
 8007fbe:	4648      	mov	r0, r9
 8007fc0:	f000 fb50 	bl	8008664 <__lshift>
 8007fc4:	4621      	mov	r1, r4
 8007fc6:	9002      	str	r0, [sp, #8]
 8007fc8:	f000 fbb8 	bl	800873c <__mcmp>
 8007fcc:	2800      	cmp	r0, #0
 8007fce:	dcb4      	bgt.n	8007f3a <_dtoa_r+0xa82>
 8007fd0:	d102      	bne.n	8007fd8 <_dtoa_r+0xb20>
 8007fd2:	9b00      	ldr	r3, [sp, #0]
 8007fd4:	07db      	lsls	r3, r3, #31
 8007fd6:	d4b0      	bmi.n	8007f3a <_dtoa_r+0xa82>
 8007fd8:	4633      	mov	r3, r6
 8007fda:	461e      	mov	r6, r3
 8007fdc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fe0:	2a30      	cmp	r2, #48	@ 0x30
 8007fe2:	d0fa      	beq.n	8007fda <_dtoa_r+0xb22>
 8007fe4:	e4b5      	b.n	8007952 <_dtoa_r+0x49a>
 8007fe6:	459a      	cmp	sl, r3
 8007fe8:	d1a8      	bne.n	8007f3c <_dtoa_r+0xa84>
 8007fea:	2331      	movs	r3, #49	@ 0x31
 8007fec:	f108 0801 	add.w	r8, r8, #1
 8007ff0:	f88a 3000 	strb.w	r3, [sl]
 8007ff4:	e4ad      	b.n	8007952 <_dtoa_r+0x49a>
 8007ff6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ff8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008054 <_dtoa_r+0xb9c>
 8007ffc:	b11b      	cbz	r3, 8008006 <_dtoa_r+0xb4e>
 8007ffe:	f10a 0308 	add.w	r3, sl, #8
 8008002:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008004:	6013      	str	r3, [r2, #0]
 8008006:	4650      	mov	r0, sl
 8008008:	b017      	add	sp, #92	@ 0x5c
 800800a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800800e:	9b07      	ldr	r3, [sp, #28]
 8008010:	2b01      	cmp	r3, #1
 8008012:	f77f ae2e 	ble.w	8007c72 <_dtoa_r+0x7ba>
 8008016:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008018:	9308      	str	r3, [sp, #32]
 800801a:	2001      	movs	r0, #1
 800801c:	e64d      	b.n	8007cba <_dtoa_r+0x802>
 800801e:	f1bb 0f00 	cmp.w	fp, #0
 8008022:	f77f aed9 	ble.w	8007dd8 <_dtoa_r+0x920>
 8008026:	4656      	mov	r6, sl
 8008028:	9802      	ldr	r0, [sp, #8]
 800802a:	4621      	mov	r1, r4
 800802c:	f7ff f9b9 	bl	80073a2 <quorem>
 8008030:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008034:	f806 3b01 	strb.w	r3, [r6], #1
 8008038:	eba6 020a 	sub.w	r2, r6, sl
 800803c:	4593      	cmp	fp, r2
 800803e:	ddb4      	ble.n	8007faa <_dtoa_r+0xaf2>
 8008040:	9902      	ldr	r1, [sp, #8]
 8008042:	2300      	movs	r3, #0
 8008044:	220a      	movs	r2, #10
 8008046:	4648      	mov	r0, r9
 8008048:	f000 f968 	bl	800831c <__multadd>
 800804c:	9002      	str	r0, [sp, #8]
 800804e:	e7eb      	b.n	8008028 <_dtoa_r+0xb70>
 8008050:	08009d84 	.word	0x08009d84
 8008054:	08009d08 	.word	0x08009d08

08008058 <_free_r>:
 8008058:	b538      	push	{r3, r4, r5, lr}
 800805a:	4605      	mov	r5, r0
 800805c:	2900      	cmp	r1, #0
 800805e:	d041      	beq.n	80080e4 <_free_r+0x8c>
 8008060:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008064:	1f0c      	subs	r4, r1, #4
 8008066:	2b00      	cmp	r3, #0
 8008068:	bfb8      	it	lt
 800806a:	18e4      	addlt	r4, r4, r3
 800806c:	f000 f8e8 	bl	8008240 <__malloc_lock>
 8008070:	4a1d      	ldr	r2, [pc, #116]	@ (80080e8 <_free_r+0x90>)
 8008072:	6813      	ldr	r3, [r2, #0]
 8008074:	b933      	cbnz	r3, 8008084 <_free_r+0x2c>
 8008076:	6063      	str	r3, [r4, #4]
 8008078:	6014      	str	r4, [r2, #0]
 800807a:	4628      	mov	r0, r5
 800807c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008080:	f000 b8e4 	b.w	800824c <__malloc_unlock>
 8008084:	42a3      	cmp	r3, r4
 8008086:	d908      	bls.n	800809a <_free_r+0x42>
 8008088:	6820      	ldr	r0, [r4, #0]
 800808a:	1821      	adds	r1, r4, r0
 800808c:	428b      	cmp	r3, r1
 800808e:	bf01      	itttt	eq
 8008090:	6819      	ldreq	r1, [r3, #0]
 8008092:	685b      	ldreq	r3, [r3, #4]
 8008094:	1809      	addeq	r1, r1, r0
 8008096:	6021      	streq	r1, [r4, #0]
 8008098:	e7ed      	b.n	8008076 <_free_r+0x1e>
 800809a:	461a      	mov	r2, r3
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	b10b      	cbz	r3, 80080a4 <_free_r+0x4c>
 80080a0:	42a3      	cmp	r3, r4
 80080a2:	d9fa      	bls.n	800809a <_free_r+0x42>
 80080a4:	6811      	ldr	r1, [r2, #0]
 80080a6:	1850      	adds	r0, r2, r1
 80080a8:	42a0      	cmp	r0, r4
 80080aa:	d10b      	bne.n	80080c4 <_free_r+0x6c>
 80080ac:	6820      	ldr	r0, [r4, #0]
 80080ae:	4401      	add	r1, r0
 80080b0:	1850      	adds	r0, r2, r1
 80080b2:	4283      	cmp	r3, r0
 80080b4:	6011      	str	r1, [r2, #0]
 80080b6:	d1e0      	bne.n	800807a <_free_r+0x22>
 80080b8:	6818      	ldr	r0, [r3, #0]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	6053      	str	r3, [r2, #4]
 80080be:	4408      	add	r0, r1
 80080c0:	6010      	str	r0, [r2, #0]
 80080c2:	e7da      	b.n	800807a <_free_r+0x22>
 80080c4:	d902      	bls.n	80080cc <_free_r+0x74>
 80080c6:	230c      	movs	r3, #12
 80080c8:	602b      	str	r3, [r5, #0]
 80080ca:	e7d6      	b.n	800807a <_free_r+0x22>
 80080cc:	6820      	ldr	r0, [r4, #0]
 80080ce:	1821      	adds	r1, r4, r0
 80080d0:	428b      	cmp	r3, r1
 80080d2:	bf04      	itt	eq
 80080d4:	6819      	ldreq	r1, [r3, #0]
 80080d6:	685b      	ldreq	r3, [r3, #4]
 80080d8:	6063      	str	r3, [r4, #4]
 80080da:	bf04      	itt	eq
 80080dc:	1809      	addeq	r1, r1, r0
 80080de:	6021      	streq	r1, [r4, #0]
 80080e0:	6054      	str	r4, [r2, #4]
 80080e2:	e7ca      	b.n	800807a <_free_r+0x22>
 80080e4:	bd38      	pop	{r3, r4, r5, pc}
 80080e6:	bf00      	nop
 80080e8:	200007a8 	.word	0x200007a8

080080ec <malloc>:
 80080ec:	4b02      	ldr	r3, [pc, #8]	@ (80080f8 <malloc+0xc>)
 80080ee:	4601      	mov	r1, r0
 80080f0:	6818      	ldr	r0, [r3, #0]
 80080f2:	f000 b825 	b.w	8008140 <_malloc_r>
 80080f6:	bf00      	nop
 80080f8:	2000001c 	.word	0x2000001c

080080fc <sbrk_aligned>:
 80080fc:	b570      	push	{r4, r5, r6, lr}
 80080fe:	4e0f      	ldr	r6, [pc, #60]	@ (800813c <sbrk_aligned+0x40>)
 8008100:	460c      	mov	r4, r1
 8008102:	6831      	ldr	r1, [r6, #0]
 8008104:	4605      	mov	r5, r0
 8008106:	b911      	cbnz	r1, 800810e <sbrk_aligned+0x12>
 8008108:	f000 ff58 	bl	8008fbc <_sbrk_r>
 800810c:	6030      	str	r0, [r6, #0]
 800810e:	4621      	mov	r1, r4
 8008110:	4628      	mov	r0, r5
 8008112:	f000 ff53 	bl	8008fbc <_sbrk_r>
 8008116:	1c43      	adds	r3, r0, #1
 8008118:	d103      	bne.n	8008122 <sbrk_aligned+0x26>
 800811a:	f04f 34ff 	mov.w	r4, #4294967295
 800811e:	4620      	mov	r0, r4
 8008120:	bd70      	pop	{r4, r5, r6, pc}
 8008122:	1cc4      	adds	r4, r0, #3
 8008124:	f024 0403 	bic.w	r4, r4, #3
 8008128:	42a0      	cmp	r0, r4
 800812a:	d0f8      	beq.n	800811e <sbrk_aligned+0x22>
 800812c:	1a21      	subs	r1, r4, r0
 800812e:	4628      	mov	r0, r5
 8008130:	f000 ff44 	bl	8008fbc <_sbrk_r>
 8008134:	3001      	adds	r0, #1
 8008136:	d1f2      	bne.n	800811e <sbrk_aligned+0x22>
 8008138:	e7ef      	b.n	800811a <sbrk_aligned+0x1e>
 800813a:	bf00      	nop
 800813c:	200007a4 	.word	0x200007a4

08008140 <_malloc_r>:
 8008140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008144:	1ccd      	adds	r5, r1, #3
 8008146:	f025 0503 	bic.w	r5, r5, #3
 800814a:	3508      	adds	r5, #8
 800814c:	2d0c      	cmp	r5, #12
 800814e:	bf38      	it	cc
 8008150:	250c      	movcc	r5, #12
 8008152:	2d00      	cmp	r5, #0
 8008154:	4606      	mov	r6, r0
 8008156:	db01      	blt.n	800815c <_malloc_r+0x1c>
 8008158:	42a9      	cmp	r1, r5
 800815a:	d904      	bls.n	8008166 <_malloc_r+0x26>
 800815c:	230c      	movs	r3, #12
 800815e:	6033      	str	r3, [r6, #0]
 8008160:	2000      	movs	r0, #0
 8008162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008166:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800823c <_malloc_r+0xfc>
 800816a:	f000 f869 	bl	8008240 <__malloc_lock>
 800816e:	f8d8 3000 	ldr.w	r3, [r8]
 8008172:	461c      	mov	r4, r3
 8008174:	bb44      	cbnz	r4, 80081c8 <_malloc_r+0x88>
 8008176:	4629      	mov	r1, r5
 8008178:	4630      	mov	r0, r6
 800817a:	f7ff ffbf 	bl	80080fc <sbrk_aligned>
 800817e:	1c43      	adds	r3, r0, #1
 8008180:	4604      	mov	r4, r0
 8008182:	d158      	bne.n	8008236 <_malloc_r+0xf6>
 8008184:	f8d8 4000 	ldr.w	r4, [r8]
 8008188:	4627      	mov	r7, r4
 800818a:	2f00      	cmp	r7, #0
 800818c:	d143      	bne.n	8008216 <_malloc_r+0xd6>
 800818e:	2c00      	cmp	r4, #0
 8008190:	d04b      	beq.n	800822a <_malloc_r+0xea>
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	4639      	mov	r1, r7
 8008196:	4630      	mov	r0, r6
 8008198:	eb04 0903 	add.w	r9, r4, r3
 800819c:	f000 ff0e 	bl	8008fbc <_sbrk_r>
 80081a0:	4581      	cmp	r9, r0
 80081a2:	d142      	bne.n	800822a <_malloc_r+0xea>
 80081a4:	6821      	ldr	r1, [r4, #0]
 80081a6:	1a6d      	subs	r5, r5, r1
 80081a8:	4629      	mov	r1, r5
 80081aa:	4630      	mov	r0, r6
 80081ac:	f7ff ffa6 	bl	80080fc <sbrk_aligned>
 80081b0:	3001      	adds	r0, #1
 80081b2:	d03a      	beq.n	800822a <_malloc_r+0xea>
 80081b4:	6823      	ldr	r3, [r4, #0]
 80081b6:	442b      	add	r3, r5
 80081b8:	6023      	str	r3, [r4, #0]
 80081ba:	f8d8 3000 	ldr.w	r3, [r8]
 80081be:	685a      	ldr	r2, [r3, #4]
 80081c0:	bb62      	cbnz	r2, 800821c <_malloc_r+0xdc>
 80081c2:	f8c8 7000 	str.w	r7, [r8]
 80081c6:	e00f      	b.n	80081e8 <_malloc_r+0xa8>
 80081c8:	6822      	ldr	r2, [r4, #0]
 80081ca:	1b52      	subs	r2, r2, r5
 80081cc:	d420      	bmi.n	8008210 <_malloc_r+0xd0>
 80081ce:	2a0b      	cmp	r2, #11
 80081d0:	d917      	bls.n	8008202 <_malloc_r+0xc2>
 80081d2:	1961      	adds	r1, r4, r5
 80081d4:	42a3      	cmp	r3, r4
 80081d6:	6025      	str	r5, [r4, #0]
 80081d8:	bf18      	it	ne
 80081da:	6059      	strne	r1, [r3, #4]
 80081dc:	6863      	ldr	r3, [r4, #4]
 80081de:	bf08      	it	eq
 80081e0:	f8c8 1000 	streq.w	r1, [r8]
 80081e4:	5162      	str	r2, [r4, r5]
 80081e6:	604b      	str	r3, [r1, #4]
 80081e8:	4630      	mov	r0, r6
 80081ea:	f000 f82f 	bl	800824c <__malloc_unlock>
 80081ee:	f104 000b 	add.w	r0, r4, #11
 80081f2:	1d23      	adds	r3, r4, #4
 80081f4:	f020 0007 	bic.w	r0, r0, #7
 80081f8:	1ac2      	subs	r2, r0, r3
 80081fa:	bf1c      	itt	ne
 80081fc:	1a1b      	subne	r3, r3, r0
 80081fe:	50a3      	strne	r3, [r4, r2]
 8008200:	e7af      	b.n	8008162 <_malloc_r+0x22>
 8008202:	6862      	ldr	r2, [r4, #4]
 8008204:	42a3      	cmp	r3, r4
 8008206:	bf0c      	ite	eq
 8008208:	f8c8 2000 	streq.w	r2, [r8]
 800820c:	605a      	strne	r2, [r3, #4]
 800820e:	e7eb      	b.n	80081e8 <_malloc_r+0xa8>
 8008210:	4623      	mov	r3, r4
 8008212:	6864      	ldr	r4, [r4, #4]
 8008214:	e7ae      	b.n	8008174 <_malloc_r+0x34>
 8008216:	463c      	mov	r4, r7
 8008218:	687f      	ldr	r7, [r7, #4]
 800821a:	e7b6      	b.n	800818a <_malloc_r+0x4a>
 800821c:	461a      	mov	r2, r3
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	42a3      	cmp	r3, r4
 8008222:	d1fb      	bne.n	800821c <_malloc_r+0xdc>
 8008224:	2300      	movs	r3, #0
 8008226:	6053      	str	r3, [r2, #4]
 8008228:	e7de      	b.n	80081e8 <_malloc_r+0xa8>
 800822a:	230c      	movs	r3, #12
 800822c:	6033      	str	r3, [r6, #0]
 800822e:	4630      	mov	r0, r6
 8008230:	f000 f80c 	bl	800824c <__malloc_unlock>
 8008234:	e794      	b.n	8008160 <_malloc_r+0x20>
 8008236:	6005      	str	r5, [r0, #0]
 8008238:	e7d6      	b.n	80081e8 <_malloc_r+0xa8>
 800823a:	bf00      	nop
 800823c:	200007a8 	.word	0x200007a8

08008240 <__malloc_lock>:
 8008240:	4801      	ldr	r0, [pc, #4]	@ (8008248 <__malloc_lock+0x8>)
 8008242:	f7ff b8ac 	b.w	800739e <__retarget_lock_acquire_recursive>
 8008246:	bf00      	nop
 8008248:	200007a0 	.word	0x200007a0

0800824c <__malloc_unlock>:
 800824c:	4801      	ldr	r0, [pc, #4]	@ (8008254 <__malloc_unlock+0x8>)
 800824e:	f7ff b8a7 	b.w	80073a0 <__retarget_lock_release_recursive>
 8008252:	bf00      	nop
 8008254:	200007a0 	.word	0x200007a0

08008258 <_Balloc>:
 8008258:	b570      	push	{r4, r5, r6, lr}
 800825a:	69c6      	ldr	r6, [r0, #28]
 800825c:	4604      	mov	r4, r0
 800825e:	460d      	mov	r5, r1
 8008260:	b976      	cbnz	r6, 8008280 <_Balloc+0x28>
 8008262:	2010      	movs	r0, #16
 8008264:	f7ff ff42 	bl	80080ec <malloc>
 8008268:	4602      	mov	r2, r0
 800826a:	61e0      	str	r0, [r4, #28]
 800826c:	b920      	cbnz	r0, 8008278 <_Balloc+0x20>
 800826e:	4b18      	ldr	r3, [pc, #96]	@ (80082d0 <_Balloc+0x78>)
 8008270:	4818      	ldr	r0, [pc, #96]	@ (80082d4 <_Balloc+0x7c>)
 8008272:	216b      	movs	r1, #107	@ 0x6b
 8008274:	f000 fec0 	bl	8008ff8 <__assert_func>
 8008278:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800827c:	6006      	str	r6, [r0, #0]
 800827e:	60c6      	str	r6, [r0, #12]
 8008280:	69e6      	ldr	r6, [r4, #28]
 8008282:	68f3      	ldr	r3, [r6, #12]
 8008284:	b183      	cbz	r3, 80082a8 <_Balloc+0x50>
 8008286:	69e3      	ldr	r3, [r4, #28]
 8008288:	68db      	ldr	r3, [r3, #12]
 800828a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800828e:	b9b8      	cbnz	r0, 80082c0 <_Balloc+0x68>
 8008290:	2101      	movs	r1, #1
 8008292:	fa01 f605 	lsl.w	r6, r1, r5
 8008296:	1d72      	adds	r2, r6, #5
 8008298:	0092      	lsls	r2, r2, #2
 800829a:	4620      	mov	r0, r4
 800829c:	f000 feca 	bl	8009034 <_calloc_r>
 80082a0:	b160      	cbz	r0, 80082bc <_Balloc+0x64>
 80082a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80082a6:	e00e      	b.n	80082c6 <_Balloc+0x6e>
 80082a8:	2221      	movs	r2, #33	@ 0x21
 80082aa:	2104      	movs	r1, #4
 80082ac:	4620      	mov	r0, r4
 80082ae:	f000 fec1 	bl	8009034 <_calloc_r>
 80082b2:	69e3      	ldr	r3, [r4, #28]
 80082b4:	60f0      	str	r0, [r6, #12]
 80082b6:	68db      	ldr	r3, [r3, #12]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d1e4      	bne.n	8008286 <_Balloc+0x2e>
 80082bc:	2000      	movs	r0, #0
 80082be:	bd70      	pop	{r4, r5, r6, pc}
 80082c0:	6802      	ldr	r2, [r0, #0]
 80082c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80082c6:	2300      	movs	r3, #0
 80082c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082cc:	e7f7      	b.n	80082be <_Balloc+0x66>
 80082ce:	bf00      	nop
 80082d0:	08009d15 	.word	0x08009d15
 80082d4:	08009d95 	.word	0x08009d95

080082d8 <_Bfree>:
 80082d8:	b570      	push	{r4, r5, r6, lr}
 80082da:	69c6      	ldr	r6, [r0, #28]
 80082dc:	4605      	mov	r5, r0
 80082de:	460c      	mov	r4, r1
 80082e0:	b976      	cbnz	r6, 8008300 <_Bfree+0x28>
 80082e2:	2010      	movs	r0, #16
 80082e4:	f7ff ff02 	bl	80080ec <malloc>
 80082e8:	4602      	mov	r2, r0
 80082ea:	61e8      	str	r0, [r5, #28]
 80082ec:	b920      	cbnz	r0, 80082f8 <_Bfree+0x20>
 80082ee:	4b09      	ldr	r3, [pc, #36]	@ (8008314 <_Bfree+0x3c>)
 80082f0:	4809      	ldr	r0, [pc, #36]	@ (8008318 <_Bfree+0x40>)
 80082f2:	218f      	movs	r1, #143	@ 0x8f
 80082f4:	f000 fe80 	bl	8008ff8 <__assert_func>
 80082f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082fc:	6006      	str	r6, [r0, #0]
 80082fe:	60c6      	str	r6, [r0, #12]
 8008300:	b13c      	cbz	r4, 8008312 <_Bfree+0x3a>
 8008302:	69eb      	ldr	r3, [r5, #28]
 8008304:	6862      	ldr	r2, [r4, #4]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800830c:	6021      	str	r1, [r4, #0]
 800830e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008312:	bd70      	pop	{r4, r5, r6, pc}
 8008314:	08009d15 	.word	0x08009d15
 8008318:	08009d95 	.word	0x08009d95

0800831c <__multadd>:
 800831c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008320:	690d      	ldr	r5, [r1, #16]
 8008322:	4607      	mov	r7, r0
 8008324:	460c      	mov	r4, r1
 8008326:	461e      	mov	r6, r3
 8008328:	f101 0c14 	add.w	ip, r1, #20
 800832c:	2000      	movs	r0, #0
 800832e:	f8dc 3000 	ldr.w	r3, [ip]
 8008332:	b299      	uxth	r1, r3
 8008334:	fb02 6101 	mla	r1, r2, r1, r6
 8008338:	0c1e      	lsrs	r6, r3, #16
 800833a:	0c0b      	lsrs	r3, r1, #16
 800833c:	fb02 3306 	mla	r3, r2, r6, r3
 8008340:	b289      	uxth	r1, r1
 8008342:	3001      	adds	r0, #1
 8008344:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008348:	4285      	cmp	r5, r0
 800834a:	f84c 1b04 	str.w	r1, [ip], #4
 800834e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008352:	dcec      	bgt.n	800832e <__multadd+0x12>
 8008354:	b30e      	cbz	r6, 800839a <__multadd+0x7e>
 8008356:	68a3      	ldr	r3, [r4, #8]
 8008358:	42ab      	cmp	r3, r5
 800835a:	dc19      	bgt.n	8008390 <__multadd+0x74>
 800835c:	6861      	ldr	r1, [r4, #4]
 800835e:	4638      	mov	r0, r7
 8008360:	3101      	adds	r1, #1
 8008362:	f7ff ff79 	bl	8008258 <_Balloc>
 8008366:	4680      	mov	r8, r0
 8008368:	b928      	cbnz	r0, 8008376 <__multadd+0x5a>
 800836a:	4602      	mov	r2, r0
 800836c:	4b0c      	ldr	r3, [pc, #48]	@ (80083a0 <__multadd+0x84>)
 800836e:	480d      	ldr	r0, [pc, #52]	@ (80083a4 <__multadd+0x88>)
 8008370:	21ba      	movs	r1, #186	@ 0xba
 8008372:	f000 fe41 	bl	8008ff8 <__assert_func>
 8008376:	6922      	ldr	r2, [r4, #16]
 8008378:	3202      	adds	r2, #2
 800837a:	f104 010c 	add.w	r1, r4, #12
 800837e:	0092      	lsls	r2, r2, #2
 8008380:	300c      	adds	r0, #12
 8008382:	f000 fe2b 	bl	8008fdc <memcpy>
 8008386:	4621      	mov	r1, r4
 8008388:	4638      	mov	r0, r7
 800838a:	f7ff ffa5 	bl	80082d8 <_Bfree>
 800838e:	4644      	mov	r4, r8
 8008390:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008394:	3501      	adds	r5, #1
 8008396:	615e      	str	r6, [r3, #20]
 8008398:	6125      	str	r5, [r4, #16]
 800839a:	4620      	mov	r0, r4
 800839c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083a0:	08009d84 	.word	0x08009d84
 80083a4:	08009d95 	.word	0x08009d95

080083a8 <__hi0bits>:
 80083a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80083ac:	4603      	mov	r3, r0
 80083ae:	bf36      	itet	cc
 80083b0:	0403      	lslcc	r3, r0, #16
 80083b2:	2000      	movcs	r0, #0
 80083b4:	2010      	movcc	r0, #16
 80083b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083ba:	bf3c      	itt	cc
 80083bc:	021b      	lslcc	r3, r3, #8
 80083be:	3008      	addcc	r0, #8
 80083c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083c4:	bf3c      	itt	cc
 80083c6:	011b      	lslcc	r3, r3, #4
 80083c8:	3004      	addcc	r0, #4
 80083ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083ce:	bf3c      	itt	cc
 80083d0:	009b      	lslcc	r3, r3, #2
 80083d2:	3002      	addcc	r0, #2
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	db05      	blt.n	80083e4 <__hi0bits+0x3c>
 80083d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80083dc:	f100 0001 	add.w	r0, r0, #1
 80083e0:	bf08      	it	eq
 80083e2:	2020      	moveq	r0, #32
 80083e4:	4770      	bx	lr

080083e6 <__lo0bits>:
 80083e6:	6803      	ldr	r3, [r0, #0]
 80083e8:	4602      	mov	r2, r0
 80083ea:	f013 0007 	ands.w	r0, r3, #7
 80083ee:	d00b      	beq.n	8008408 <__lo0bits+0x22>
 80083f0:	07d9      	lsls	r1, r3, #31
 80083f2:	d421      	bmi.n	8008438 <__lo0bits+0x52>
 80083f4:	0798      	lsls	r0, r3, #30
 80083f6:	bf49      	itett	mi
 80083f8:	085b      	lsrmi	r3, r3, #1
 80083fa:	089b      	lsrpl	r3, r3, #2
 80083fc:	2001      	movmi	r0, #1
 80083fe:	6013      	strmi	r3, [r2, #0]
 8008400:	bf5c      	itt	pl
 8008402:	6013      	strpl	r3, [r2, #0]
 8008404:	2002      	movpl	r0, #2
 8008406:	4770      	bx	lr
 8008408:	b299      	uxth	r1, r3
 800840a:	b909      	cbnz	r1, 8008410 <__lo0bits+0x2a>
 800840c:	0c1b      	lsrs	r3, r3, #16
 800840e:	2010      	movs	r0, #16
 8008410:	b2d9      	uxtb	r1, r3
 8008412:	b909      	cbnz	r1, 8008418 <__lo0bits+0x32>
 8008414:	3008      	adds	r0, #8
 8008416:	0a1b      	lsrs	r3, r3, #8
 8008418:	0719      	lsls	r1, r3, #28
 800841a:	bf04      	itt	eq
 800841c:	091b      	lsreq	r3, r3, #4
 800841e:	3004      	addeq	r0, #4
 8008420:	0799      	lsls	r1, r3, #30
 8008422:	bf04      	itt	eq
 8008424:	089b      	lsreq	r3, r3, #2
 8008426:	3002      	addeq	r0, #2
 8008428:	07d9      	lsls	r1, r3, #31
 800842a:	d403      	bmi.n	8008434 <__lo0bits+0x4e>
 800842c:	085b      	lsrs	r3, r3, #1
 800842e:	f100 0001 	add.w	r0, r0, #1
 8008432:	d003      	beq.n	800843c <__lo0bits+0x56>
 8008434:	6013      	str	r3, [r2, #0]
 8008436:	4770      	bx	lr
 8008438:	2000      	movs	r0, #0
 800843a:	4770      	bx	lr
 800843c:	2020      	movs	r0, #32
 800843e:	4770      	bx	lr

08008440 <__i2b>:
 8008440:	b510      	push	{r4, lr}
 8008442:	460c      	mov	r4, r1
 8008444:	2101      	movs	r1, #1
 8008446:	f7ff ff07 	bl	8008258 <_Balloc>
 800844a:	4602      	mov	r2, r0
 800844c:	b928      	cbnz	r0, 800845a <__i2b+0x1a>
 800844e:	4b05      	ldr	r3, [pc, #20]	@ (8008464 <__i2b+0x24>)
 8008450:	4805      	ldr	r0, [pc, #20]	@ (8008468 <__i2b+0x28>)
 8008452:	f240 1145 	movw	r1, #325	@ 0x145
 8008456:	f000 fdcf 	bl	8008ff8 <__assert_func>
 800845a:	2301      	movs	r3, #1
 800845c:	6144      	str	r4, [r0, #20]
 800845e:	6103      	str	r3, [r0, #16]
 8008460:	bd10      	pop	{r4, pc}
 8008462:	bf00      	nop
 8008464:	08009d84 	.word	0x08009d84
 8008468:	08009d95 	.word	0x08009d95

0800846c <__multiply>:
 800846c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008470:	4617      	mov	r7, r2
 8008472:	690a      	ldr	r2, [r1, #16]
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	429a      	cmp	r2, r3
 8008478:	bfa8      	it	ge
 800847a:	463b      	movge	r3, r7
 800847c:	4689      	mov	r9, r1
 800847e:	bfa4      	itt	ge
 8008480:	460f      	movge	r7, r1
 8008482:	4699      	movge	r9, r3
 8008484:	693d      	ldr	r5, [r7, #16]
 8008486:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	6879      	ldr	r1, [r7, #4]
 800848e:	eb05 060a 	add.w	r6, r5, sl
 8008492:	42b3      	cmp	r3, r6
 8008494:	b085      	sub	sp, #20
 8008496:	bfb8      	it	lt
 8008498:	3101      	addlt	r1, #1
 800849a:	f7ff fedd 	bl	8008258 <_Balloc>
 800849e:	b930      	cbnz	r0, 80084ae <__multiply+0x42>
 80084a0:	4602      	mov	r2, r0
 80084a2:	4b41      	ldr	r3, [pc, #260]	@ (80085a8 <__multiply+0x13c>)
 80084a4:	4841      	ldr	r0, [pc, #260]	@ (80085ac <__multiply+0x140>)
 80084a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80084aa:	f000 fda5 	bl	8008ff8 <__assert_func>
 80084ae:	f100 0414 	add.w	r4, r0, #20
 80084b2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80084b6:	4623      	mov	r3, r4
 80084b8:	2200      	movs	r2, #0
 80084ba:	4573      	cmp	r3, lr
 80084bc:	d320      	bcc.n	8008500 <__multiply+0x94>
 80084be:	f107 0814 	add.w	r8, r7, #20
 80084c2:	f109 0114 	add.w	r1, r9, #20
 80084c6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80084ca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80084ce:	9302      	str	r3, [sp, #8]
 80084d0:	1beb      	subs	r3, r5, r7
 80084d2:	3b15      	subs	r3, #21
 80084d4:	f023 0303 	bic.w	r3, r3, #3
 80084d8:	3304      	adds	r3, #4
 80084da:	3715      	adds	r7, #21
 80084dc:	42bd      	cmp	r5, r7
 80084de:	bf38      	it	cc
 80084e0:	2304      	movcc	r3, #4
 80084e2:	9301      	str	r3, [sp, #4]
 80084e4:	9b02      	ldr	r3, [sp, #8]
 80084e6:	9103      	str	r1, [sp, #12]
 80084e8:	428b      	cmp	r3, r1
 80084ea:	d80c      	bhi.n	8008506 <__multiply+0x9a>
 80084ec:	2e00      	cmp	r6, #0
 80084ee:	dd03      	ble.n	80084f8 <__multiply+0x8c>
 80084f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d055      	beq.n	80085a4 <__multiply+0x138>
 80084f8:	6106      	str	r6, [r0, #16]
 80084fa:	b005      	add	sp, #20
 80084fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008500:	f843 2b04 	str.w	r2, [r3], #4
 8008504:	e7d9      	b.n	80084ba <__multiply+0x4e>
 8008506:	f8b1 a000 	ldrh.w	sl, [r1]
 800850a:	f1ba 0f00 	cmp.w	sl, #0
 800850e:	d01f      	beq.n	8008550 <__multiply+0xe4>
 8008510:	46c4      	mov	ip, r8
 8008512:	46a1      	mov	r9, r4
 8008514:	2700      	movs	r7, #0
 8008516:	f85c 2b04 	ldr.w	r2, [ip], #4
 800851a:	f8d9 3000 	ldr.w	r3, [r9]
 800851e:	fa1f fb82 	uxth.w	fp, r2
 8008522:	b29b      	uxth	r3, r3
 8008524:	fb0a 330b 	mla	r3, sl, fp, r3
 8008528:	443b      	add	r3, r7
 800852a:	f8d9 7000 	ldr.w	r7, [r9]
 800852e:	0c12      	lsrs	r2, r2, #16
 8008530:	0c3f      	lsrs	r7, r7, #16
 8008532:	fb0a 7202 	mla	r2, sl, r2, r7
 8008536:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800853a:	b29b      	uxth	r3, r3
 800853c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008540:	4565      	cmp	r5, ip
 8008542:	f849 3b04 	str.w	r3, [r9], #4
 8008546:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800854a:	d8e4      	bhi.n	8008516 <__multiply+0xaa>
 800854c:	9b01      	ldr	r3, [sp, #4]
 800854e:	50e7      	str	r7, [r4, r3]
 8008550:	9b03      	ldr	r3, [sp, #12]
 8008552:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008556:	3104      	adds	r1, #4
 8008558:	f1b9 0f00 	cmp.w	r9, #0
 800855c:	d020      	beq.n	80085a0 <__multiply+0x134>
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	4647      	mov	r7, r8
 8008562:	46a4      	mov	ip, r4
 8008564:	f04f 0a00 	mov.w	sl, #0
 8008568:	f8b7 b000 	ldrh.w	fp, [r7]
 800856c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008570:	fb09 220b 	mla	r2, r9, fp, r2
 8008574:	4452      	add	r2, sl
 8008576:	b29b      	uxth	r3, r3
 8008578:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800857c:	f84c 3b04 	str.w	r3, [ip], #4
 8008580:	f857 3b04 	ldr.w	r3, [r7], #4
 8008584:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008588:	f8bc 3000 	ldrh.w	r3, [ip]
 800858c:	fb09 330a 	mla	r3, r9, sl, r3
 8008590:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008594:	42bd      	cmp	r5, r7
 8008596:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800859a:	d8e5      	bhi.n	8008568 <__multiply+0xfc>
 800859c:	9a01      	ldr	r2, [sp, #4]
 800859e:	50a3      	str	r3, [r4, r2]
 80085a0:	3404      	adds	r4, #4
 80085a2:	e79f      	b.n	80084e4 <__multiply+0x78>
 80085a4:	3e01      	subs	r6, #1
 80085a6:	e7a1      	b.n	80084ec <__multiply+0x80>
 80085a8:	08009d84 	.word	0x08009d84
 80085ac:	08009d95 	.word	0x08009d95

080085b0 <__pow5mult>:
 80085b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085b4:	4615      	mov	r5, r2
 80085b6:	f012 0203 	ands.w	r2, r2, #3
 80085ba:	4607      	mov	r7, r0
 80085bc:	460e      	mov	r6, r1
 80085be:	d007      	beq.n	80085d0 <__pow5mult+0x20>
 80085c0:	4c25      	ldr	r4, [pc, #148]	@ (8008658 <__pow5mult+0xa8>)
 80085c2:	3a01      	subs	r2, #1
 80085c4:	2300      	movs	r3, #0
 80085c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085ca:	f7ff fea7 	bl	800831c <__multadd>
 80085ce:	4606      	mov	r6, r0
 80085d0:	10ad      	asrs	r5, r5, #2
 80085d2:	d03d      	beq.n	8008650 <__pow5mult+0xa0>
 80085d4:	69fc      	ldr	r4, [r7, #28]
 80085d6:	b97c      	cbnz	r4, 80085f8 <__pow5mult+0x48>
 80085d8:	2010      	movs	r0, #16
 80085da:	f7ff fd87 	bl	80080ec <malloc>
 80085de:	4602      	mov	r2, r0
 80085e0:	61f8      	str	r0, [r7, #28]
 80085e2:	b928      	cbnz	r0, 80085f0 <__pow5mult+0x40>
 80085e4:	4b1d      	ldr	r3, [pc, #116]	@ (800865c <__pow5mult+0xac>)
 80085e6:	481e      	ldr	r0, [pc, #120]	@ (8008660 <__pow5mult+0xb0>)
 80085e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80085ec:	f000 fd04 	bl	8008ff8 <__assert_func>
 80085f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085f4:	6004      	str	r4, [r0, #0]
 80085f6:	60c4      	str	r4, [r0, #12]
 80085f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80085fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008600:	b94c      	cbnz	r4, 8008616 <__pow5mult+0x66>
 8008602:	f240 2171 	movw	r1, #625	@ 0x271
 8008606:	4638      	mov	r0, r7
 8008608:	f7ff ff1a 	bl	8008440 <__i2b>
 800860c:	2300      	movs	r3, #0
 800860e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008612:	4604      	mov	r4, r0
 8008614:	6003      	str	r3, [r0, #0]
 8008616:	f04f 0900 	mov.w	r9, #0
 800861a:	07eb      	lsls	r3, r5, #31
 800861c:	d50a      	bpl.n	8008634 <__pow5mult+0x84>
 800861e:	4631      	mov	r1, r6
 8008620:	4622      	mov	r2, r4
 8008622:	4638      	mov	r0, r7
 8008624:	f7ff ff22 	bl	800846c <__multiply>
 8008628:	4631      	mov	r1, r6
 800862a:	4680      	mov	r8, r0
 800862c:	4638      	mov	r0, r7
 800862e:	f7ff fe53 	bl	80082d8 <_Bfree>
 8008632:	4646      	mov	r6, r8
 8008634:	106d      	asrs	r5, r5, #1
 8008636:	d00b      	beq.n	8008650 <__pow5mult+0xa0>
 8008638:	6820      	ldr	r0, [r4, #0]
 800863a:	b938      	cbnz	r0, 800864c <__pow5mult+0x9c>
 800863c:	4622      	mov	r2, r4
 800863e:	4621      	mov	r1, r4
 8008640:	4638      	mov	r0, r7
 8008642:	f7ff ff13 	bl	800846c <__multiply>
 8008646:	6020      	str	r0, [r4, #0]
 8008648:	f8c0 9000 	str.w	r9, [r0]
 800864c:	4604      	mov	r4, r0
 800864e:	e7e4      	b.n	800861a <__pow5mult+0x6a>
 8008650:	4630      	mov	r0, r6
 8008652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008656:	bf00      	nop
 8008658:	08009e48 	.word	0x08009e48
 800865c:	08009d15 	.word	0x08009d15
 8008660:	08009d95 	.word	0x08009d95

08008664 <__lshift>:
 8008664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008668:	460c      	mov	r4, r1
 800866a:	6849      	ldr	r1, [r1, #4]
 800866c:	6923      	ldr	r3, [r4, #16]
 800866e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008672:	68a3      	ldr	r3, [r4, #8]
 8008674:	4607      	mov	r7, r0
 8008676:	4691      	mov	r9, r2
 8008678:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800867c:	f108 0601 	add.w	r6, r8, #1
 8008680:	42b3      	cmp	r3, r6
 8008682:	db0b      	blt.n	800869c <__lshift+0x38>
 8008684:	4638      	mov	r0, r7
 8008686:	f7ff fde7 	bl	8008258 <_Balloc>
 800868a:	4605      	mov	r5, r0
 800868c:	b948      	cbnz	r0, 80086a2 <__lshift+0x3e>
 800868e:	4602      	mov	r2, r0
 8008690:	4b28      	ldr	r3, [pc, #160]	@ (8008734 <__lshift+0xd0>)
 8008692:	4829      	ldr	r0, [pc, #164]	@ (8008738 <__lshift+0xd4>)
 8008694:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008698:	f000 fcae 	bl	8008ff8 <__assert_func>
 800869c:	3101      	adds	r1, #1
 800869e:	005b      	lsls	r3, r3, #1
 80086a0:	e7ee      	b.n	8008680 <__lshift+0x1c>
 80086a2:	2300      	movs	r3, #0
 80086a4:	f100 0114 	add.w	r1, r0, #20
 80086a8:	f100 0210 	add.w	r2, r0, #16
 80086ac:	4618      	mov	r0, r3
 80086ae:	4553      	cmp	r3, sl
 80086b0:	db33      	blt.n	800871a <__lshift+0xb6>
 80086b2:	6920      	ldr	r0, [r4, #16]
 80086b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086b8:	f104 0314 	add.w	r3, r4, #20
 80086bc:	f019 091f 	ands.w	r9, r9, #31
 80086c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086c8:	d02b      	beq.n	8008722 <__lshift+0xbe>
 80086ca:	f1c9 0e20 	rsb	lr, r9, #32
 80086ce:	468a      	mov	sl, r1
 80086d0:	2200      	movs	r2, #0
 80086d2:	6818      	ldr	r0, [r3, #0]
 80086d4:	fa00 f009 	lsl.w	r0, r0, r9
 80086d8:	4310      	orrs	r0, r2
 80086da:	f84a 0b04 	str.w	r0, [sl], #4
 80086de:	f853 2b04 	ldr.w	r2, [r3], #4
 80086e2:	459c      	cmp	ip, r3
 80086e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80086e8:	d8f3      	bhi.n	80086d2 <__lshift+0x6e>
 80086ea:	ebac 0304 	sub.w	r3, ip, r4
 80086ee:	3b15      	subs	r3, #21
 80086f0:	f023 0303 	bic.w	r3, r3, #3
 80086f4:	3304      	adds	r3, #4
 80086f6:	f104 0015 	add.w	r0, r4, #21
 80086fa:	4560      	cmp	r0, ip
 80086fc:	bf88      	it	hi
 80086fe:	2304      	movhi	r3, #4
 8008700:	50ca      	str	r2, [r1, r3]
 8008702:	b10a      	cbz	r2, 8008708 <__lshift+0xa4>
 8008704:	f108 0602 	add.w	r6, r8, #2
 8008708:	3e01      	subs	r6, #1
 800870a:	4638      	mov	r0, r7
 800870c:	612e      	str	r6, [r5, #16]
 800870e:	4621      	mov	r1, r4
 8008710:	f7ff fde2 	bl	80082d8 <_Bfree>
 8008714:	4628      	mov	r0, r5
 8008716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800871a:	f842 0f04 	str.w	r0, [r2, #4]!
 800871e:	3301      	adds	r3, #1
 8008720:	e7c5      	b.n	80086ae <__lshift+0x4a>
 8008722:	3904      	subs	r1, #4
 8008724:	f853 2b04 	ldr.w	r2, [r3], #4
 8008728:	f841 2f04 	str.w	r2, [r1, #4]!
 800872c:	459c      	cmp	ip, r3
 800872e:	d8f9      	bhi.n	8008724 <__lshift+0xc0>
 8008730:	e7ea      	b.n	8008708 <__lshift+0xa4>
 8008732:	bf00      	nop
 8008734:	08009d84 	.word	0x08009d84
 8008738:	08009d95 	.word	0x08009d95

0800873c <__mcmp>:
 800873c:	690a      	ldr	r2, [r1, #16]
 800873e:	4603      	mov	r3, r0
 8008740:	6900      	ldr	r0, [r0, #16]
 8008742:	1a80      	subs	r0, r0, r2
 8008744:	b530      	push	{r4, r5, lr}
 8008746:	d10e      	bne.n	8008766 <__mcmp+0x2a>
 8008748:	3314      	adds	r3, #20
 800874a:	3114      	adds	r1, #20
 800874c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008750:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008754:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008758:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800875c:	4295      	cmp	r5, r2
 800875e:	d003      	beq.n	8008768 <__mcmp+0x2c>
 8008760:	d205      	bcs.n	800876e <__mcmp+0x32>
 8008762:	f04f 30ff 	mov.w	r0, #4294967295
 8008766:	bd30      	pop	{r4, r5, pc}
 8008768:	42a3      	cmp	r3, r4
 800876a:	d3f3      	bcc.n	8008754 <__mcmp+0x18>
 800876c:	e7fb      	b.n	8008766 <__mcmp+0x2a>
 800876e:	2001      	movs	r0, #1
 8008770:	e7f9      	b.n	8008766 <__mcmp+0x2a>
	...

08008774 <__mdiff>:
 8008774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008778:	4689      	mov	r9, r1
 800877a:	4606      	mov	r6, r0
 800877c:	4611      	mov	r1, r2
 800877e:	4648      	mov	r0, r9
 8008780:	4614      	mov	r4, r2
 8008782:	f7ff ffdb 	bl	800873c <__mcmp>
 8008786:	1e05      	subs	r5, r0, #0
 8008788:	d112      	bne.n	80087b0 <__mdiff+0x3c>
 800878a:	4629      	mov	r1, r5
 800878c:	4630      	mov	r0, r6
 800878e:	f7ff fd63 	bl	8008258 <_Balloc>
 8008792:	4602      	mov	r2, r0
 8008794:	b928      	cbnz	r0, 80087a2 <__mdiff+0x2e>
 8008796:	4b3f      	ldr	r3, [pc, #252]	@ (8008894 <__mdiff+0x120>)
 8008798:	f240 2137 	movw	r1, #567	@ 0x237
 800879c:	483e      	ldr	r0, [pc, #248]	@ (8008898 <__mdiff+0x124>)
 800879e:	f000 fc2b 	bl	8008ff8 <__assert_func>
 80087a2:	2301      	movs	r3, #1
 80087a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80087a8:	4610      	mov	r0, r2
 80087aa:	b003      	add	sp, #12
 80087ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b0:	bfbc      	itt	lt
 80087b2:	464b      	movlt	r3, r9
 80087b4:	46a1      	movlt	r9, r4
 80087b6:	4630      	mov	r0, r6
 80087b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80087bc:	bfba      	itte	lt
 80087be:	461c      	movlt	r4, r3
 80087c0:	2501      	movlt	r5, #1
 80087c2:	2500      	movge	r5, #0
 80087c4:	f7ff fd48 	bl	8008258 <_Balloc>
 80087c8:	4602      	mov	r2, r0
 80087ca:	b918      	cbnz	r0, 80087d4 <__mdiff+0x60>
 80087cc:	4b31      	ldr	r3, [pc, #196]	@ (8008894 <__mdiff+0x120>)
 80087ce:	f240 2145 	movw	r1, #581	@ 0x245
 80087d2:	e7e3      	b.n	800879c <__mdiff+0x28>
 80087d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80087d8:	6926      	ldr	r6, [r4, #16]
 80087da:	60c5      	str	r5, [r0, #12]
 80087dc:	f109 0310 	add.w	r3, r9, #16
 80087e0:	f109 0514 	add.w	r5, r9, #20
 80087e4:	f104 0e14 	add.w	lr, r4, #20
 80087e8:	f100 0b14 	add.w	fp, r0, #20
 80087ec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80087f0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80087f4:	9301      	str	r3, [sp, #4]
 80087f6:	46d9      	mov	r9, fp
 80087f8:	f04f 0c00 	mov.w	ip, #0
 80087fc:	9b01      	ldr	r3, [sp, #4]
 80087fe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008802:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008806:	9301      	str	r3, [sp, #4]
 8008808:	fa1f f38a 	uxth.w	r3, sl
 800880c:	4619      	mov	r1, r3
 800880e:	b283      	uxth	r3, r0
 8008810:	1acb      	subs	r3, r1, r3
 8008812:	0c00      	lsrs	r0, r0, #16
 8008814:	4463      	add	r3, ip
 8008816:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800881a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800881e:	b29b      	uxth	r3, r3
 8008820:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008824:	4576      	cmp	r6, lr
 8008826:	f849 3b04 	str.w	r3, [r9], #4
 800882a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800882e:	d8e5      	bhi.n	80087fc <__mdiff+0x88>
 8008830:	1b33      	subs	r3, r6, r4
 8008832:	3b15      	subs	r3, #21
 8008834:	f023 0303 	bic.w	r3, r3, #3
 8008838:	3415      	adds	r4, #21
 800883a:	3304      	adds	r3, #4
 800883c:	42a6      	cmp	r6, r4
 800883e:	bf38      	it	cc
 8008840:	2304      	movcc	r3, #4
 8008842:	441d      	add	r5, r3
 8008844:	445b      	add	r3, fp
 8008846:	461e      	mov	r6, r3
 8008848:	462c      	mov	r4, r5
 800884a:	4544      	cmp	r4, r8
 800884c:	d30e      	bcc.n	800886c <__mdiff+0xf8>
 800884e:	f108 0103 	add.w	r1, r8, #3
 8008852:	1b49      	subs	r1, r1, r5
 8008854:	f021 0103 	bic.w	r1, r1, #3
 8008858:	3d03      	subs	r5, #3
 800885a:	45a8      	cmp	r8, r5
 800885c:	bf38      	it	cc
 800885e:	2100      	movcc	r1, #0
 8008860:	440b      	add	r3, r1
 8008862:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008866:	b191      	cbz	r1, 800888e <__mdiff+0x11a>
 8008868:	6117      	str	r7, [r2, #16]
 800886a:	e79d      	b.n	80087a8 <__mdiff+0x34>
 800886c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008870:	46e6      	mov	lr, ip
 8008872:	0c08      	lsrs	r0, r1, #16
 8008874:	fa1c fc81 	uxtah	ip, ip, r1
 8008878:	4471      	add	r1, lr
 800887a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800887e:	b289      	uxth	r1, r1
 8008880:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008884:	f846 1b04 	str.w	r1, [r6], #4
 8008888:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800888c:	e7dd      	b.n	800884a <__mdiff+0xd6>
 800888e:	3f01      	subs	r7, #1
 8008890:	e7e7      	b.n	8008862 <__mdiff+0xee>
 8008892:	bf00      	nop
 8008894:	08009d84 	.word	0x08009d84
 8008898:	08009d95 	.word	0x08009d95

0800889c <__d2b>:
 800889c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80088a0:	460f      	mov	r7, r1
 80088a2:	2101      	movs	r1, #1
 80088a4:	ec59 8b10 	vmov	r8, r9, d0
 80088a8:	4616      	mov	r6, r2
 80088aa:	f7ff fcd5 	bl	8008258 <_Balloc>
 80088ae:	4604      	mov	r4, r0
 80088b0:	b930      	cbnz	r0, 80088c0 <__d2b+0x24>
 80088b2:	4602      	mov	r2, r0
 80088b4:	4b23      	ldr	r3, [pc, #140]	@ (8008944 <__d2b+0xa8>)
 80088b6:	4824      	ldr	r0, [pc, #144]	@ (8008948 <__d2b+0xac>)
 80088b8:	f240 310f 	movw	r1, #783	@ 0x30f
 80088bc:	f000 fb9c 	bl	8008ff8 <__assert_func>
 80088c0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088c8:	b10d      	cbz	r5, 80088ce <__d2b+0x32>
 80088ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088ce:	9301      	str	r3, [sp, #4]
 80088d0:	f1b8 0300 	subs.w	r3, r8, #0
 80088d4:	d023      	beq.n	800891e <__d2b+0x82>
 80088d6:	4668      	mov	r0, sp
 80088d8:	9300      	str	r3, [sp, #0]
 80088da:	f7ff fd84 	bl	80083e6 <__lo0bits>
 80088de:	e9dd 1200 	ldrd	r1, r2, [sp]
 80088e2:	b1d0      	cbz	r0, 800891a <__d2b+0x7e>
 80088e4:	f1c0 0320 	rsb	r3, r0, #32
 80088e8:	fa02 f303 	lsl.w	r3, r2, r3
 80088ec:	430b      	orrs	r3, r1
 80088ee:	40c2      	lsrs	r2, r0
 80088f0:	6163      	str	r3, [r4, #20]
 80088f2:	9201      	str	r2, [sp, #4]
 80088f4:	9b01      	ldr	r3, [sp, #4]
 80088f6:	61a3      	str	r3, [r4, #24]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	bf0c      	ite	eq
 80088fc:	2201      	moveq	r2, #1
 80088fe:	2202      	movne	r2, #2
 8008900:	6122      	str	r2, [r4, #16]
 8008902:	b1a5      	cbz	r5, 800892e <__d2b+0x92>
 8008904:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008908:	4405      	add	r5, r0
 800890a:	603d      	str	r5, [r7, #0]
 800890c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008910:	6030      	str	r0, [r6, #0]
 8008912:	4620      	mov	r0, r4
 8008914:	b003      	add	sp, #12
 8008916:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800891a:	6161      	str	r1, [r4, #20]
 800891c:	e7ea      	b.n	80088f4 <__d2b+0x58>
 800891e:	a801      	add	r0, sp, #4
 8008920:	f7ff fd61 	bl	80083e6 <__lo0bits>
 8008924:	9b01      	ldr	r3, [sp, #4]
 8008926:	6163      	str	r3, [r4, #20]
 8008928:	3020      	adds	r0, #32
 800892a:	2201      	movs	r2, #1
 800892c:	e7e8      	b.n	8008900 <__d2b+0x64>
 800892e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008932:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008936:	6038      	str	r0, [r7, #0]
 8008938:	6918      	ldr	r0, [r3, #16]
 800893a:	f7ff fd35 	bl	80083a8 <__hi0bits>
 800893e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008942:	e7e5      	b.n	8008910 <__d2b+0x74>
 8008944:	08009d84 	.word	0x08009d84
 8008948:	08009d95 	.word	0x08009d95

0800894c <__ssputs_r>:
 800894c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008950:	688e      	ldr	r6, [r1, #8]
 8008952:	461f      	mov	r7, r3
 8008954:	42be      	cmp	r6, r7
 8008956:	680b      	ldr	r3, [r1, #0]
 8008958:	4682      	mov	sl, r0
 800895a:	460c      	mov	r4, r1
 800895c:	4690      	mov	r8, r2
 800895e:	d82d      	bhi.n	80089bc <__ssputs_r+0x70>
 8008960:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008964:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008968:	d026      	beq.n	80089b8 <__ssputs_r+0x6c>
 800896a:	6965      	ldr	r5, [r4, #20]
 800896c:	6909      	ldr	r1, [r1, #16]
 800896e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008972:	eba3 0901 	sub.w	r9, r3, r1
 8008976:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800897a:	1c7b      	adds	r3, r7, #1
 800897c:	444b      	add	r3, r9
 800897e:	106d      	asrs	r5, r5, #1
 8008980:	429d      	cmp	r5, r3
 8008982:	bf38      	it	cc
 8008984:	461d      	movcc	r5, r3
 8008986:	0553      	lsls	r3, r2, #21
 8008988:	d527      	bpl.n	80089da <__ssputs_r+0x8e>
 800898a:	4629      	mov	r1, r5
 800898c:	f7ff fbd8 	bl	8008140 <_malloc_r>
 8008990:	4606      	mov	r6, r0
 8008992:	b360      	cbz	r0, 80089ee <__ssputs_r+0xa2>
 8008994:	6921      	ldr	r1, [r4, #16]
 8008996:	464a      	mov	r2, r9
 8008998:	f000 fb20 	bl	8008fdc <memcpy>
 800899c:	89a3      	ldrh	r3, [r4, #12]
 800899e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80089a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089a6:	81a3      	strh	r3, [r4, #12]
 80089a8:	6126      	str	r6, [r4, #16]
 80089aa:	6165      	str	r5, [r4, #20]
 80089ac:	444e      	add	r6, r9
 80089ae:	eba5 0509 	sub.w	r5, r5, r9
 80089b2:	6026      	str	r6, [r4, #0]
 80089b4:	60a5      	str	r5, [r4, #8]
 80089b6:	463e      	mov	r6, r7
 80089b8:	42be      	cmp	r6, r7
 80089ba:	d900      	bls.n	80089be <__ssputs_r+0x72>
 80089bc:	463e      	mov	r6, r7
 80089be:	6820      	ldr	r0, [r4, #0]
 80089c0:	4632      	mov	r2, r6
 80089c2:	4641      	mov	r1, r8
 80089c4:	f000 fabe 	bl	8008f44 <memmove>
 80089c8:	68a3      	ldr	r3, [r4, #8]
 80089ca:	1b9b      	subs	r3, r3, r6
 80089cc:	60a3      	str	r3, [r4, #8]
 80089ce:	6823      	ldr	r3, [r4, #0]
 80089d0:	4433      	add	r3, r6
 80089d2:	6023      	str	r3, [r4, #0]
 80089d4:	2000      	movs	r0, #0
 80089d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089da:	462a      	mov	r2, r5
 80089dc:	f000 fb50 	bl	8009080 <_realloc_r>
 80089e0:	4606      	mov	r6, r0
 80089e2:	2800      	cmp	r0, #0
 80089e4:	d1e0      	bne.n	80089a8 <__ssputs_r+0x5c>
 80089e6:	6921      	ldr	r1, [r4, #16]
 80089e8:	4650      	mov	r0, sl
 80089ea:	f7ff fb35 	bl	8008058 <_free_r>
 80089ee:	230c      	movs	r3, #12
 80089f0:	f8ca 3000 	str.w	r3, [sl]
 80089f4:	89a3      	ldrh	r3, [r4, #12]
 80089f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089fa:	81a3      	strh	r3, [r4, #12]
 80089fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008a00:	e7e9      	b.n	80089d6 <__ssputs_r+0x8a>
	...

08008a04 <_svfiprintf_r>:
 8008a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a08:	4698      	mov	r8, r3
 8008a0a:	898b      	ldrh	r3, [r1, #12]
 8008a0c:	061b      	lsls	r3, r3, #24
 8008a0e:	b09d      	sub	sp, #116	@ 0x74
 8008a10:	4607      	mov	r7, r0
 8008a12:	460d      	mov	r5, r1
 8008a14:	4614      	mov	r4, r2
 8008a16:	d510      	bpl.n	8008a3a <_svfiprintf_r+0x36>
 8008a18:	690b      	ldr	r3, [r1, #16]
 8008a1a:	b973      	cbnz	r3, 8008a3a <_svfiprintf_r+0x36>
 8008a1c:	2140      	movs	r1, #64	@ 0x40
 8008a1e:	f7ff fb8f 	bl	8008140 <_malloc_r>
 8008a22:	6028      	str	r0, [r5, #0]
 8008a24:	6128      	str	r0, [r5, #16]
 8008a26:	b930      	cbnz	r0, 8008a36 <_svfiprintf_r+0x32>
 8008a28:	230c      	movs	r3, #12
 8008a2a:	603b      	str	r3, [r7, #0]
 8008a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a30:	b01d      	add	sp, #116	@ 0x74
 8008a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a36:	2340      	movs	r3, #64	@ 0x40
 8008a38:	616b      	str	r3, [r5, #20]
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a3e:	2320      	movs	r3, #32
 8008a40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a44:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a48:	2330      	movs	r3, #48	@ 0x30
 8008a4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008be8 <_svfiprintf_r+0x1e4>
 8008a4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a52:	f04f 0901 	mov.w	r9, #1
 8008a56:	4623      	mov	r3, r4
 8008a58:	469a      	mov	sl, r3
 8008a5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a5e:	b10a      	cbz	r2, 8008a64 <_svfiprintf_r+0x60>
 8008a60:	2a25      	cmp	r2, #37	@ 0x25
 8008a62:	d1f9      	bne.n	8008a58 <_svfiprintf_r+0x54>
 8008a64:	ebba 0b04 	subs.w	fp, sl, r4
 8008a68:	d00b      	beq.n	8008a82 <_svfiprintf_r+0x7e>
 8008a6a:	465b      	mov	r3, fp
 8008a6c:	4622      	mov	r2, r4
 8008a6e:	4629      	mov	r1, r5
 8008a70:	4638      	mov	r0, r7
 8008a72:	f7ff ff6b 	bl	800894c <__ssputs_r>
 8008a76:	3001      	adds	r0, #1
 8008a78:	f000 80a7 	beq.w	8008bca <_svfiprintf_r+0x1c6>
 8008a7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a7e:	445a      	add	r2, fp
 8008a80:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a82:	f89a 3000 	ldrb.w	r3, [sl]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	f000 809f 	beq.w	8008bca <_svfiprintf_r+0x1c6>
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a96:	f10a 0a01 	add.w	sl, sl, #1
 8008a9a:	9304      	str	r3, [sp, #16]
 8008a9c:	9307      	str	r3, [sp, #28]
 8008a9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008aa2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008aa4:	4654      	mov	r4, sl
 8008aa6:	2205      	movs	r2, #5
 8008aa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008aac:	484e      	ldr	r0, [pc, #312]	@ (8008be8 <_svfiprintf_r+0x1e4>)
 8008aae:	f7f7 fb8f 	bl	80001d0 <memchr>
 8008ab2:	9a04      	ldr	r2, [sp, #16]
 8008ab4:	b9d8      	cbnz	r0, 8008aee <_svfiprintf_r+0xea>
 8008ab6:	06d0      	lsls	r0, r2, #27
 8008ab8:	bf44      	itt	mi
 8008aba:	2320      	movmi	r3, #32
 8008abc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ac0:	0711      	lsls	r1, r2, #28
 8008ac2:	bf44      	itt	mi
 8008ac4:	232b      	movmi	r3, #43	@ 0x2b
 8008ac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008aca:	f89a 3000 	ldrb.w	r3, [sl]
 8008ace:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ad0:	d015      	beq.n	8008afe <_svfiprintf_r+0xfa>
 8008ad2:	9a07      	ldr	r2, [sp, #28]
 8008ad4:	4654      	mov	r4, sl
 8008ad6:	2000      	movs	r0, #0
 8008ad8:	f04f 0c0a 	mov.w	ip, #10
 8008adc:	4621      	mov	r1, r4
 8008ade:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ae2:	3b30      	subs	r3, #48	@ 0x30
 8008ae4:	2b09      	cmp	r3, #9
 8008ae6:	d94b      	bls.n	8008b80 <_svfiprintf_r+0x17c>
 8008ae8:	b1b0      	cbz	r0, 8008b18 <_svfiprintf_r+0x114>
 8008aea:	9207      	str	r2, [sp, #28]
 8008aec:	e014      	b.n	8008b18 <_svfiprintf_r+0x114>
 8008aee:	eba0 0308 	sub.w	r3, r0, r8
 8008af2:	fa09 f303 	lsl.w	r3, r9, r3
 8008af6:	4313      	orrs	r3, r2
 8008af8:	9304      	str	r3, [sp, #16]
 8008afa:	46a2      	mov	sl, r4
 8008afc:	e7d2      	b.n	8008aa4 <_svfiprintf_r+0xa0>
 8008afe:	9b03      	ldr	r3, [sp, #12]
 8008b00:	1d19      	adds	r1, r3, #4
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	9103      	str	r1, [sp, #12]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	bfbb      	ittet	lt
 8008b0a:	425b      	neglt	r3, r3
 8008b0c:	f042 0202 	orrlt.w	r2, r2, #2
 8008b10:	9307      	strge	r3, [sp, #28]
 8008b12:	9307      	strlt	r3, [sp, #28]
 8008b14:	bfb8      	it	lt
 8008b16:	9204      	strlt	r2, [sp, #16]
 8008b18:	7823      	ldrb	r3, [r4, #0]
 8008b1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b1c:	d10a      	bne.n	8008b34 <_svfiprintf_r+0x130>
 8008b1e:	7863      	ldrb	r3, [r4, #1]
 8008b20:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b22:	d132      	bne.n	8008b8a <_svfiprintf_r+0x186>
 8008b24:	9b03      	ldr	r3, [sp, #12]
 8008b26:	1d1a      	adds	r2, r3, #4
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	9203      	str	r2, [sp, #12]
 8008b2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b30:	3402      	adds	r4, #2
 8008b32:	9305      	str	r3, [sp, #20]
 8008b34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008bf8 <_svfiprintf_r+0x1f4>
 8008b38:	7821      	ldrb	r1, [r4, #0]
 8008b3a:	2203      	movs	r2, #3
 8008b3c:	4650      	mov	r0, sl
 8008b3e:	f7f7 fb47 	bl	80001d0 <memchr>
 8008b42:	b138      	cbz	r0, 8008b54 <_svfiprintf_r+0x150>
 8008b44:	9b04      	ldr	r3, [sp, #16]
 8008b46:	eba0 000a 	sub.w	r0, r0, sl
 8008b4a:	2240      	movs	r2, #64	@ 0x40
 8008b4c:	4082      	lsls	r2, r0
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	3401      	adds	r4, #1
 8008b52:	9304      	str	r3, [sp, #16]
 8008b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b58:	4824      	ldr	r0, [pc, #144]	@ (8008bec <_svfiprintf_r+0x1e8>)
 8008b5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b5e:	2206      	movs	r2, #6
 8008b60:	f7f7 fb36 	bl	80001d0 <memchr>
 8008b64:	2800      	cmp	r0, #0
 8008b66:	d036      	beq.n	8008bd6 <_svfiprintf_r+0x1d2>
 8008b68:	4b21      	ldr	r3, [pc, #132]	@ (8008bf0 <_svfiprintf_r+0x1ec>)
 8008b6a:	bb1b      	cbnz	r3, 8008bb4 <_svfiprintf_r+0x1b0>
 8008b6c:	9b03      	ldr	r3, [sp, #12]
 8008b6e:	3307      	adds	r3, #7
 8008b70:	f023 0307 	bic.w	r3, r3, #7
 8008b74:	3308      	adds	r3, #8
 8008b76:	9303      	str	r3, [sp, #12]
 8008b78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b7a:	4433      	add	r3, r6
 8008b7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b7e:	e76a      	b.n	8008a56 <_svfiprintf_r+0x52>
 8008b80:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b84:	460c      	mov	r4, r1
 8008b86:	2001      	movs	r0, #1
 8008b88:	e7a8      	b.n	8008adc <_svfiprintf_r+0xd8>
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	3401      	adds	r4, #1
 8008b8e:	9305      	str	r3, [sp, #20]
 8008b90:	4619      	mov	r1, r3
 8008b92:	f04f 0c0a 	mov.w	ip, #10
 8008b96:	4620      	mov	r0, r4
 8008b98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b9c:	3a30      	subs	r2, #48	@ 0x30
 8008b9e:	2a09      	cmp	r2, #9
 8008ba0:	d903      	bls.n	8008baa <_svfiprintf_r+0x1a6>
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d0c6      	beq.n	8008b34 <_svfiprintf_r+0x130>
 8008ba6:	9105      	str	r1, [sp, #20]
 8008ba8:	e7c4      	b.n	8008b34 <_svfiprintf_r+0x130>
 8008baa:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bae:	4604      	mov	r4, r0
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	e7f0      	b.n	8008b96 <_svfiprintf_r+0x192>
 8008bb4:	ab03      	add	r3, sp, #12
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	462a      	mov	r2, r5
 8008bba:	4b0e      	ldr	r3, [pc, #56]	@ (8008bf4 <_svfiprintf_r+0x1f0>)
 8008bbc:	a904      	add	r1, sp, #16
 8008bbe:	4638      	mov	r0, r7
 8008bc0:	f7fd fcb4 	bl	800652c <_printf_float>
 8008bc4:	1c42      	adds	r2, r0, #1
 8008bc6:	4606      	mov	r6, r0
 8008bc8:	d1d6      	bne.n	8008b78 <_svfiprintf_r+0x174>
 8008bca:	89ab      	ldrh	r3, [r5, #12]
 8008bcc:	065b      	lsls	r3, r3, #25
 8008bce:	f53f af2d 	bmi.w	8008a2c <_svfiprintf_r+0x28>
 8008bd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008bd4:	e72c      	b.n	8008a30 <_svfiprintf_r+0x2c>
 8008bd6:	ab03      	add	r3, sp, #12
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	462a      	mov	r2, r5
 8008bdc:	4b05      	ldr	r3, [pc, #20]	@ (8008bf4 <_svfiprintf_r+0x1f0>)
 8008bde:	a904      	add	r1, sp, #16
 8008be0:	4638      	mov	r0, r7
 8008be2:	f7fd ff3b 	bl	8006a5c <_printf_i>
 8008be6:	e7ed      	b.n	8008bc4 <_svfiprintf_r+0x1c0>
 8008be8:	08009dee 	.word	0x08009dee
 8008bec:	08009df8 	.word	0x08009df8
 8008bf0:	0800652d 	.word	0x0800652d
 8008bf4:	0800894d 	.word	0x0800894d
 8008bf8:	08009df4 	.word	0x08009df4

08008bfc <__sfputc_r>:
 8008bfc:	6893      	ldr	r3, [r2, #8]
 8008bfe:	3b01      	subs	r3, #1
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	b410      	push	{r4}
 8008c04:	6093      	str	r3, [r2, #8]
 8008c06:	da08      	bge.n	8008c1a <__sfputc_r+0x1e>
 8008c08:	6994      	ldr	r4, [r2, #24]
 8008c0a:	42a3      	cmp	r3, r4
 8008c0c:	db01      	blt.n	8008c12 <__sfputc_r+0x16>
 8008c0e:	290a      	cmp	r1, #10
 8008c10:	d103      	bne.n	8008c1a <__sfputc_r+0x1e>
 8008c12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c16:	f7fe bab1 	b.w	800717c <__swbuf_r>
 8008c1a:	6813      	ldr	r3, [r2, #0]
 8008c1c:	1c58      	adds	r0, r3, #1
 8008c1e:	6010      	str	r0, [r2, #0]
 8008c20:	7019      	strb	r1, [r3, #0]
 8008c22:	4608      	mov	r0, r1
 8008c24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c28:	4770      	bx	lr

08008c2a <__sfputs_r>:
 8008c2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c2c:	4606      	mov	r6, r0
 8008c2e:	460f      	mov	r7, r1
 8008c30:	4614      	mov	r4, r2
 8008c32:	18d5      	adds	r5, r2, r3
 8008c34:	42ac      	cmp	r4, r5
 8008c36:	d101      	bne.n	8008c3c <__sfputs_r+0x12>
 8008c38:	2000      	movs	r0, #0
 8008c3a:	e007      	b.n	8008c4c <__sfputs_r+0x22>
 8008c3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c40:	463a      	mov	r2, r7
 8008c42:	4630      	mov	r0, r6
 8008c44:	f7ff ffda 	bl	8008bfc <__sfputc_r>
 8008c48:	1c43      	adds	r3, r0, #1
 8008c4a:	d1f3      	bne.n	8008c34 <__sfputs_r+0xa>
 8008c4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c50 <_vfiprintf_r>:
 8008c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c54:	460d      	mov	r5, r1
 8008c56:	b09d      	sub	sp, #116	@ 0x74
 8008c58:	4614      	mov	r4, r2
 8008c5a:	4698      	mov	r8, r3
 8008c5c:	4606      	mov	r6, r0
 8008c5e:	b118      	cbz	r0, 8008c68 <_vfiprintf_r+0x18>
 8008c60:	6a03      	ldr	r3, [r0, #32]
 8008c62:	b90b      	cbnz	r3, 8008c68 <_vfiprintf_r+0x18>
 8008c64:	f7fe f964 	bl	8006f30 <__sinit>
 8008c68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c6a:	07d9      	lsls	r1, r3, #31
 8008c6c:	d405      	bmi.n	8008c7a <_vfiprintf_r+0x2a>
 8008c6e:	89ab      	ldrh	r3, [r5, #12]
 8008c70:	059a      	lsls	r2, r3, #22
 8008c72:	d402      	bmi.n	8008c7a <_vfiprintf_r+0x2a>
 8008c74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c76:	f7fe fb92 	bl	800739e <__retarget_lock_acquire_recursive>
 8008c7a:	89ab      	ldrh	r3, [r5, #12]
 8008c7c:	071b      	lsls	r3, r3, #28
 8008c7e:	d501      	bpl.n	8008c84 <_vfiprintf_r+0x34>
 8008c80:	692b      	ldr	r3, [r5, #16]
 8008c82:	b99b      	cbnz	r3, 8008cac <_vfiprintf_r+0x5c>
 8008c84:	4629      	mov	r1, r5
 8008c86:	4630      	mov	r0, r6
 8008c88:	f7fe fab6 	bl	80071f8 <__swsetup_r>
 8008c8c:	b170      	cbz	r0, 8008cac <_vfiprintf_r+0x5c>
 8008c8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c90:	07dc      	lsls	r4, r3, #31
 8008c92:	d504      	bpl.n	8008c9e <_vfiprintf_r+0x4e>
 8008c94:	f04f 30ff 	mov.w	r0, #4294967295
 8008c98:	b01d      	add	sp, #116	@ 0x74
 8008c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c9e:	89ab      	ldrh	r3, [r5, #12]
 8008ca0:	0598      	lsls	r0, r3, #22
 8008ca2:	d4f7      	bmi.n	8008c94 <_vfiprintf_r+0x44>
 8008ca4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ca6:	f7fe fb7b 	bl	80073a0 <__retarget_lock_release_recursive>
 8008caa:	e7f3      	b.n	8008c94 <_vfiprintf_r+0x44>
 8008cac:	2300      	movs	r3, #0
 8008cae:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cb0:	2320      	movs	r3, #32
 8008cb2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008cb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cba:	2330      	movs	r3, #48	@ 0x30
 8008cbc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e6c <_vfiprintf_r+0x21c>
 8008cc0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008cc4:	f04f 0901 	mov.w	r9, #1
 8008cc8:	4623      	mov	r3, r4
 8008cca:	469a      	mov	sl, r3
 8008ccc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cd0:	b10a      	cbz	r2, 8008cd6 <_vfiprintf_r+0x86>
 8008cd2:	2a25      	cmp	r2, #37	@ 0x25
 8008cd4:	d1f9      	bne.n	8008cca <_vfiprintf_r+0x7a>
 8008cd6:	ebba 0b04 	subs.w	fp, sl, r4
 8008cda:	d00b      	beq.n	8008cf4 <_vfiprintf_r+0xa4>
 8008cdc:	465b      	mov	r3, fp
 8008cde:	4622      	mov	r2, r4
 8008ce0:	4629      	mov	r1, r5
 8008ce2:	4630      	mov	r0, r6
 8008ce4:	f7ff ffa1 	bl	8008c2a <__sfputs_r>
 8008ce8:	3001      	adds	r0, #1
 8008cea:	f000 80a7 	beq.w	8008e3c <_vfiprintf_r+0x1ec>
 8008cee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cf0:	445a      	add	r2, fp
 8008cf2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008cf4:	f89a 3000 	ldrb.w	r3, [sl]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	f000 809f 	beq.w	8008e3c <_vfiprintf_r+0x1ec>
 8008cfe:	2300      	movs	r3, #0
 8008d00:	f04f 32ff 	mov.w	r2, #4294967295
 8008d04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d08:	f10a 0a01 	add.w	sl, sl, #1
 8008d0c:	9304      	str	r3, [sp, #16]
 8008d0e:	9307      	str	r3, [sp, #28]
 8008d10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d14:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d16:	4654      	mov	r4, sl
 8008d18:	2205      	movs	r2, #5
 8008d1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d1e:	4853      	ldr	r0, [pc, #332]	@ (8008e6c <_vfiprintf_r+0x21c>)
 8008d20:	f7f7 fa56 	bl	80001d0 <memchr>
 8008d24:	9a04      	ldr	r2, [sp, #16]
 8008d26:	b9d8      	cbnz	r0, 8008d60 <_vfiprintf_r+0x110>
 8008d28:	06d1      	lsls	r1, r2, #27
 8008d2a:	bf44      	itt	mi
 8008d2c:	2320      	movmi	r3, #32
 8008d2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d32:	0713      	lsls	r3, r2, #28
 8008d34:	bf44      	itt	mi
 8008d36:	232b      	movmi	r3, #43	@ 0x2b
 8008d38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d3c:	f89a 3000 	ldrb.w	r3, [sl]
 8008d40:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d42:	d015      	beq.n	8008d70 <_vfiprintf_r+0x120>
 8008d44:	9a07      	ldr	r2, [sp, #28]
 8008d46:	4654      	mov	r4, sl
 8008d48:	2000      	movs	r0, #0
 8008d4a:	f04f 0c0a 	mov.w	ip, #10
 8008d4e:	4621      	mov	r1, r4
 8008d50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d54:	3b30      	subs	r3, #48	@ 0x30
 8008d56:	2b09      	cmp	r3, #9
 8008d58:	d94b      	bls.n	8008df2 <_vfiprintf_r+0x1a2>
 8008d5a:	b1b0      	cbz	r0, 8008d8a <_vfiprintf_r+0x13a>
 8008d5c:	9207      	str	r2, [sp, #28]
 8008d5e:	e014      	b.n	8008d8a <_vfiprintf_r+0x13a>
 8008d60:	eba0 0308 	sub.w	r3, r0, r8
 8008d64:	fa09 f303 	lsl.w	r3, r9, r3
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	9304      	str	r3, [sp, #16]
 8008d6c:	46a2      	mov	sl, r4
 8008d6e:	e7d2      	b.n	8008d16 <_vfiprintf_r+0xc6>
 8008d70:	9b03      	ldr	r3, [sp, #12]
 8008d72:	1d19      	adds	r1, r3, #4
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	9103      	str	r1, [sp, #12]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	bfbb      	ittet	lt
 8008d7c:	425b      	neglt	r3, r3
 8008d7e:	f042 0202 	orrlt.w	r2, r2, #2
 8008d82:	9307      	strge	r3, [sp, #28]
 8008d84:	9307      	strlt	r3, [sp, #28]
 8008d86:	bfb8      	it	lt
 8008d88:	9204      	strlt	r2, [sp, #16]
 8008d8a:	7823      	ldrb	r3, [r4, #0]
 8008d8c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d8e:	d10a      	bne.n	8008da6 <_vfiprintf_r+0x156>
 8008d90:	7863      	ldrb	r3, [r4, #1]
 8008d92:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d94:	d132      	bne.n	8008dfc <_vfiprintf_r+0x1ac>
 8008d96:	9b03      	ldr	r3, [sp, #12]
 8008d98:	1d1a      	adds	r2, r3, #4
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	9203      	str	r2, [sp, #12]
 8008d9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008da2:	3402      	adds	r4, #2
 8008da4:	9305      	str	r3, [sp, #20]
 8008da6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e7c <_vfiprintf_r+0x22c>
 8008daa:	7821      	ldrb	r1, [r4, #0]
 8008dac:	2203      	movs	r2, #3
 8008dae:	4650      	mov	r0, sl
 8008db0:	f7f7 fa0e 	bl	80001d0 <memchr>
 8008db4:	b138      	cbz	r0, 8008dc6 <_vfiprintf_r+0x176>
 8008db6:	9b04      	ldr	r3, [sp, #16]
 8008db8:	eba0 000a 	sub.w	r0, r0, sl
 8008dbc:	2240      	movs	r2, #64	@ 0x40
 8008dbe:	4082      	lsls	r2, r0
 8008dc0:	4313      	orrs	r3, r2
 8008dc2:	3401      	adds	r4, #1
 8008dc4:	9304      	str	r3, [sp, #16]
 8008dc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dca:	4829      	ldr	r0, [pc, #164]	@ (8008e70 <_vfiprintf_r+0x220>)
 8008dcc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008dd0:	2206      	movs	r2, #6
 8008dd2:	f7f7 f9fd 	bl	80001d0 <memchr>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	d03f      	beq.n	8008e5a <_vfiprintf_r+0x20a>
 8008dda:	4b26      	ldr	r3, [pc, #152]	@ (8008e74 <_vfiprintf_r+0x224>)
 8008ddc:	bb1b      	cbnz	r3, 8008e26 <_vfiprintf_r+0x1d6>
 8008dde:	9b03      	ldr	r3, [sp, #12]
 8008de0:	3307      	adds	r3, #7
 8008de2:	f023 0307 	bic.w	r3, r3, #7
 8008de6:	3308      	adds	r3, #8
 8008de8:	9303      	str	r3, [sp, #12]
 8008dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dec:	443b      	add	r3, r7
 8008dee:	9309      	str	r3, [sp, #36]	@ 0x24
 8008df0:	e76a      	b.n	8008cc8 <_vfiprintf_r+0x78>
 8008df2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008df6:	460c      	mov	r4, r1
 8008df8:	2001      	movs	r0, #1
 8008dfa:	e7a8      	b.n	8008d4e <_vfiprintf_r+0xfe>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	3401      	adds	r4, #1
 8008e00:	9305      	str	r3, [sp, #20]
 8008e02:	4619      	mov	r1, r3
 8008e04:	f04f 0c0a 	mov.w	ip, #10
 8008e08:	4620      	mov	r0, r4
 8008e0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e0e:	3a30      	subs	r2, #48	@ 0x30
 8008e10:	2a09      	cmp	r2, #9
 8008e12:	d903      	bls.n	8008e1c <_vfiprintf_r+0x1cc>
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d0c6      	beq.n	8008da6 <_vfiprintf_r+0x156>
 8008e18:	9105      	str	r1, [sp, #20]
 8008e1a:	e7c4      	b.n	8008da6 <_vfiprintf_r+0x156>
 8008e1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e20:	4604      	mov	r4, r0
 8008e22:	2301      	movs	r3, #1
 8008e24:	e7f0      	b.n	8008e08 <_vfiprintf_r+0x1b8>
 8008e26:	ab03      	add	r3, sp, #12
 8008e28:	9300      	str	r3, [sp, #0]
 8008e2a:	462a      	mov	r2, r5
 8008e2c:	4b12      	ldr	r3, [pc, #72]	@ (8008e78 <_vfiprintf_r+0x228>)
 8008e2e:	a904      	add	r1, sp, #16
 8008e30:	4630      	mov	r0, r6
 8008e32:	f7fd fb7b 	bl	800652c <_printf_float>
 8008e36:	4607      	mov	r7, r0
 8008e38:	1c78      	adds	r0, r7, #1
 8008e3a:	d1d6      	bne.n	8008dea <_vfiprintf_r+0x19a>
 8008e3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e3e:	07d9      	lsls	r1, r3, #31
 8008e40:	d405      	bmi.n	8008e4e <_vfiprintf_r+0x1fe>
 8008e42:	89ab      	ldrh	r3, [r5, #12]
 8008e44:	059a      	lsls	r2, r3, #22
 8008e46:	d402      	bmi.n	8008e4e <_vfiprintf_r+0x1fe>
 8008e48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e4a:	f7fe faa9 	bl	80073a0 <__retarget_lock_release_recursive>
 8008e4e:	89ab      	ldrh	r3, [r5, #12]
 8008e50:	065b      	lsls	r3, r3, #25
 8008e52:	f53f af1f 	bmi.w	8008c94 <_vfiprintf_r+0x44>
 8008e56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e58:	e71e      	b.n	8008c98 <_vfiprintf_r+0x48>
 8008e5a:	ab03      	add	r3, sp, #12
 8008e5c:	9300      	str	r3, [sp, #0]
 8008e5e:	462a      	mov	r2, r5
 8008e60:	4b05      	ldr	r3, [pc, #20]	@ (8008e78 <_vfiprintf_r+0x228>)
 8008e62:	a904      	add	r1, sp, #16
 8008e64:	4630      	mov	r0, r6
 8008e66:	f7fd fdf9 	bl	8006a5c <_printf_i>
 8008e6a:	e7e4      	b.n	8008e36 <_vfiprintf_r+0x1e6>
 8008e6c:	08009dee 	.word	0x08009dee
 8008e70:	08009df8 	.word	0x08009df8
 8008e74:	0800652d 	.word	0x0800652d
 8008e78:	08008c2b 	.word	0x08008c2b
 8008e7c:	08009df4 	.word	0x08009df4

08008e80 <__swhatbuf_r>:
 8008e80:	b570      	push	{r4, r5, r6, lr}
 8008e82:	460c      	mov	r4, r1
 8008e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e88:	2900      	cmp	r1, #0
 8008e8a:	b096      	sub	sp, #88	@ 0x58
 8008e8c:	4615      	mov	r5, r2
 8008e8e:	461e      	mov	r6, r3
 8008e90:	da0d      	bge.n	8008eae <__swhatbuf_r+0x2e>
 8008e92:	89a3      	ldrh	r3, [r4, #12]
 8008e94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e98:	f04f 0100 	mov.w	r1, #0
 8008e9c:	bf14      	ite	ne
 8008e9e:	2340      	movne	r3, #64	@ 0x40
 8008ea0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008ea4:	2000      	movs	r0, #0
 8008ea6:	6031      	str	r1, [r6, #0]
 8008ea8:	602b      	str	r3, [r5, #0]
 8008eaa:	b016      	add	sp, #88	@ 0x58
 8008eac:	bd70      	pop	{r4, r5, r6, pc}
 8008eae:	466a      	mov	r2, sp
 8008eb0:	f000 f862 	bl	8008f78 <_fstat_r>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	dbec      	blt.n	8008e92 <__swhatbuf_r+0x12>
 8008eb8:	9901      	ldr	r1, [sp, #4]
 8008eba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008ebe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008ec2:	4259      	negs	r1, r3
 8008ec4:	4159      	adcs	r1, r3
 8008ec6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008eca:	e7eb      	b.n	8008ea4 <__swhatbuf_r+0x24>

08008ecc <__smakebuf_r>:
 8008ecc:	898b      	ldrh	r3, [r1, #12]
 8008ece:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ed0:	079d      	lsls	r5, r3, #30
 8008ed2:	4606      	mov	r6, r0
 8008ed4:	460c      	mov	r4, r1
 8008ed6:	d507      	bpl.n	8008ee8 <__smakebuf_r+0x1c>
 8008ed8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008edc:	6023      	str	r3, [r4, #0]
 8008ede:	6123      	str	r3, [r4, #16]
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	6163      	str	r3, [r4, #20]
 8008ee4:	b003      	add	sp, #12
 8008ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ee8:	ab01      	add	r3, sp, #4
 8008eea:	466a      	mov	r2, sp
 8008eec:	f7ff ffc8 	bl	8008e80 <__swhatbuf_r>
 8008ef0:	9f00      	ldr	r7, [sp, #0]
 8008ef2:	4605      	mov	r5, r0
 8008ef4:	4639      	mov	r1, r7
 8008ef6:	4630      	mov	r0, r6
 8008ef8:	f7ff f922 	bl	8008140 <_malloc_r>
 8008efc:	b948      	cbnz	r0, 8008f12 <__smakebuf_r+0x46>
 8008efe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f02:	059a      	lsls	r2, r3, #22
 8008f04:	d4ee      	bmi.n	8008ee4 <__smakebuf_r+0x18>
 8008f06:	f023 0303 	bic.w	r3, r3, #3
 8008f0a:	f043 0302 	orr.w	r3, r3, #2
 8008f0e:	81a3      	strh	r3, [r4, #12]
 8008f10:	e7e2      	b.n	8008ed8 <__smakebuf_r+0xc>
 8008f12:	89a3      	ldrh	r3, [r4, #12]
 8008f14:	6020      	str	r0, [r4, #0]
 8008f16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f1a:	81a3      	strh	r3, [r4, #12]
 8008f1c:	9b01      	ldr	r3, [sp, #4]
 8008f1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008f22:	b15b      	cbz	r3, 8008f3c <__smakebuf_r+0x70>
 8008f24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f28:	4630      	mov	r0, r6
 8008f2a:	f000 f837 	bl	8008f9c <_isatty_r>
 8008f2e:	b128      	cbz	r0, 8008f3c <__smakebuf_r+0x70>
 8008f30:	89a3      	ldrh	r3, [r4, #12]
 8008f32:	f023 0303 	bic.w	r3, r3, #3
 8008f36:	f043 0301 	orr.w	r3, r3, #1
 8008f3a:	81a3      	strh	r3, [r4, #12]
 8008f3c:	89a3      	ldrh	r3, [r4, #12]
 8008f3e:	431d      	orrs	r5, r3
 8008f40:	81a5      	strh	r5, [r4, #12]
 8008f42:	e7cf      	b.n	8008ee4 <__smakebuf_r+0x18>

08008f44 <memmove>:
 8008f44:	4288      	cmp	r0, r1
 8008f46:	b510      	push	{r4, lr}
 8008f48:	eb01 0402 	add.w	r4, r1, r2
 8008f4c:	d902      	bls.n	8008f54 <memmove+0x10>
 8008f4e:	4284      	cmp	r4, r0
 8008f50:	4623      	mov	r3, r4
 8008f52:	d807      	bhi.n	8008f64 <memmove+0x20>
 8008f54:	1e43      	subs	r3, r0, #1
 8008f56:	42a1      	cmp	r1, r4
 8008f58:	d008      	beq.n	8008f6c <memmove+0x28>
 8008f5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f62:	e7f8      	b.n	8008f56 <memmove+0x12>
 8008f64:	4402      	add	r2, r0
 8008f66:	4601      	mov	r1, r0
 8008f68:	428a      	cmp	r2, r1
 8008f6a:	d100      	bne.n	8008f6e <memmove+0x2a>
 8008f6c:	bd10      	pop	{r4, pc}
 8008f6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f76:	e7f7      	b.n	8008f68 <memmove+0x24>

08008f78 <_fstat_r>:
 8008f78:	b538      	push	{r3, r4, r5, lr}
 8008f7a:	4d07      	ldr	r5, [pc, #28]	@ (8008f98 <_fstat_r+0x20>)
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	4604      	mov	r4, r0
 8008f80:	4608      	mov	r0, r1
 8008f82:	4611      	mov	r1, r2
 8008f84:	602b      	str	r3, [r5, #0]
 8008f86:	f7f9 f86d 	bl	8002064 <_fstat>
 8008f8a:	1c43      	adds	r3, r0, #1
 8008f8c:	d102      	bne.n	8008f94 <_fstat_r+0x1c>
 8008f8e:	682b      	ldr	r3, [r5, #0]
 8008f90:	b103      	cbz	r3, 8008f94 <_fstat_r+0x1c>
 8008f92:	6023      	str	r3, [r4, #0]
 8008f94:	bd38      	pop	{r3, r4, r5, pc}
 8008f96:	bf00      	nop
 8008f98:	2000079c 	.word	0x2000079c

08008f9c <_isatty_r>:
 8008f9c:	b538      	push	{r3, r4, r5, lr}
 8008f9e:	4d06      	ldr	r5, [pc, #24]	@ (8008fb8 <_isatty_r+0x1c>)
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	4604      	mov	r4, r0
 8008fa4:	4608      	mov	r0, r1
 8008fa6:	602b      	str	r3, [r5, #0]
 8008fa8:	f7f9 f86c 	bl	8002084 <_isatty>
 8008fac:	1c43      	adds	r3, r0, #1
 8008fae:	d102      	bne.n	8008fb6 <_isatty_r+0x1a>
 8008fb0:	682b      	ldr	r3, [r5, #0]
 8008fb2:	b103      	cbz	r3, 8008fb6 <_isatty_r+0x1a>
 8008fb4:	6023      	str	r3, [r4, #0]
 8008fb6:	bd38      	pop	{r3, r4, r5, pc}
 8008fb8:	2000079c 	.word	0x2000079c

08008fbc <_sbrk_r>:
 8008fbc:	b538      	push	{r3, r4, r5, lr}
 8008fbe:	4d06      	ldr	r5, [pc, #24]	@ (8008fd8 <_sbrk_r+0x1c>)
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	4608      	mov	r0, r1
 8008fc6:	602b      	str	r3, [r5, #0]
 8008fc8:	f7f9 f874 	bl	80020b4 <_sbrk>
 8008fcc:	1c43      	adds	r3, r0, #1
 8008fce:	d102      	bne.n	8008fd6 <_sbrk_r+0x1a>
 8008fd0:	682b      	ldr	r3, [r5, #0]
 8008fd2:	b103      	cbz	r3, 8008fd6 <_sbrk_r+0x1a>
 8008fd4:	6023      	str	r3, [r4, #0]
 8008fd6:	bd38      	pop	{r3, r4, r5, pc}
 8008fd8:	2000079c 	.word	0x2000079c

08008fdc <memcpy>:
 8008fdc:	440a      	add	r2, r1
 8008fde:	4291      	cmp	r1, r2
 8008fe0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008fe4:	d100      	bne.n	8008fe8 <memcpy+0xc>
 8008fe6:	4770      	bx	lr
 8008fe8:	b510      	push	{r4, lr}
 8008fea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ff2:	4291      	cmp	r1, r2
 8008ff4:	d1f9      	bne.n	8008fea <memcpy+0xe>
 8008ff6:	bd10      	pop	{r4, pc}

08008ff8 <__assert_func>:
 8008ff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ffa:	4614      	mov	r4, r2
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	4b09      	ldr	r3, [pc, #36]	@ (8009024 <__assert_func+0x2c>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	4605      	mov	r5, r0
 8009004:	68d8      	ldr	r0, [r3, #12]
 8009006:	b14c      	cbz	r4, 800901c <__assert_func+0x24>
 8009008:	4b07      	ldr	r3, [pc, #28]	@ (8009028 <__assert_func+0x30>)
 800900a:	9100      	str	r1, [sp, #0]
 800900c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009010:	4906      	ldr	r1, [pc, #24]	@ (800902c <__assert_func+0x34>)
 8009012:	462b      	mov	r3, r5
 8009014:	f000 f870 	bl	80090f8 <fiprintf>
 8009018:	f000 f880 	bl	800911c <abort>
 800901c:	4b04      	ldr	r3, [pc, #16]	@ (8009030 <__assert_func+0x38>)
 800901e:	461c      	mov	r4, r3
 8009020:	e7f3      	b.n	800900a <__assert_func+0x12>
 8009022:	bf00      	nop
 8009024:	2000001c 	.word	0x2000001c
 8009028:	08009e09 	.word	0x08009e09
 800902c:	08009e16 	.word	0x08009e16
 8009030:	08009e44 	.word	0x08009e44

08009034 <_calloc_r>:
 8009034:	b570      	push	{r4, r5, r6, lr}
 8009036:	fba1 5402 	umull	r5, r4, r1, r2
 800903a:	b934      	cbnz	r4, 800904a <_calloc_r+0x16>
 800903c:	4629      	mov	r1, r5
 800903e:	f7ff f87f 	bl	8008140 <_malloc_r>
 8009042:	4606      	mov	r6, r0
 8009044:	b928      	cbnz	r0, 8009052 <_calloc_r+0x1e>
 8009046:	4630      	mov	r0, r6
 8009048:	bd70      	pop	{r4, r5, r6, pc}
 800904a:	220c      	movs	r2, #12
 800904c:	6002      	str	r2, [r0, #0]
 800904e:	2600      	movs	r6, #0
 8009050:	e7f9      	b.n	8009046 <_calloc_r+0x12>
 8009052:	462a      	mov	r2, r5
 8009054:	4621      	mov	r1, r4
 8009056:	f7fe f925 	bl	80072a4 <memset>
 800905a:	e7f4      	b.n	8009046 <_calloc_r+0x12>

0800905c <__ascii_mbtowc>:
 800905c:	b082      	sub	sp, #8
 800905e:	b901      	cbnz	r1, 8009062 <__ascii_mbtowc+0x6>
 8009060:	a901      	add	r1, sp, #4
 8009062:	b142      	cbz	r2, 8009076 <__ascii_mbtowc+0x1a>
 8009064:	b14b      	cbz	r3, 800907a <__ascii_mbtowc+0x1e>
 8009066:	7813      	ldrb	r3, [r2, #0]
 8009068:	600b      	str	r3, [r1, #0]
 800906a:	7812      	ldrb	r2, [r2, #0]
 800906c:	1e10      	subs	r0, r2, #0
 800906e:	bf18      	it	ne
 8009070:	2001      	movne	r0, #1
 8009072:	b002      	add	sp, #8
 8009074:	4770      	bx	lr
 8009076:	4610      	mov	r0, r2
 8009078:	e7fb      	b.n	8009072 <__ascii_mbtowc+0x16>
 800907a:	f06f 0001 	mvn.w	r0, #1
 800907e:	e7f8      	b.n	8009072 <__ascii_mbtowc+0x16>

08009080 <_realloc_r>:
 8009080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009084:	4607      	mov	r7, r0
 8009086:	4614      	mov	r4, r2
 8009088:	460d      	mov	r5, r1
 800908a:	b921      	cbnz	r1, 8009096 <_realloc_r+0x16>
 800908c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009090:	4611      	mov	r1, r2
 8009092:	f7ff b855 	b.w	8008140 <_malloc_r>
 8009096:	b92a      	cbnz	r2, 80090a4 <_realloc_r+0x24>
 8009098:	f7fe ffde 	bl	8008058 <_free_r>
 800909c:	4625      	mov	r5, r4
 800909e:	4628      	mov	r0, r5
 80090a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090a4:	f000 f841 	bl	800912a <_malloc_usable_size_r>
 80090a8:	4284      	cmp	r4, r0
 80090aa:	4606      	mov	r6, r0
 80090ac:	d802      	bhi.n	80090b4 <_realloc_r+0x34>
 80090ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80090b2:	d8f4      	bhi.n	800909e <_realloc_r+0x1e>
 80090b4:	4621      	mov	r1, r4
 80090b6:	4638      	mov	r0, r7
 80090b8:	f7ff f842 	bl	8008140 <_malloc_r>
 80090bc:	4680      	mov	r8, r0
 80090be:	b908      	cbnz	r0, 80090c4 <_realloc_r+0x44>
 80090c0:	4645      	mov	r5, r8
 80090c2:	e7ec      	b.n	800909e <_realloc_r+0x1e>
 80090c4:	42b4      	cmp	r4, r6
 80090c6:	4622      	mov	r2, r4
 80090c8:	4629      	mov	r1, r5
 80090ca:	bf28      	it	cs
 80090cc:	4632      	movcs	r2, r6
 80090ce:	f7ff ff85 	bl	8008fdc <memcpy>
 80090d2:	4629      	mov	r1, r5
 80090d4:	4638      	mov	r0, r7
 80090d6:	f7fe ffbf 	bl	8008058 <_free_r>
 80090da:	e7f1      	b.n	80090c0 <_realloc_r+0x40>

080090dc <__ascii_wctomb>:
 80090dc:	4603      	mov	r3, r0
 80090de:	4608      	mov	r0, r1
 80090e0:	b141      	cbz	r1, 80090f4 <__ascii_wctomb+0x18>
 80090e2:	2aff      	cmp	r2, #255	@ 0xff
 80090e4:	d904      	bls.n	80090f0 <__ascii_wctomb+0x14>
 80090e6:	228a      	movs	r2, #138	@ 0x8a
 80090e8:	601a      	str	r2, [r3, #0]
 80090ea:	f04f 30ff 	mov.w	r0, #4294967295
 80090ee:	4770      	bx	lr
 80090f0:	700a      	strb	r2, [r1, #0]
 80090f2:	2001      	movs	r0, #1
 80090f4:	4770      	bx	lr
	...

080090f8 <fiprintf>:
 80090f8:	b40e      	push	{r1, r2, r3}
 80090fa:	b503      	push	{r0, r1, lr}
 80090fc:	4601      	mov	r1, r0
 80090fe:	ab03      	add	r3, sp, #12
 8009100:	4805      	ldr	r0, [pc, #20]	@ (8009118 <fiprintf+0x20>)
 8009102:	f853 2b04 	ldr.w	r2, [r3], #4
 8009106:	6800      	ldr	r0, [r0, #0]
 8009108:	9301      	str	r3, [sp, #4]
 800910a:	f7ff fda1 	bl	8008c50 <_vfiprintf_r>
 800910e:	b002      	add	sp, #8
 8009110:	f85d eb04 	ldr.w	lr, [sp], #4
 8009114:	b003      	add	sp, #12
 8009116:	4770      	bx	lr
 8009118:	2000001c 	.word	0x2000001c

0800911c <abort>:
 800911c:	b508      	push	{r3, lr}
 800911e:	2006      	movs	r0, #6
 8009120:	f000 f834 	bl	800918c <raise>
 8009124:	2001      	movs	r0, #1
 8009126:	f7f8 ff69 	bl	8001ffc <_exit>

0800912a <_malloc_usable_size_r>:
 800912a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800912e:	1f18      	subs	r0, r3, #4
 8009130:	2b00      	cmp	r3, #0
 8009132:	bfbc      	itt	lt
 8009134:	580b      	ldrlt	r3, [r1, r0]
 8009136:	18c0      	addlt	r0, r0, r3
 8009138:	4770      	bx	lr

0800913a <_raise_r>:
 800913a:	291f      	cmp	r1, #31
 800913c:	b538      	push	{r3, r4, r5, lr}
 800913e:	4605      	mov	r5, r0
 8009140:	460c      	mov	r4, r1
 8009142:	d904      	bls.n	800914e <_raise_r+0x14>
 8009144:	2316      	movs	r3, #22
 8009146:	6003      	str	r3, [r0, #0]
 8009148:	f04f 30ff 	mov.w	r0, #4294967295
 800914c:	bd38      	pop	{r3, r4, r5, pc}
 800914e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009150:	b112      	cbz	r2, 8009158 <_raise_r+0x1e>
 8009152:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009156:	b94b      	cbnz	r3, 800916c <_raise_r+0x32>
 8009158:	4628      	mov	r0, r5
 800915a:	f000 f831 	bl	80091c0 <_getpid_r>
 800915e:	4622      	mov	r2, r4
 8009160:	4601      	mov	r1, r0
 8009162:	4628      	mov	r0, r5
 8009164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009168:	f000 b818 	b.w	800919c <_kill_r>
 800916c:	2b01      	cmp	r3, #1
 800916e:	d00a      	beq.n	8009186 <_raise_r+0x4c>
 8009170:	1c59      	adds	r1, r3, #1
 8009172:	d103      	bne.n	800917c <_raise_r+0x42>
 8009174:	2316      	movs	r3, #22
 8009176:	6003      	str	r3, [r0, #0]
 8009178:	2001      	movs	r0, #1
 800917a:	e7e7      	b.n	800914c <_raise_r+0x12>
 800917c:	2100      	movs	r1, #0
 800917e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009182:	4620      	mov	r0, r4
 8009184:	4798      	blx	r3
 8009186:	2000      	movs	r0, #0
 8009188:	e7e0      	b.n	800914c <_raise_r+0x12>
	...

0800918c <raise>:
 800918c:	4b02      	ldr	r3, [pc, #8]	@ (8009198 <raise+0xc>)
 800918e:	4601      	mov	r1, r0
 8009190:	6818      	ldr	r0, [r3, #0]
 8009192:	f7ff bfd2 	b.w	800913a <_raise_r>
 8009196:	bf00      	nop
 8009198:	2000001c 	.word	0x2000001c

0800919c <_kill_r>:
 800919c:	b538      	push	{r3, r4, r5, lr}
 800919e:	4d07      	ldr	r5, [pc, #28]	@ (80091bc <_kill_r+0x20>)
 80091a0:	2300      	movs	r3, #0
 80091a2:	4604      	mov	r4, r0
 80091a4:	4608      	mov	r0, r1
 80091a6:	4611      	mov	r1, r2
 80091a8:	602b      	str	r3, [r5, #0]
 80091aa:	f7f8 ff17 	bl	8001fdc <_kill>
 80091ae:	1c43      	adds	r3, r0, #1
 80091b0:	d102      	bne.n	80091b8 <_kill_r+0x1c>
 80091b2:	682b      	ldr	r3, [r5, #0]
 80091b4:	b103      	cbz	r3, 80091b8 <_kill_r+0x1c>
 80091b6:	6023      	str	r3, [r4, #0]
 80091b8:	bd38      	pop	{r3, r4, r5, pc}
 80091ba:	bf00      	nop
 80091bc:	2000079c 	.word	0x2000079c

080091c0 <_getpid_r>:
 80091c0:	f7f8 bf04 	b.w	8001fcc <_getpid>

080091c4 <_init>:
 80091c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091c6:	bf00      	nop
 80091c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091ca:	bc08      	pop	{r3}
 80091cc:	469e      	mov	lr, r3
 80091ce:	4770      	bx	lr

080091d0 <_fini>:
 80091d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091d2:	bf00      	nop
 80091d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091d6:	bc08      	pop	{r3}
 80091d8:	469e      	mov	lr, r3
 80091da:	4770      	bx	lr
