// Seed: 24623109
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input tri1 id_2
);
  parameter id_4 = 1'b0;
  wor id_5;
  assign id_1 = 1'b0;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
program module_2 #(
    parameter id_13 = 32'd11
) (
    input wor id_0,
    output tri id_1,
    input tri id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    input wand id_6,
    input wand id_7,
    input wand id_8,
    input uwire id_9,
    output tri id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri _id_13,
    output wire id_14
);
  uwire [id_13 : -1] id_16 = -1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endprogram
