
InterruptsANDtimers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000151c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080016a4  080016a4  000026a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080016e4  080016e4  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  080016e4  080016e4  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080016e4  080016e4  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080016e4  080016e4  000026e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080016e8  080016e8  000026e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080016ec  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080016f8  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080016f8  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000046dc  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000100d  00000000  00000000  00007718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000590  00000000  00000000  00008728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000040c  00000000  00000000  00008cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024199  00000000  00000000  000090c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006099  00000000  00000000  0002d25d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de0cf  00000000  00000000  000332f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001113c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001440  00000000  00000000  00111408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00112848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800168c 	.word	0x0800168c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800168c 	.word	0x0800168c

080001c8 <DAC_init>:
 *  Created on: Oct 26, 2024
 *      Author: USER
 */
#include "DAC.h"

void DAC_init(void){
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
    // Enable GPIOA and SPI1 clock
    RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN);
 80001cc:	4b54      	ldr	r3, [pc, #336]	@ (8000320 <DAC_init+0x158>)
 80001ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001d0:	4a53      	ldr	r2, [pc, #332]	@ (8000320 <DAC_init+0x158>)
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->APB2ENR |= (RCC_APB2ENR_SPI1EN);
 80001d8:	4b51      	ldr	r3, [pc, #324]	@ (8000320 <DAC_init+0x158>)
 80001da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80001dc:	4a50      	ldr	r2, [pc, #320]	@ (8000320 <DAC_init+0x158>)
 80001de:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80001e2:	6613      	str	r3, [r2, #96]	@ 0x60

    // Configure PA4 (NCS), PA5 (SCK) and PA7 (MOSI) as AF
    GPIOA->MODER &= ~(GPIO_MODER_MODE4 | GPIO_MODER_MODE5 | GPIO_MODER_MODE7);
 80001e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80001ee:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 80001f2:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (GPIO_MODER_MODE4_1 | GPIO_MODER_MODE5_1 | GPIO_MODER_MODE7_1);
 80001f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80001fe:	f443 430a 	orr.w	r3, r3, #35328	@ 0x8a00
 8000202:	6013      	str	r3, [r2, #0]

    // Pins are push/pull, fast speed, and have no pull up/pull down
    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT4 | GPIO_OTYPER_OT5 | GPIO_OTYPER_OT7);
 8000204:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000208:	685b      	ldr	r3, [r3, #4]
 800020a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800020e:	f023 03b0 	bic.w	r3, r3, #176	@ 0xb0
 8000212:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |= (GPIO_OSPEEDR_OSPEED4 | GPIO_OSPEEDR_OSPEED5 | GPIO_OSPEEDR_OSPEED7);
 8000214:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000218:	689b      	ldr	r3, [r3, #8]
 800021a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800021e:	f443 434f 	orr.w	r3, r3, #52992	@ 0xcf00
 8000222:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD4 | GPIO_PUPDR_PUPD5 | GPIO_PUPDR_PUPD7);
 8000224:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000228:	68db      	ldr	r3, [r3, #12]
 800022a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800022e:	f423 434f 	bic.w	r3, r3, #52992	@ 0xcf00
 8000232:	60d3      	str	r3, [r2, #12]

    // Set PA4, PA5 and PA7 to Alternate Function 5 for SPI
	GPIOA -> AFR[0] &= ~(GPIO_AFRL_AFSEL4 | GPIO_AFRL_AFSEL5 | GPIO_AFRL_AFSEL7);
 8000234:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000238:	6a1b      	ldr	r3, [r3, #32]
 800023a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800023e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000242:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000246:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] |= (GPIO_AFRL_AFSEL4_0 | GPIO_AFRL_AFSEL4_2);
 8000248:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800024c:	6a1b      	ldr	r3, [r3, #32]
 800024e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000252:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 8000256:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] |= (GPIO_AFRL_AFSEL5_0 | GPIO_AFRL_AFSEL5_2);
 8000258:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800025c:	6a1b      	ldr	r3, [r3, #32]
 800025e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000262:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000266:	6213      	str	r3, [r2, #32]
	GPIOA -> AFR[0] |= (GPIO_AFRL_AFSEL7_0 | GPIO_AFRL_AFSEL7_2);
 8000268:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800026c:	6a1b      	ldr	r3, [r3, #32]
 800026e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000272:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 8000276:	6213      	str	r3, [r2, #32]

    //SPI1 CR1 register as per chip instructions
    SPI1->CR1 &= ~SPI_CR1_BR;		// Configure Baud rate f/2
 8000278:	4b2a      	ldr	r3, [pc, #168]	@ (8000324 <DAC_init+0x15c>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a29      	ldr	r2, [pc, #164]	@ (8000324 <DAC_init+0x15c>)
 800027e:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8000282:	6013      	str	r3, [r2, #0]
    SPI1->CR1 &= ~(SPI_CR1_CPOL | SPI_CR1_CPHA);  	// Clock: 0 polarity 0 phase
 8000284:	4b27      	ldr	r3, [pc, #156]	@ (8000324 <DAC_init+0x15c>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a26      	ldr	r2, [pc, #152]	@ (8000324 <DAC_init+0x15c>)
 800028a:	f023 0303 	bic.w	r3, r3, #3
 800028e:	6013      	str	r3, [r2, #0]

    SPI1->CR1 &= ~SPI_CR1_RXONLY; // read only, simplex, etc
 8000290:	4b24      	ldr	r3, [pc, #144]	@ (8000324 <DAC_init+0x15c>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a23      	ldr	r2, [pc, #140]	@ (8000324 <DAC_init+0x15c>)
 8000296:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800029a:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= SPI_CR1_BIDIMODE;
 800029c:	4b21      	ldr	r3, [pc, #132]	@ (8000324 <DAC_init+0x15c>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a20      	ldr	r2, [pc, #128]	@ (8000324 <DAC_init+0x15c>)
 80002a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002a6:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= SPI_CR1_BIDIOE;
 80002a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000324 <DAC_init+0x15c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a1d      	ldr	r2, [pc, #116]	@ (8000324 <DAC_init+0x15c>)
 80002ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80002b2:	6013      	str	r3, [r2, #0]

    SPI1->CR1 &= ~SPI_CR1_LSBFIRST;           // MSB first
 80002b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000324 <DAC_init+0x15c>)
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	4a1a      	ldr	r2, [pc, #104]	@ (8000324 <DAC_init+0x15c>)
 80002ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80002be:	6013      	str	r3, [r2, #0]

    SPI1->CR1 &= ~(SPI_CR1_SSM);     // Hardware NCS
 80002c0:	4b18      	ldr	r3, [pc, #96]	@ (8000324 <DAC_init+0x15c>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a17      	ldr	r2, [pc, #92]	@ (8000324 <DAC_init+0x15c>)
 80002c6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80002ca:	6013      	str	r3, [r2, #0]

    SPI1->CR1 |= SPI_CR1_MSTR;                  // Controller is controller
 80002cc:	4b15      	ldr	r3, [pc, #84]	@ (8000324 <DAC_init+0x15c>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a14      	ldr	r2, [pc, #80]	@ (8000324 <DAC_init+0x15c>)
 80002d2:	f043 0304 	orr.w	r3, r3, #4
 80002d6:	6013      	str	r3, [r2, #0]


    SPI1->CR2 |= (SPI_CR2_DS);       			    // 16 bit
 80002d8:	4b12      	ldr	r3, [pc, #72]	@ (8000324 <DAC_init+0x15c>)
 80002da:	685b      	ldr	r3, [r3, #4]
 80002dc:	4a11      	ldr	r2, [pc, #68]	@ (8000324 <DAC_init+0x15c>)
 80002de:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 80002e2:	6053      	str	r3, [r2, #4]

    SPI1->CR2 |= SPI_CR2_SSOE;					// single controller
 80002e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000324 <DAC_init+0x15c>)
 80002e6:	685b      	ldr	r3, [r3, #4]
 80002e8:	4a0e      	ldr	r2, [pc, #56]	@ (8000324 <DAC_init+0x15c>)
 80002ea:	f043 0304 	orr.w	r3, r3, #4
 80002ee:	6053      	str	r3, [r2, #4]

    SPI1->CR2 |= SPI_CR2_NSSP;					//generate NSS pulse
 80002f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000324 <DAC_init+0x15c>)
 80002f2:	685b      	ldr	r3, [r3, #4]
 80002f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000324 <DAC_init+0x15c>)
 80002f6:	f043 0308 	orr.w	r3, r3, #8
 80002fa:	6053      	str	r3, [r2, #4]

    SPI1->CR2 &= ~SPI_CR2_FRXTH;					//FRXTH off bc 16 bit
 80002fc:	4b09      	ldr	r3, [pc, #36]	@ (8000324 <DAC_init+0x15c>)
 80002fe:	685b      	ldr	r3, [r3, #4]
 8000300:	4a08      	ldr	r2, [pc, #32]	@ (8000324 <DAC_init+0x15c>)
 8000302:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000306:	6053      	str	r3, [r2, #4]

	//enable SPI
	SPI1->CR1 |= SPI_CR1_SPE;
 8000308:	4b06      	ldr	r3, [pc, #24]	@ (8000324 <DAC_init+0x15c>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a05      	ldr	r2, [pc, #20]	@ (8000324 <DAC_init+0x15c>)
 800030e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000312:	6013      	str	r3, [r2, #0]

}
 8000314:	bf00      	nop
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40021000 	.word	0x40021000
 8000324:	40013000 	.word	0x40013000

08000328 <DAC_write>:

void DAC_write(uint16_t num) {
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	80fb      	strh	r3, [r7, #6]
    //send data
    SPI1->DR = num;
 8000332:	4a0c      	ldr	r2, [pc, #48]	@ (8000364 <DAC_write+0x3c>)
 8000334:	88fb      	ldrh	r3, [r7, #6]
 8000336:	60d3      	str	r3, [r2, #12]
    // Wait until transmission is complete and SPI is not busy
    while (!(SPI1->SR & SPI_SR_TXE));  // Wait for TXE (Transmit buffer empty)
 8000338:	bf00      	nop
 800033a:	4b0a      	ldr	r3, [pc, #40]	@ (8000364 <DAC_write+0x3c>)
 800033c:	689b      	ldr	r3, [r3, #8]
 800033e:	f003 0302 	and.w	r3, r3, #2
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0f9      	beq.n	800033a <DAC_write+0x12>
    while (SPI1->SR & SPI_SR_BSY);     // Wait until SPI is no longer busy
 8000346:	bf00      	nop
 8000348:	4b06      	ldr	r3, [pc, #24]	@ (8000364 <DAC_write+0x3c>)
 800034a:	689b      	ldr	r3, [r3, #8]
 800034c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000350:	2b00      	cmp	r3, #0
 8000352:	d1f9      	bne.n	8000348 <DAC_write+0x20>
}
 8000354:	bf00      	nop
 8000356:	bf00      	nop
 8000358:	370c      	adds	r7, #12
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	40013000 	.word	0x40013000

08000368 <main>:
void SystemClock_Config(void);
void GPIO_Config(void);
void TIM_Config(void);


int main(void) {
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
    // Initialize HAL and system clock
    HAL_Init();
 800036c:	f000 f9db 	bl	8000726 <HAL_Init>
    SystemClock_Config();
 8000370:	f000 f8f2 	bl	8000558 <SystemClock_Config>

    // GPIO and TIM configs
    GPIO_Config();
 8000374:	f000 f82a 	bl	80003cc <GPIO_Config>
    TIM_Config();
 8000378:	f000 f8a2 	bl	80004c0 <TIM_Config>
    DAC_init();
 800037c:	f7ff ff24 	bl	80001c8 <DAC_init>

    // Infinite loop, ISR will handle timing
    while (1) {
 8000380:	bf00      	nop
 8000382:	e7fd      	b.n	8000380 <main+0x18>

08000384 <TIM2_IRQHandler>:
    }
}

void TIM2_IRQHandler(void) {
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
//	 Start ISR timing signal
	GPIOC->ODR |= (GPIO_ODR_OD1);
 8000388:	4b0f      	ldr	r3, [pc, #60]	@ (80003c8 <TIM2_IRQHandler+0x44>)
 800038a:	695b      	ldr	r3, [r3, #20]
 800038c:	4a0e      	ldr	r2, [pc, #56]	@ (80003c8 <TIM2_IRQHandler+0x44>)
 800038e:	f043 0302 	orr.w	r3, r3, #2
 8000392:	6153      	str	r3, [r2, #20]

	// Conditional check here unnecessary for our use
// case but increases portability, at cost of speed
	if (TIM2->SR & TIM_SR_CC1IF) {
 8000394:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000398:	691b      	ldr	r3, [r3, #16]
 800039a:	f003 0302 	and.w	r3, r3, #2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d00a      	beq.n	80003b8 <TIM2_IRQHandler+0x34>
//		GPIOC->ODR ^= (GPIO_ODR_OD0);

		// Increment CCR1
//		TIM2->CCR1 += CCR1_VAL;

		DAC_write(0);
 80003a2:	2000      	movs	r0, #0
 80003a4:	f7ff ffc0 	bl	8000328 <DAC_write>

		// Clear flag
		TIM2->SR &= ~(TIM_SR_CC1IF);
 80003a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80003ac:	691b      	ldr	r3, [r3, #16]
 80003ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003b2:	f023 0302 	bic.w	r3, r3, #2
 80003b6:	6113      	str	r3, [r2, #16]
	}
//	 Stop ISR timing signal
	GPIOC->ODR &= ~(GPIO_ODR_OD1);
 80003b8:	4b03      	ldr	r3, [pc, #12]	@ (80003c8 <TIM2_IRQHandler+0x44>)
 80003ba:	695b      	ldr	r3, [r3, #20]
 80003bc:	4a02      	ldr	r2, [pc, #8]	@ (80003c8 <TIM2_IRQHandler+0x44>)
 80003be:	f023 0302 	bic.w	r3, r3, #2
 80003c2:	6153      	str	r3, [r2, #20]
}
 80003c4:	bf00      	nop
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	48000800 	.word	0x48000800

080003cc <GPIO_Config>:

void GPIO_Config(void) { // GPIOC setup
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
	// GPIOC Clock
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 80003d0:	4b39      	ldr	r3, [pc, #228]	@ (80004b8 <GPIO_Config+0xec>)
 80003d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003d4:	4a38      	ldr	r2, [pc, #224]	@ (80004b8 <GPIO_Config+0xec>)
 80003d6:	f043 0304 	orr.w	r3, r3, #4
 80003da:	64d3      	str	r3, [r2, #76]	@ 0x4c

	// Configure PC0 as output
	GPIOC->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1); //Clear PC0 modeR
 80003dc:	4b37      	ldr	r3, [pc, #220]	@ (80004bc <GPIO_Config+0xf0>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a36      	ldr	r2, [pc, #216]	@ (80004bc <GPIO_Config+0xf0>)
 80003e2:	f023 030f 	bic.w	r3, r3, #15
 80003e6:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (GPIO_MODER_MODE0_0 | GPIO_MODER_MODE1_0); //PC0 as output
 80003e8:	4b34      	ldr	r3, [pc, #208]	@ (80004bc <GPIO_Config+0xf0>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a33      	ldr	r2, [pc, #204]	@ (80004bc <GPIO_Config+0xf0>)
 80003ee:	f043 0305 	orr.w	r3, r3, #5
 80003f2:	6013      	str	r3, [r2, #0]

	// OTYPER: Output Push-Pull (0)
	GPIOC->OTYPER &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT1);
 80003f4:	4b31      	ldr	r3, [pc, #196]	@ (80004bc <GPIO_Config+0xf0>)
 80003f6:	685b      	ldr	r3, [r3, #4]
 80003f8:	4a30      	ldr	r2, [pc, #192]	@ (80004bc <GPIO_Config+0xf0>)
 80003fa:	f023 0303 	bic.w	r3, r3, #3
 80003fe:	6053      	str	r3, [r2, #4]

	// OSPEEDR: Very High Speed (11)
	GPIOC->OSPEEDR |= (GPIO_OSPEEDR_OSPEED0 | GPIO_OSPEEDR_OSPEED1);
 8000400:	4b2e      	ldr	r3, [pc, #184]	@ (80004bc <GPIO_Config+0xf0>)
 8000402:	689b      	ldr	r3, [r3, #8]
 8000404:	4a2d      	ldr	r2, [pc, #180]	@ (80004bc <GPIO_Config+0xf0>)
 8000406:	f043 030f 	orr.w	r3, r3, #15
 800040a:	6093      	str	r3, [r2, #8]

	// PUPDR: Neither (00)
	GPIOC->PUPDR &=  ~(GPIO_PUPDR_PUPD0 | GPIO_PUPDR_PUPD1);
 800040c:	4b2b      	ldr	r3, [pc, #172]	@ (80004bc <GPIO_Config+0xf0>)
 800040e:	68db      	ldr	r3, [r3, #12]
 8000410:	4a2a      	ldr	r2, [pc, #168]	@ (80004bc <GPIO_Config+0xf0>)
 8000412:	f023 030f 	bic.w	r3, r3, #15
 8000416:	60d3      	str	r3, [r2, #12]

	// Default output pin high
	GPIOC->ODR |= (GPIO_ODR_OD0);
 8000418:	4b28      	ldr	r3, [pc, #160]	@ (80004bc <GPIO_Config+0xf0>)
 800041a:	695b      	ldr	r3, [r3, #20]
 800041c:	4a27      	ldr	r2, [pc, #156]	@ (80004bc <GPIO_Config+0xf0>)
 800041e:	f043 0301 	orr.w	r3, r3, #1
 8000422:	6153      	str	r3, [r2, #20]

	// Default ISR timing pin low
	GPIOC->ODR &= ~(GPIO_ODR_OD1);
 8000424:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <GPIO_Config+0xf0>)
 8000426:	695b      	ldr	r3, [r3, #20]
 8000428:	4a24      	ldr	r2, [pc, #144]	@ (80004bc <GPIO_Config+0xf0>)
 800042a:	f023 0302 	bic.w	r3, r3, #2
 800042e:	6153      	str	r3, [r2, #20]

	// Given code to output MCO to PA8
	// Enable MCO, select MSI (4 MHz source)
	RCC->CFGR = ((RCC->CFGR & ~(RCC_CFGR_MCOSEL)) | (RCC_CFGR_MCOSEL_0));
 8000430:	4b21      	ldr	r3, [pc, #132]	@ (80004b8 <GPIO_Config+0xec>)
 8000432:	689b      	ldr	r3, [r3, #8]
 8000434:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000438:	4a1f      	ldr	r2, [pc, #124]	@ (80004b8 <GPIO_Config+0xec>)
 800043a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800043e:	6093      	str	r3, [r2, #8]

	// Configure MCO output on PA8
	RCC->AHB2ENR   |=  (RCC_AHB2ENR_GPIOAEN);
 8000440:	4b1d      	ldr	r3, [pc, #116]	@ (80004b8 <GPIO_Config+0xec>)
 8000442:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000444:	4a1c      	ldr	r2, [pc, #112]	@ (80004b8 <GPIO_Config+0xec>)
 8000446:	f043 0301 	orr.w	r3, r3, #1
 800044a:	64d3      	str	r3, [r2, #76]	@ 0x4c
	GPIOA->MODER   &= ~(GPIO_MODER_MODE8);		// alternate function
 800044c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000456:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800045a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER   |=  (2 << GPIO_MODER_MODE8_Pos);
 800045c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000466:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800046a:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER  &= ~(GPIO_OTYPER_OT8);		// Push-pull output
 800046c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000476:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800047a:	6053      	str	r3, [r2, #4]
	GPIOA->PUPDR   &= ~(GPIO_PUPDR_PUPD8);		// no resistor
 800047c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000480:	68db      	ldr	r3, [r3, #12]
 8000482:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000486:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800048a:	60d3      	str	r3, [r2, #12]
	GPIOA->OSPEEDR |=  (GPIO_OSPEEDR_OSPEED8);		// high speed
 800048c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000490:	689b      	ldr	r3, [r3, #8]
 8000492:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000496:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800049a:	6093      	str	r3, [r2, #8]
	GPIOA->AFR[1]  &= ~(GPIO_AFRH_AFSEL8);		// select MCO function
 800049c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004a2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80004a6:	f023 030f 	bic.w	r3, r3, #15
 80004aa:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80004ac:	bf00      	nop
 80004ae:	46bd      	mov	sp, r7
 80004b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	40021000 	.word	0x40021000
 80004bc:	48000800 	.word	0x48000800

080004c0 <TIM_Config>:

void TIM_Config(void) { // TIM2 and interrupt setup
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
	// TIM2 clock
	RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 80004c4:	4b22      	ldr	r3, [pc, #136]	@ (8000550 <TIM_Config+0x90>)
 80004c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004c8:	4a21      	ldr	r2, [pc, #132]	@ (8000550 <TIM_Config+0x90>)
 80004ca:	f043 0301 	orr.w	r3, r3, #1
 80004ce:	6593      	str	r3, [r2, #88]	@ 0x58

	// Turn off pre-scaler
	TIM2->PSC = 0;
 80004d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004d4:	2200      	movs	r2, #0
 80004d6:	629a      	str	r2, [r3, #40]	@ 0x28

	// Set ARR to 0xffffffff (run to max)
	TIM2->ARR = ARR_VAL - 1;
 80004d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004dc:	f04f 32ff 	mov.w	r2, #4294967295
 80004e0:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Set CCR1 to 400 - 1 for 5kHz 50% duty
	TIM2->CCR1 = CCR1_VAL - 1;
 80004e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004e6:	223f      	movs	r2, #63	@ 0x3f
 80004e8:	635a      	str	r2, [r3, #52]	@ 0x34

	// Disable overflow interrupt
	TIM2->DIER &= ~(TIM_DIER_UIE);
 80004ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004f4:	f023 0301 	bic.w	r3, r3, #1
 80004f8:	60d3      	str	r3, [r2, #12]

	// Enable CCR interrupt
	TIM2->DIER |= (TIM_DIER_CC1IE);
 80004fa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000504:	f043 0302 	orr.w	r3, r3, #2
 8000508:	60d3      	str	r3, [r2, #12]

	// Clear flag stuff
	TIM2->SR &= ~(TIM_SR_CC1IF);
 800050a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800050e:	691b      	ldr	r3, [r3, #16]
 8000510:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000514:	f023 0302 	bic.w	r3, r3, #2
 8000518:	6113      	str	r3, [r2, #16]

	// Count up mode
	TIM2->CR1 &= ~(TIM_CR1_DIR);
 800051a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000524:	f023 0310 	bic.w	r3, r3, #16
 8000528:	6013      	str	r3, [r2, #0]

	// Enable TIM2 interrupt in NVIC
	NVIC->ISER[0] = (1 << TIM2_IRQn);
 800052a:	4b0a      	ldr	r3, [pc, #40]	@ (8000554 <TIM_Config+0x94>)
 800052c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000530:	601a      	str	r2, [r3, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000532:	b662      	cpsie	i
}
 8000534:	bf00      	nop

	// Enable global interrupts
	__enable_irq();

	// Enable timer
	TIM2->CR1 |= TIM_CR1_CEN;
 8000536:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000540:	f043 0301 	orr.w	r3, r3, #1
 8000544:	6013      	str	r3, [r2, #0]
}
 8000546:	bf00      	nop
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr
 8000550:	40021000 	.word	0x40021000
 8000554:	e000e100 	.word	0xe000e100

08000558 <SystemClock_Config>:
void SystemClock_Config(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b096      	sub	sp, #88	@ 0x58
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	f107 0314 	add.w	r3, r7, #20
 8000562:	2244      	movs	r2, #68	@ 0x44
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f001 f864 	bl	8001634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056c:	463b      	mov	r3, r7
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	605a      	str	r2, [r3, #4]
 8000574:	609a      	str	r2, [r3, #8]
 8000576:	60da      	str	r2, [r3, #12]
 8000578:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800057a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800057e:	f000 fa3b 	bl	80009f8 <HAL_PWREx_ControlVoltageScaling>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000588:	f000 f838 	bl	80005fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800058c:	2310      	movs	r3, #16
 800058e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000590:	2301      	movs	r3, #1
 8000592:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000594:	2300      	movs	r3, #0
 8000596:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000598:	2360      	movs	r3, #96	@ 0x60
 800059a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059c:	2302      	movs	r3, #2
 800059e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80005a0:	2301      	movs	r3, #1
 80005a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005a4:	2301      	movs	r3, #1
 80005a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80005a8:	2328      	movs	r3, #40	@ 0x28
 80005aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80005ac:	2307      	movs	r3, #7
 80005ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005b0:	2302      	movs	r3, #2
 80005b2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005b4:	2302      	movs	r3, #2
 80005b6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b8:	f107 0314 	add.w	r3, r7, #20
 80005bc:	4618      	mov	r0, r3
 80005be:	f000 fa71 	bl	8000aa4 <HAL_RCC_OscConfig>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80005c8:	f000 f818 	bl	80005fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005cc:	230f      	movs	r3, #15
 80005ce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d0:	2303      	movs	r3, #3
 80005d2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d4:	2300      	movs	r3, #0
 80005d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d8:	2300      	movs	r3, #0
 80005da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005dc:	2300      	movs	r3, #0
 80005de:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005e0:	463b      	mov	r3, r7
 80005e2:	2104      	movs	r1, #4
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 fe39 	bl	800125c <HAL_RCC_ClockConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80005f0:	f000 f804 	bl	80005fc <Error_Handler>
  }
}
 80005f4:	bf00      	nop
 80005f6:	3758      	adds	r7, #88	@ 0x58
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}

080005fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000600:	b672      	cpsid	i
}
 8000602:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000604:	bf00      	nop
 8000606:	e7fd      	b.n	8000604 <Error_Handler+0x8>

08000608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800060e:	4b0f      	ldr	r3, [pc, #60]	@ (800064c <HAL_MspInit+0x44>)
 8000610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000612:	4a0e      	ldr	r2, [pc, #56]	@ (800064c <HAL_MspInit+0x44>)
 8000614:	f043 0301 	orr.w	r3, r3, #1
 8000618:	6613      	str	r3, [r2, #96]	@ 0x60
 800061a:	4b0c      	ldr	r3, [pc, #48]	@ (800064c <HAL_MspInit+0x44>)
 800061c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800061e:	f003 0301 	and.w	r3, r3, #1
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000626:	4b09      	ldr	r3, [pc, #36]	@ (800064c <HAL_MspInit+0x44>)
 8000628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800062a:	4a08      	ldr	r2, [pc, #32]	@ (800064c <HAL_MspInit+0x44>)
 800062c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000630:	6593      	str	r3, [r2, #88]	@ 0x58
 8000632:	4b06      	ldr	r3, [pc, #24]	@ (800064c <HAL_MspInit+0x44>)
 8000634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800063a:	603b      	str	r3, [r7, #0]
 800063c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	40021000 	.word	0x40021000

08000650 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000654:	bf00      	nop
 8000656:	e7fd      	b.n	8000654 <NMI_Handler+0x4>

08000658 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800065c:	bf00      	nop
 800065e:	e7fd      	b.n	800065c <HardFault_Handler+0x4>

08000660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <MemManage_Handler+0x4>

08000668 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <BusFault_Handler+0x4>

08000670 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <UsageFault_Handler+0x4>

08000678 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr

08000686 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000686:	b480      	push	{r7}
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800068a:	bf00      	nop
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr

08000694 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr

080006a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006a2:	b580      	push	{r7, lr}
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a6:	f000 f893 	bl	80007d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
	...

080006b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006b4:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <SystemInit+0x20>)
 80006b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006ba:	4a05      	ldr	r2, [pc, #20]	@ (80006d0 <SystemInit+0x20>)
 80006bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	e000ed00 	.word	0xe000ed00

080006d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80006d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800070c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006d8:	f7ff ffea 	bl	80006b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006dc:	480c      	ldr	r0, [pc, #48]	@ (8000710 <LoopForever+0x6>)
  ldr r1, =_edata
 80006de:	490d      	ldr	r1, [pc, #52]	@ (8000714 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000718 <LoopForever+0xe>)
  movs r3, #0
 80006e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006e4:	e002      	b.n	80006ec <LoopCopyDataInit>

080006e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ea:	3304      	adds	r3, #4

080006ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006f0:	d3f9      	bcc.n	80006e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006f2:	4a0a      	ldr	r2, [pc, #40]	@ (800071c <LoopForever+0x12>)
  ldr r4, =_ebss
 80006f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000720 <LoopForever+0x16>)
  movs r3, #0
 80006f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006f8:	e001      	b.n	80006fe <LoopFillZerobss>

080006fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006fc:	3204      	adds	r2, #4

080006fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000700:	d3fb      	bcc.n	80006fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000702:	f000 ff9f 	bl	8001644 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000706:	f7ff fe2f 	bl	8000368 <main>

0800070a <LoopForever>:

LoopForever:
    b LoopForever
 800070a:	e7fe      	b.n	800070a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800070c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000710:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000714:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000718:	080016ec 	.word	0x080016ec
  ldr r2, =_sbss
 800071c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000720:	2000002c 	.word	0x2000002c

08000724 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000724:	e7fe      	b.n	8000724 <ADC1_2_IRQHandler>

08000726 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	b082      	sub	sp, #8
 800072a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800072c:	2300      	movs	r3, #0
 800072e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000730:	2003      	movs	r0, #3
 8000732:	f000 f91f 	bl	8000974 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000736:	200f      	movs	r0, #15
 8000738:	f000 f80e 	bl	8000758 <HAL_InitTick>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d002      	beq.n	8000748 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000742:	2301      	movs	r3, #1
 8000744:	71fb      	strb	r3, [r7, #7]
 8000746:	e001      	b.n	800074c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000748:	f7ff ff5e 	bl	8000608 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800074c:	79fb      	ldrb	r3, [r7, #7]
}
 800074e:	4618      	mov	r0, r3
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
	...

08000758 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000760:	2300      	movs	r3, #0
 8000762:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000764:	4b17      	ldr	r3, [pc, #92]	@ (80007c4 <HAL_InitTick+0x6c>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d023      	beq.n	80007b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800076c:	4b16      	ldr	r3, [pc, #88]	@ (80007c8 <HAL_InitTick+0x70>)
 800076e:	681a      	ldr	r2, [r3, #0]
 8000770:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <HAL_InitTick+0x6c>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	4619      	mov	r1, r3
 8000776:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800077a:	fbb3 f3f1 	udiv	r3, r3, r1
 800077e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000782:	4618      	mov	r0, r3
 8000784:	f000 f91d 	bl	80009c2 <HAL_SYSTICK_Config>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d10f      	bne.n	80007ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	2b0f      	cmp	r3, #15
 8000792:	d809      	bhi.n	80007a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000794:	2200      	movs	r2, #0
 8000796:	6879      	ldr	r1, [r7, #4]
 8000798:	f04f 30ff 	mov.w	r0, #4294967295
 800079c:	f000 f8f5 	bl	800098a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007a0:	4a0a      	ldr	r2, [pc, #40]	@ (80007cc <HAL_InitTick+0x74>)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	6013      	str	r3, [r2, #0]
 80007a6:	e007      	b.n	80007b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007a8:	2301      	movs	r3, #1
 80007aa:	73fb      	strb	r3, [r7, #15]
 80007ac:	e004      	b.n	80007b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007ae:	2301      	movs	r3, #1
 80007b0:	73fb      	strb	r3, [r7, #15]
 80007b2:	e001      	b.n	80007b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007b4:	2301      	movs	r3, #1
 80007b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	20000008 	.word	0x20000008
 80007c8:	20000000 	.word	0x20000000
 80007cc:	20000004 	.word	0x20000004

080007d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007d4:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <HAL_IncTick+0x20>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	461a      	mov	r2, r3
 80007da:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <HAL_IncTick+0x24>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4413      	add	r3, r2
 80007e0:	4a04      	ldr	r2, [pc, #16]	@ (80007f4 <HAL_IncTick+0x24>)
 80007e2:	6013      	str	r3, [r2, #0]
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	20000008 	.word	0x20000008
 80007f4:	20000028 	.word	0x20000028

080007f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  return uwTick;
 80007fc:	4b03      	ldr	r3, [pc, #12]	@ (800080c <HAL_GetTick+0x14>)
 80007fe:	681b      	ldr	r3, [r3, #0]
}
 8000800:	4618      	mov	r0, r3
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	20000028 	.word	0x20000028

08000810 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000810:	b480      	push	{r7}
 8000812:	b085      	sub	sp, #20
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f003 0307 	and.w	r3, r3, #7
 800081e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000820:	4b0c      	ldr	r3, [pc, #48]	@ (8000854 <__NVIC_SetPriorityGrouping+0x44>)
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000826:	68ba      	ldr	r2, [r7, #8]
 8000828:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800082c:	4013      	ands	r3, r2
 800082e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000838:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800083c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000840:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000842:	4a04      	ldr	r2, [pc, #16]	@ (8000854 <__NVIC_SetPriorityGrouping+0x44>)
 8000844:	68bb      	ldr	r3, [r7, #8]
 8000846:	60d3      	str	r3, [r2, #12]
}
 8000848:	bf00      	nop
 800084a:	3714      	adds	r7, #20
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800085c:	4b04      	ldr	r3, [pc, #16]	@ (8000870 <__NVIC_GetPriorityGrouping+0x18>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	0a1b      	lsrs	r3, r3, #8
 8000862:	f003 0307 	and.w	r3, r3, #7
}
 8000866:	4618      	mov	r0, r3
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	6039      	str	r1, [r7, #0]
 800087e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000884:	2b00      	cmp	r3, #0
 8000886:	db0a      	blt.n	800089e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	b2da      	uxtb	r2, r3
 800088c:	490c      	ldr	r1, [pc, #48]	@ (80008c0 <__NVIC_SetPriority+0x4c>)
 800088e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000892:	0112      	lsls	r2, r2, #4
 8000894:	b2d2      	uxtb	r2, r2
 8000896:	440b      	add	r3, r1
 8000898:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800089c:	e00a      	b.n	80008b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	4908      	ldr	r1, [pc, #32]	@ (80008c4 <__NVIC_SetPriority+0x50>)
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	f003 030f 	and.w	r3, r3, #15
 80008aa:	3b04      	subs	r3, #4
 80008ac:	0112      	lsls	r2, r2, #4
 80008ae:	b2d2      	uxtb	r2, r2
 80008b0:	440b      	add	r3, r1
 80008b2:	761a      	strb	r2, [r3, #24]
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	e000e100 	.word	0xe000e100
 80008c4:	e000ed00 	.word	0xe000ed00

080008c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b089      	sub	sp, #36	@ 0x24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	f003 0307 	and.w	r3, r3, #7
 80008da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008dc:	69fb      	ldr	r3, [r7, #28]
 80008de:	f1c3 0307 	rsb	r3, r3, #7
 80008e2:	2b04      	cmp	r3, #4
 80008e4:	bf28      	it	cs
 80008e6:	2304      	movcs	r3, #4
 80008e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ea:	69fb      	ldr	r3, [r7, #28]
 80008ec:	3304      	adds	r3, #4
 80008ee:	2b06      	cmp	r3, #6
 80008f0:	d902      	bls.n	80008f8 <NVIC_EncodePriority+0x30>
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	3b03      	subs	r3, #3
 80008f6:	e000      	b.n	80008fa <NVIC_EncodePriority+0x32>
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008fc:	f04f 32ff 	mov.w	r2, #4294967295
 8000900:	69bb      	ldr	r3, [r7, #24]
 8000902:	fa02 f303 	lsl.w	r3, r2, r3
 8000906:	43da      	mvns	r2, r3
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	401a      	ands	r2, r3
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000910:	f04f 31ff 	mov.w	r1, #4294967295
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	fa01 f303 	lsl.w	r3, r1, r3
 800091a:	43d9      	mvns	r1, r3
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000920:	4313      	orrs	r3, r2
         );
}
 8000922:	4618      	mov	r0, r3
 8000924:	3724      	adds	r7, #36	@ 0x24
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
	...

08000930 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	3b01      	subs	r3, #1
 800093c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000940:	d301      	bcc.n	8000946 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000942:	2301      	movs	r3, #1
 8000944:	e00f      	b.n	8000966 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000946:	4a0a      	ldr	r2, [pc, #40]	@ (8000970 <SysTick_Config+0x40>)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	3b01      	subs	r3, #1
 800094c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800094e:	210f      	movs	r1, #15
 8000950:	f04f 30ff 	mov.w	r0, #4294967295
 8000954:	f7ff ff8e 	bl	8000874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000958:	4b05      	ldr	r3, [pc, #20]	@ (8000970 <SysTick_Config+0x40>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800095e:	4b04      	ldr	r3, [pc, #16]	@ (8000970 <SysTick_Config+0x40>)
 8000960:	2207      	movs	r2, #7
 8000962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000964:	2300      	movs	r3, #0
}
 8000966:	4618      	mov	r0, r3
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	e000e010 	.word	0xe000e010

08000974 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800097c:	6878      	ldr	r0, [r7, #4]
 800097e:	f7ff ff47 	bl	8000810 <__NVIC_SetPriorityGrouping>
}
 8000982:	bf00      	nop
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800098a:	b580      	push	{r7, lr}
 800098c:	b086      	sub	sp, #24
 800098e:	af00      	add	r7, sp, #0
 8000990:	4603      	mov	r3, r0
 8000992:	60b9      	str	r1, [r7, #8]
 8000994:	607a      	str	r2, [r7, #4]
 8000996:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000998:	2300      	movs	r3, #0
 800099a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800099c:	f7ff ff5c 	bl	8000858 <__NVIC_GetPriorityGrouping>
 80009a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009a2:	687a      	ldr	r2, [r7, #4]
 80009a4:	68b9      	ldr	r1, [r7, #8]
 80009a6:	6978      	ldr	r0, [r7, #20]
 80009a8:	f7ff ff8e 	bl	80008c8 <NVIC_EncodePriority>
 80009ac:	4602      	mov	r2, r0
 80009ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009b2:	4611      	mov	r1, r2
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff ff5d 	bl	8000874 <__NVIC_SetPriority>
}
 80009ba:	bf00      	nop
 80009bc:	3718      	adds	r7, #24
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}

080009c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009c2:	b580      	push	{r7, lr}
 80009c4:	b082      	sub	sp, #8
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ca:	6878      	ldr	r0, [r7, #4]
 80009cc:	f7ff ffb0 	bl	8000930 <SysTick_Config>
 80009d0:	4603      	mov	r3, r0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80009e0:	4b04      	ldr	r3, [pc, #16]	@ (80009f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	40007000 	.word	0x40007000

080009f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a06:	d130      	bne.n	8000a6a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000a08:	4b23      	ldr	r3, [pc, #140]	@ (8000a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a14:	d038      	beq.n	8000a88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a16:	4b20      	ldr	r3, [pc, #128]	@ (8000a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8000a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a20:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a24:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000a26:	4b1d      	ldr	r3, [pc, #116]	@ (8000a9c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2232      	movs	r2, #50	@ 0x32
 8000a2c:	fb02 f303 	mul.w	r3, r2, r3
 8000a30:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000a32:	fba2 2303 	umull	r2, r3, r2, r3
 8000a36:	0c9b      	lsrs	r3, r3, #18
 8000a38:	3301      	adds	r3, #1
 8000a3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000a3c:	e002      	b.n	8000a44 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3b01      	subs	r3, #1
 8000a42:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000a44:	4b14      	ldr	r3, [pc, #80]	@ (8000a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a46:	695b      	ldr	r3, [r3, #20]
 8000a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a50:	d102      	bne.n	8000a58 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d1f2      	bne.n	8000a3e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000a58:	4b0f      	ldr	r3, [pc, #60]	@ (8000a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a5a:	695b      	ldr	r3, [r3, #20]
 8000a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a64:	d110      	bne.n	8000a88 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000a66:	2303      	movs	r3, #3
 8000a68:	e00f      	b.n	8000a8a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a76:	d007      	beq.n	8000a88 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a78:	4b07      	ldr	r3, [pc, #28]	@ (8000a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000a80:	4a05      	ldr	r2, [pc, #20]	@ (8000a98 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a86:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3714      	adds	r7, #20
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	40007000 	.word	0x40007000
 8000a9c:	20000000 	.word	0x20000000
 8000aa0:	431bde83 	.word	0x431bde83

08000aa4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b088      	sub	sp, #32
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d101      	bne.n	8000ab6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	e3ca      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000ab6:	4b97      	ldr	r3, [pc, #604]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000ab8:	689b      	ldr	r3, [r3, #8]
 8000aba:	f003 030c 	and.w	r3, r3, #12
 8000abe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ac0:	4b94      	ldr	r3, [pc, #592]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	f003 0303 	and.w	r3, r3, #3
 8000ac8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f003 0310 	and.w	r3, r3, #16
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	f000 80e4 	beq.w	8000ca0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000ad8:	69bb      	ldr	r3, [r7, #24]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d007      	beq.n	8000aee <HAL_RCC_OscConfig+0x4a>
 8000ade:	69bb      	ldr	r3, [r7, #24]
 8000ae0:	2b0c      	cmp	r3, #12
 8000ae2:	f040 808b 	bne.w	8000bfc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	f040 8087 	bne.w	8000bfc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000aee:	4b89      	ldr	r3, [pc, #548]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f003 0302 	and.w	r3, r3, #2
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d005      	beq.n	8000b06 <HAL_RCC_OscConfig+0x62>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	699b      	ldr	r3, [r3, #24]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d101      	bne.n	8000b06 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000b02:	2301      	movs	r3, #1
 8000b04:	e3a2      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6a1a      	ldr	r2, [r3, #32]
 8000b0a:	4b82      	ldr	r3, [pc, #520]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f003 0308 	and.w	r3, r3, #8
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d004      	beq.n	8000b20 <HAL_RCC_OscConfig+0x7c>
 8000b16:	4b7f      	ldr	r3, [pc, #508]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000b1e:	e005      	b.n	8000b2c <HAL_RCC_OscConfig+0x88>
 8000b20:	4b7c      	ldr	r3, [pc, #496]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b26:	091b      	lsrs	r3, r3, #4
 8000b28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d223      	bcs.n	8000b78 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6a1b      	ldr	r3, [r3, #32]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 fd1d 	bl	8001574 <RCC_SetFlashLatencyFromMSIRange>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000b40:	2301      	movs	r3, #1
 8000b42:	e383      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b44:	4b73      	ldr	r3, [pc, #460]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a72      	ldr	r2, [pc, #456]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b4a:	f043 0308 	orr.w	r3, r3, #8
 8000b4e:	6013      	str	r3, [r2, #0]
 8000b50:	4b70      	ldr	r3, [pc, #448]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6a1b      	ldr	r3, [r3, #32]
 8000b5c:	496d      	ldr	r1, [pc, #436]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b62:	4b6c      	ldr	r3, [pc, #432]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	69db      	ldr	r3, [r3, #28]
 8000b6e:	021b      	lsls	r3, r3, #8
 8000b70:	4968      	ldr	r1, [pc, #416]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b72:	4313      	orrs	r3, r2
 8000b74:	604b      	str	r3, [r1, #4]
 8000b76:	e025      	b.n	8000bc4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b78:	4b66      	ldr	r3, [pc, #408]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a65      	ldr	r2, [pc, #404]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b7e:	f043 0308 	orr.w	r3, r3, #8
 8000b82:	6013      	str	r3, [r2, #0]
 8000b84:	4b63      	ldr	r3, [pc, #396]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6a1b      	ldr	r3, [r3, #32]
 8000b90:	4960      	ldr	r1, [pc, #384]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b92:	4313      	orrs	r3, r2
 8000b94:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b96:	4b5f      	ldr	r3, [pc, #380]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	69db      	ldr	r3, [r3, #28]
 8000ba2:	021b      	lsls	r3, r3, #8
 8000ba4:	495b      	ldr	r1, [pc, #364]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000baa:	69bb      	ldr	r3, [r7, #24]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d109      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6a1b      	ldr	r3, [r3, #32]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f000 fcdd 	bl	8001574 <RCC_SetFlashLatencyFromMSIRange>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	e343      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000bc4:	f000 fc4a 	bl	800145c <HAL_RCC_GetSysClockFreq>
 8000bc8:	4602      	mov	r2, r0
 8000bca:	4b52      	ldr	r3, [pc, #328]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	091b      	lsrs	r3, r3, #4
 8000bd0:	f003 030f 	and.w	r3, r3, #15
 8000bd4:	4950      	ldr	r1, [pc, #320]	@ (8000d18 <HAL_RCC_OscConfig+0x274>)
 8000bd6:	5ccb      	ldrb	r3, [r1, r3]
 8000bd8:	f003 031f 	and.w	r3, r3, #31
 8000bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8000be0:	4a4e      	ldr	r2, [pc, #312]	@ (8000d1c <HAL_RCC_OscConfig+0x278>)
 8000be2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000be4:	4b4e      	ldr	r3, [pc, #312]	@ (8000d20 <HAL_RCC_OscConfig+0x27c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff fdb5 	bl	8000758 <HAL_InitTick>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000bf2:	7bfb      	ldrb	r3, [r7, #15]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d052      	beq.n	8000c9e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000bf8:	7bfb      	ldrb	r3, [r7, #15]
 8000bfa:	e327      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d032      	beq.n	8000c6a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000c04:	4b43      	ldr	r3, [pc, #268]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a42      	ldr	r2, [pc, #264]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c0a:	f043 0301 	orr.w	r3, r3, #1
 8000c0e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000c10:	f7ff fdf2 	bl	80007f8 <HAL_GetTick>
 8000c14:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000c16:	e008      	b.n	8000c2a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c18:	f7ff fdee 	bl	80007f8 <HAL_GetTick>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	2b02      	cmp	r3, #2
 8000c24:	d901      	bls.n	8000c2a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000c26:	2303      	movs	r3, #3
 8000c28:	e310      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000c2a:	4b3a      	ldr	r3, [pc, #232]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0302 	and.w	r3, r3, #2
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d0f0      	beq.n	8000c18 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c36:	4b37      	ldr	r3, [pc, #220]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a36      	ldr	r2, [pc, #216]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c3c:	f043 0308 	orr.w	r3, r3, #8
 8000c40:	6013      	str	r3, [r2, #0]
 8000c42:	4b34      	ldr	r3, [pc, #208]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6a1b      	ldr	r3, [r3, #32]
 8000c4e:	4931      	ldr	r1, [pc, #196]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c50:	4313      	orrs	r3, r2
 8000c52:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c54:	4b2f      	ldr	r3, [pc, #188]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	69db      	ldr	r3, [r3, #28]
 8000c60:	021b      	lsls	r3, r3, #8
 8000c62:	492c      	ldr	r1, [pc, #176]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c64:	4313      	orrs	r3, r2
 8000c66:	604b      	str	r3, [r1, #4]
 8000c68:	e01a      	b.n	8000ca0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000c6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a29      	ldr	r2, [pc, #164]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c70:	f023 0301 	bic.w	r3, r3, #1
 8000c74:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000c76:	f7ff fdbf 	bl	80007f8 <HAL_GetTick>
 8000c7a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c7c:	e008      	b.n	8000c90 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c7e:	f7ff fdbb 	bl	80007f8 <HAL_GetTick>
 8000c82:	4602      	mov	r2, r0
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	1ad3      	subs	r3, r2, r3
 8000c88:	2b02      	cmp	r3, #2
 8000c8a:	d901      	bls.n	8000c90 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	e2dd      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c90:	4b20      	ldr	r3, [pc, #128]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 0302 	and.w	r3, r3, #2
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d1f0      	bne.n	8000c7e <HAL_RCC_OscConfig+0x1da>
 8000c9c:	e000      	b.n	8000ca0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c9e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f003 0301 	and.w	r3, r3, #1
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d074      	beq.n	8000d96 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000cac:	69bb      	ldr	r3, [r7, #24]
 8000cae:	2b08      	cmp	r3, #8
 8000cb0:	d005      	beq.n	8000cbe <HAL_RCC_OscConfig+0x21a>
 8000cb2:	69bb      	ldr	r3, [r7, #24]
 8000cb4:	2b0c      	cmp	r3, #12
 8000cb6:	d10e      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	2b03      	cmp	r3, #3
 8000cbc:	d10b      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cbe:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d064      	beq.n	8000d94 <HAL_RCC_OscConfig+0x2f0>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d160      	bne.n	8000d94 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	e2ba      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cde:	d106      	bne.n	8000cee <HAL_RCC_OscConfig+0x24a>
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000ce6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cea:	6013      	str	r3, [r2, #0]
 8000cec:	e026      	b.n	8000d3c <HAL_RCC_OscConfig+0x298>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000cf6:	d115      	bne.n	8000d24 <HAL_RCC_OscConfig+0x280>
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a05      	ldr	r2, [pc, #20]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000cfe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d02:	6013      	str	r3, [r2, #0]
 8000d04:	4b03      	ldr	r3, [pc, #12]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a02      	ldr	r2, [pc, #8]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000d0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d0e:	6013      	str	r3, [r2, #0]
 8000d10:	e014      	b.n	8000d3c <HAL_RCC_OscConfig+0x298>
 8000d12:	bf00      	nop
 8000d14:	40021000 	.word	0x40021000
 8000d18:	080016a4 	.word	0x080016a4
 8000d1c:	20000000 	.word	0x20000000
 8000d20:	20000004 	.word	0x20000004
 8000d24:	4ba0      	ldr	r3, [pc, #640]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a9f      	ldr	r2, [pc, #636]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000d2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d2e:	6013      	str	r3, [r2, #0]
 8000d30:	4b9d      	ldr	r3, [pc, #628]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a9c      	ldr	r2, [pc, #624]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000d36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d013      	beq.n	8000d6c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d44:	f7ff fd58 	bl	80007f8 <HAL_GetTick>
 8000d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d4a:	e008      	b.n	8000d5e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d4c:	f7ff fd54 	bl	80007f8 <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	2b64      	cmp	r3, #100	@ 0x64
 8000d58:	d901      	bls.n	8000d5e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	e276      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d5e:	4b92      	ldr	r3, [pc, #584]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d0f0      	beq.n	8000d4c <HAL_RCC_OscConfig+0x2a8>
 8000d6a:	e014      	b.n	8000d96 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d6c:	f7ff fd44 	bl	80007f8 <HAL_GetTick>
 8000d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d72:	e008      	b.n	8000d86 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d74:	f7ff fd40 	bl	80007f8 <HAL_GetTick>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	693b      	ldr	r3, [r7, #16]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	2b64      	cmp	r3, #100	@ 0x64
 8000d80:	d901      	bls.n	8000d86 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000d82:	2303      	movs	r3, #3
 8000d84:	e262      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d86:	4b88      	ldr	r3, [pc, #544]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d1f0      	bne.n	8000d74 <HAL_RCC_OscConfig+0x2d0>
 8000d92:	e000      	b.n	8000d96 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f003 0302 	and.w	r3, r3, #2
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d060      	beq.n	8000e64 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000da2:	69bb      	ldr	r3, [r7, #24]
 8000da4:	2b04      	cmp	r3, #4
 8000da6:	d005      	beq.n	8000db4 <HAL_RCC_OscConfig+0x310>
 8000da8:	69bb      	ldr	r3, [r7, #24]
 8000daa:	2b0c      	cmp	r3, #12
 8000dac:	d119      	bne.n	8000de2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d116      	bne.n	8000de2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000db4:	4b7c      	ldr	r3, [pc, #496]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d005      	beq.n	8000dcc <HAL_RCC_OscConfig+0x328>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d101      	bne.n	8000dcc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e23f      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dcc:	4b76      	ldr	r3, [pc, #472]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	691b      	ldr	r3, [r3, #16]
 8000dd8:	061b      	lsls	r3, r3, #24
 8000dda:	4973      	ldr	r1, [pc, #460]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000de0:	e040      	b.n	8000e64 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	68db      	ldr	r3, [r3, #12]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d023      	beq.n	8000e32 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dea:	4b6f      	ldr	r3, [pc, #444]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a6e      	ldr	r2, [pc, #440]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000df6:	f7ff fcff 	bl	80007f8 <HAL_GetTick>
 8000dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000dfc:	e008      	b.n	8000e10 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dfe:	f7ff fcfb 	bl	80007f8 <HAL_GetTick>
 8000e02:	4602      	mov	r2, r0
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	2b02      	cmp	r3, #2
 8000e0a:	d901      	bls.n	8000e10 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	e21d      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000e10:	4b65      	ldr	r3, [pc, #404]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d0f0      	beq.n	8000dfe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e1c:	4b62      	ldr	r3, [pc, #392]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	691b      	ldr	r3, [r3, #16]
 8000e28:	061b      	lsls	r3, r3, #24
 8000e2a:	495f      	ldr	r1, [pc, #380]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	604b      	str	r3, [r1, #4]
 8000e30:	e018      	b.n	8000e64 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e32:	4b5d      	ldr	r3, [pc, #372]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a5c      	ldr	r2, [pc, #368]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000e38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000e3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e3e:	f7ff fcdb 	bl	80007f8 <HAL_GetTick>
 8000e42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e44:	e008      	b.n	8000e58 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e46:	f7ff fcd7 	bl	80007f8 <HAL_GetTick>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	1ad3      	subs	r3, r2, r3
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e1f9      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e58:	4b53      	ldr	r3, [pc, #332]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d1f0      	bne.n	8000e46 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f003 0308 	and.w	r3, r3, #8
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d03c      	beq.n	8000eea <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	695b      	ldr	r3, [r3, #20]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d01c      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e78:	4b4b      	ldr	r3, [pc, #300]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e7e:	4a4a      	ldr	r2, [pc, #296]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e88:	f7ff fcb6 	bl	80007f8 <HAL_GetTick>
 8000e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e8e:	e008      	b.n	8000ea2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e90:	f7ff fcb2 	bl	80007f8 <HAL_GetTick>
 8000e94:	4602      	mov	r2, r0
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	1ad3      	subs	r3, r2, r3
 8000e9a:	2b02      	cmp	r3, #2
 8000e9c:	d901      	bls.n	8000ea2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	e1d4      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000ea2:	4b41      	ldr	r3, [pc, #260]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ea8:	f003 0302 	and.w	r3, r3, #2
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d0ef      	beq.n	8000e90 <HAL_RCC_OscConfig+0x3ec>
 8000eb0:	e01b      	b.n	8000eea <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000eb2:	4b3d      	ldr	r3, [pc, #244]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000eb8:	4a3b      	ldr	r2, [pc, #236]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000eba:	f023 0301 	bic.w	r3, r3, #1
 8000ebe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ec2:	f7ff fc99 	bl	80007f8 <HAL_GetTick>
 8000ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000ec8:	e008      	b.n	8000edc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000eca:	f7ff fc95 	bl	80007f8 <HAL_GetTick>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d901      	bls.n	8000edc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	e1b7      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000edc:	4b32      	ldr	r3, [pc, #200]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d1ef      	bne.n	8000eca <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 0304 	and.w	r3, r3, #4
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	f000 80a6 	beq.w	8001044 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000efc:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d10d      	bne.n	8000f24 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f08:	4b27      	ldr	r3, [pc, #156]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f0c:	4a26      	ldr	r2, [pc, #152]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000f0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f12:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f14:	4b24      	ldr	r3, [pc, #144]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f20:	2301      	movs	r3, #1
 8000f22:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f24:	4b21      	ldr	r3, [pc, #132]	@ (8000fac <HAL_RCC_OscConfig+0x508>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d118      	bne.n	8000f62 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000f30:	4b1e      	ldr	r3, [pc, #120]	@ (8000fac <HAL_RCC_OscConfig+0x508>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a1d      	ldr	r2, [pc, #116]	@ (8000fac <HAL_RCC_OscConfig+0x508>)
 8000f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f3a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f3c:	f7ff fc5c 	bl	80007f8 <HAL_GetTick>
 8000f40:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f42:	e008      	b.n	8000f56 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f44:	f7ff fc58 	bl	80007f8 <HAL_GetTick>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d901      	bls.n	8000f56 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e17a      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f56:	4b15      	ldr	r3, [pc, #84]	@ (8000fac <HAL_RCC_OscConfig+0x508>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d0f0      	beq.n	8000f44 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d108      	bne.n	8000f7c <HAL_RCC_OscConfig+0x4d8>
 8000f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f70:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000f72:	f043 0301 	orr.w	r3, r3, #1
 8000f76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f7a:	e029      	b.n	8000fd0 <HAL_RCC_OscConfig+0x52c>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	2b05      	cmp	r3, #5
 8000f82:	d115      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x50c>
 8000f84:	4b08      	ldr	r3, [pc, #32]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f8a:	4a07      	ldr	r2, [pc, #28]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000f8c:	f043 0304 	orr.w	r3, r3, #4
 8000f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f94:	4b04      	ldr	r3, [pc, #16]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f9a:	4a03      	ldr	r2, [pc, #12]	@ (8000fa8 <HAL_RCC_OscConfig+0x504>)
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000fa4:	e014      	b.n	8000fd0 <HAL_RCC_OscConfig+0x52c>
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	40007000 	.word	0x40007000
 8000fb0:	4b9c      	ldr	r3, [pc, #624]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8000fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000fb6:	4a9b      	ldr	r2, [pc, #620]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8000fb8:	f023 0301 	bic.w	r3, r3, #1
 8000fbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000fc0:	4b98      	ldr	r3, [pc, #608]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8000fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000fc6:	4a97      	ldr	r2, [pc, #604]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8000fc8:	f023 0304 	bic.w	r3, r3, #4
 8000fcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d016      	beq.n	8001006 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fd8:	f7ff fc0e 	bl	80007f8 <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000fde:	e00a      	b.n	8000ff6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fe0:	f7ff fc0a 	bl	80007f8 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e12a      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000ff6:	4b8b      	ldr	r3, [pc, #556]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8000ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000ffc:	f003 0302 	and.w	r3, r3, #2
 8001000:	2b00      	cmp	r3, #0
 8001002:	d0ed      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x53c>
 8001004:	e015      	b.n	8001032 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001006:	f7ff fbf7 	bl	80007f8 <HAL_GetTick>
 800100a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800100c:	e00a      	b.n	8001024 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800100e:	f7ff fbf3 	bl	80007f8 <HAL_GetTick>
 8001012:	4602      	mov	r2, r0
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800101c:	4293      	cmp	r3, r2
 800101e:	d901      	bls.n	8001024 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001020:	2303      	movs	r3, #3
 8001022:	e113      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001024:	4b7f      	ldr	r3, [pc, #508]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8001026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1ed      	bne.n	800100e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001032:	7ffb      	ldrb	r3, [r7, #31]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d105      	bne.n	8001044 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001038:	4b7a      	ldr	r3, [pc, #488]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 800103a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800103c:	4a79      	ldr	r2, [pc, #484]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 800103e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001042:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001048:	2b00      	cmp	r3, #0
 800104a:	f000 80fe 	beq.w	800124a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001052:	2b02      	cmp	r3, #2
 8001054:	f040 80d0 	bne.w	80011f8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001058:	4b72      	ldr	r3, [pc, #456]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f003 0203 	and.w	r2, r3, #3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001068:	429a      	cmp	r2, r3
 800106a:	d130      	bne.n	80010ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	3b01      	subs	r3, #1
 8001078:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800107a:	429a      	cmp	r2, r3
 800107c:	d127      	bne.n	80010ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001088:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800108a:	429a      	cmp	r2, r3
 800108c:	d11f      	bne.n	80010ce <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001098:	2a07      	cmp	r2, #7
 800109a:	bf14      	ite	ne
 800109c:	2201      	movne	r2, #1
 800109e:	2200      	moveq	r2, #0
 80010a0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d113      	bne.n	80010ce <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010b0:	085b      	lsrs	r3, r3, #1
 80010b2:	3b01      	subs	r3, #1
 80010b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d109      	bne.n	80010ce <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c4:	085b      	lsrs	r3, r3, #1
 80010c6:	3b01      	subs	r3, #1
 80010c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d06e      	beq.n	80011ac <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	2b0c      	cmp	r3, #12
 80010d2:	d069      	beq.n	80011a8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80010d4:	4b53      	ldr	r3, [pc, #332]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d105      	bne.n	80010ec <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80010e0:	4b50      	ldr	r3, [pc, #320]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e0ad      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80010f0:	4b4c      	ldr	r3, [pc, #304]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80010f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80010fa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80010fc:	f7ff fb7c 	bl	80007f8 <HAL_GetTick>
 8001100:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001102:	e008      	b.n	8001116 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001104:	f7ff fb78 	bl	80007f8 <HAL_GetTick>
 8001108:	4602      	mov	r2, r0
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	2b02      	cmp	r3, #2
 8001110:	d901      	bls.n	8001116 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001112:	2303      	movs	r3, #3
 8001114:	e09a      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001116:	4b43      	ldr	r3, [pc, #268]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800111e:	2b00      	cmp	r3, #0
 8001120:	d1f0      	bne.n	8001104 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001122:	4b40      	ldr	r3, [pc, #256]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8001124:	68da      	ldr	r2, [r3, #12]
 8001126:	4b40      	ldr	r3, [pc, #256]	@ (8001228 <HAL_RCC_OscConfig+0x784>)
 8001128:	4013      	ands	r3, r2
 800112a:	687a      	ldr	r2, [r7, #4]
 800112c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001132:	3a01      	subs	r2, #1
 8001134:	0112      	lsls	r2, r2, #4
 8001136:	4311      	orrs	r1, r2
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800113c:	0212      	lsls	r2, r2, #8
 800113e:	4311      	orrs	r1, r2
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001144:	0852      	lsrs	r2, r2, #1
 8001146:	3a01      	subs	r2, #1
 8001148:	0552      	lsls	r2, r2, #21
 800114a:	4311      	orrs	r1, r2
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001150:	0852      	lsrs	r2, r2, #1
 8001152:	3a01      	subs	r2, #1
 8001154:	0652      	lsls	r2, r2, #25
 8001156:	4311      	orrs	r1, r2
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800115c:	0912      	lsrs	r2, r2, #4
 800115e:	0452      	lsls	r2, r2, #17
 8001160:	430a      	orrs	r2, r1
 8001162:	4930      	ldr	r1, [pc, #192]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8001164:	4313      	orrs	r3, r2
 8001166:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001168:	4b2e      	ldr	r3, [pc, #184]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a2d      	ldr	r2, [pc, #180]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 800116e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001172:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001174:	4b2b      	ldr	r3, [pc, #172]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	4a2a      	ldr	r2, [pc, #168]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 800117a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800117e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001180:	f7ff fb3a 	bl	80007f8 <HAL_GetTick>
 8001184:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001186:	e008      	b.n	800119a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001188:	f7ff fb36 	bl	80007f8 <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	2b02      	cmp	r3, #2
 8001194:	d901      	bls.n	800119a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001196:	2303      	movs	r3, #3
 8001198:	e058      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800119a:	4b22      	ldr	r3, [pc, #136]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d0f0      	beq.n	8001188 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80011a6:	e050      	b.n	800124a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e04f      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d148      	bne.n	800124a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80011b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a19      	ldr	r2, [pc, #100]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80011be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80011c4:	4b17      	ldr	r3, [pc, #92]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	4a16      	ldr	r2, [pc, #88]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80011ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80011d0:	f7ff fb12 	bl	80007f8 <HAL_GetTick>
 80011d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011d6:	e008      	b.n	80011ea <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011d8:	f7ff fb0e 	bl	80007f8 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d901      	bls.n	80011ea <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80011e6:	2303      	movs	r3, #3
 80011e8:	e030      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d0f0      	beq.n	80011d8 <HAL_RCC_OscConfig+0x734>
 80011f6:	e028      	b.n	800124a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	2b0c      	cmp	r3, #12
 80011fc:	d023      	beq.n	8001246 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011fe:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a08      	ldr	r2, [pc, #32]	@ (8001224 <HAL_RCC_OscConfig+0x780>)
 8001204:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800120a:	f7ff faf5 	bl	80007f8 <HAL_GetTick>
 800120e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001210:	e00c      	b.n	800122c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001212:	f7ff faf1 	bl	80007f8 <HAL_GetTick>
 8001216:	4602      	mov	r2, r0
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	2b02      	cmp	r3, #2
 800121e:	d905      	bls.n	800122c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001220:	2303      	movs	r3, #3
 8001222:	e013      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
 8001224:	40021000 	.word	0x40021000
 8001228:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800122c:	4b09      	ldr	r3, [pc, #36]	@ (8001254 <HAL_RCC_OscConfig+0x7b0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1ec      	bne.n	8001212 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001238:	4b06      	ldr	r3, [pc, #24]	@ (8001254 <HAL_RCC_OscConfig+0x7b0>)
 800123a:	68da      	ldr	r2, [r3, #12]
 800123c:	4905      	ldr	r1, [pc, #20]	@ (8001254 <HAL_RCC_OscConfig+0x7b0>)
 800123e:	4b06      	ldr	r3, [pc, #24]	@ (8001258 <HAL_RCC_OscConfig+0x7b4>)
 8001240:	4013      	ands	r3, r2
 8001242:	60cb      	str	r3, [r1, #12]
 8001244:	e001      	b.n	800124a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e000      	b.n	800124c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800124a:	2300      	movs	r3, #0
}
 800124c:	4618      	mov	r0, r3
 800124e:	3720      	adds	r7, #32
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40021000 	.word	0x40021000
 8001258:	feeefffc 	.word	0xfeeefffc

0800125c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d101      	bne.n	8001270 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e0e7      	b.n	8001440 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001270:	4b75      	ldr	r3, [pc, #468]	@ (8001448 <HAL_RCC_ClockConfig+0x1ec>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 0307 	and.w	r3, r3, #7
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	429a      	cmp	r2, r3
 800127c:	d910      	bls.n	80012a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800127e:	4b72      	ldr	r3, [pc, #456]	@ (8001448 <HAL_RCC_ClockConfig+0x1ec>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f023 0207 	bic.w	r2, r3, #7
 8001286:	4970      	ldr	r1, [pc, #448]	@ (8001448 <HAL_RCC_ClockConfig+0x1ec>)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	4313      	orrs	r3, r2
 800128c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800128e:	4b6e      	ldr	r3, [pc, #440]	@ (8001448 <HAL_RCC_ClockConfig+0x1ec>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f003 0307 	and.w	r3, r3, #7
 8001296:	683a      	ldr	r2, [r7, #0]
 8001298:	429a      	cmp	r2, r3
 800129a:	d001      	beq.n	80012a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e0cf      	b.n	8001440 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0302 	and.w	r3, r3, #2
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d010      	beq.n	80012ce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	4b66      	ldr	r3, [pc, #408]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d908      	bls.n	80012ce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012bc:	4b63      	ldr	r3, [pc, #396]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	4960      	ldr	r1, [pc, #384]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 80012ca:	4313      	orrs	r3, r2
 80012cc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d04c      	beq.n	8001374 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	2b03      	cmp	r3, #3
 80012e0:	d107      	bne.n	80012f2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012e2:	4b5a      	ldr	r3, [pc, #360]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d121      	bne.n	8001332 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e0a6      	b.n	8001440 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d107      	bne.n	800130a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012fa:	4b54      	ldr	r3, [pc, #336]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d115      	bne.n	8001332 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e09a      	b.n	8001440 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d107      	bne.n	8001322 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001312:	4b4e      	ldr	r3, [pc, #312]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d109      	bne.n	8001332 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	e08e      	b.n	8001440 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001322:	4b4a      	ldr	r3, [pc, #296]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e086      	b.n	8001440 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001332:	4b46      	ldr	r3, [pc, #280]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f023 0203 	bic.w	r2, r3, #3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	4943      	ldr	r1, [pc, #268]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 8001340:	4313      	orrs	r3, r2
 8001342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001344:	f7ff fa58 	bl	80007f8 <HAL_GetTick>
 8001348:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800134a:	e00a      	b.n	8001362 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800134c:	f7ff fa54 	bl	80007f8 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	f241 3288 	movw	r2, #5000	@ 0x1388
 800135a:	4293      	cmp	r3, r2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e06e      	b.n	8001440 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001362:	4b3a      	ldr	r3, [pc, #232]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 020c 	and.w	r2, r3, #12
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	429a      	cmp	r2, r3
 8001372:	d1eb      	bne.n	800134c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	2b00      	cmp	r3, #0
 800137e:	d010      	beq.n	80013a2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689a      	ldr	r2, [r3, #8]
 8001384:	4b31      	ldr	r3, [pc, #196]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800138c:	429a      	cmp	r2, r3
 800138e:	d208      	bcs.n	80013a2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001390:	4b2e      	ldr	r3, [pc, #184]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	492b      	ldr	r1, [pc, #172]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 800139e:	4313      	orrs	r3, r2
 80013a0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013a2:	4b29      	ldr	r3, [pc, #164]	@ (8001448 <HAL_RCC_ClockConfig+0x1ec>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	683a      	ldr	r2, [r7, #0]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d210      	bcs.n	80013d2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013b0:	4b25      	ldr	r3, [pc, #148]	@ (8001448 <HAL_RCC_ClockConfig+0x1ec>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f023 0207 	bic.w	r2, r3, #7
 80013b8:	4923      	ldr	r1, [pc, #140]	@ (8001448 <HAL_RCC_ClockConfig+0x1ec>)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	4313      	orrs	r3, r2
 80013be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013c0:	4b21      	ldr	r3, [pc, #132]	@ (8001448 <HAL_RCC_ClockConfig+0x1ec>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0307 	and.w	r3, r3, #7
 80013c8:	683a      	ldr	r2, [r7, #0]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d001      	beq.n	80013d2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e036      	b.n	8001440 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0304 	and.w	r3, r3, #4
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d008      	beq.n	80013f0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013de:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	4918      	ldr	r1, [pc, #96]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 80013ec:	4313      	orrs	r3, r2
 80013ee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0308 	and.w	r3, r3, #8
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d009      	beq.n	8001410 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013fc:	4b13      	ldr	r3, [pc, #76]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	00db      	lsls	r3, r3, #3
 800140a:	4910      	ldr	r1, [pc, #64]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 800140c:	4313      	orrs	r3, r2
 800140e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001410:	f000 f824 	bl	800145c <HAL_RCC_GetSysClockFreq>
 8001414:	4602      	mov	r2, r0
 8001416:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <HAL_RCC_ClockConfig+0x1f0>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	091b      	lsrs	r3, r3, #4
 800141c:	f003 030f 	and.w	r3, r3, #15
 8001420:	490b      	ldr	r1, [pc, #44]	@ (8001450 <HAL_RCC_ClockConfig+0x1f4>)
 8001422:	5ccb      	ldrb	r3, [r1, r3]
 8001424:	f003 031f 	and.w	r3, r3, #31
 8001428:	fa22 f303 	lsr.w	r3, r2, r3
 800142c:	4a09      	ldr	r2, [pc, #36]	@ (8001454 <HAL_RCC_ClockConfig+0x1f8>)
 800142e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001430:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <HAL_RCC_ClockConfig+0x1fc>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff f98f 	bl	8000758 <HAL_InitTick>
 800143a:	4603      	mov	r3, r0
 800143c:	72fb      	strb	r3, [r7, #11]

  return status;
 800143e:	7afb      	ldrb	r3, [r7, #11]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40022000 	.word	0x40022000
 800144c:	40021000 	.word	0x40021000
 8001450:	080016a4 	.word	0x080016a4
 8001454:	20000000 	.word	0x20000000
 8001458:	20000004 	.word	0x20000004

0800145c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800145c:	b480      	push	{r7}
 800145e:	b089      	sub	sp, #36	@ 0x24
 8001460:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
 8001466:	2300      	movs	r3, #0
 8001468:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800146a:	4b3e      	ldr	r3, [pc, #248]	@ (8001564 <HAL_RCC_GetSysClockFreq+0x108>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f003 030c 	and.w	r3, r3, #12
 8001472:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001474:	4b3b      	ldr	r3, [pc, #236]	@ (8001564 <HAL_RCC_GetSysClockFreq+0x108>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	f003 0303 	and.w	r3, r3, #3
 800147c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d005      	beq.n	8001490 <HAL_RCC_GetSysClockFreq+0x34>
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	2b0c      	cmp	r3, #12
 8001488:	d121      	bne.n	80014ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d11e      	bne.n	80014ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001490:	4b34      	ldr	r3, [pc, #208]	@ (8001564 <HAL_RCC_GetSysClockFreq+0x108>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0308 	and.w	r3, r3, #8
 8001498:	2b00      	cmp	r3, #0
 800149a:	d107      	bne.n	80014ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800149c:	4b31      	ldr	r3, [pc, #196]	@ (8001564 <HAL_RCC_GetSysClockFreq+0x108>)
 800149e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014a2:	0a1b      	lsrs	r3, r3, #8
 80014a4:	f003 030f 	and.w	r3, r3, #15
 80014a8:	61fb      	str	r3, [r7, #28]
 80014aa:	e005      	b.n	80014b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80014ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001564 <HAL_RCC_GetSysClockFreq+0x108>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	091b      	lsrs	r3, r3, #4
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80014b8:	4a2b      	ldr	r2, [pc, #172]	@ (8001568 <HAL_RCC_GetSysClockFreq+0x10c>)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d10d      	bne.n	80014e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014cc:	e00a      	b.n	80014e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	2b04      	cmp	r3, #4
 80014d2:	d102      	bne.n	80014da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80014d4:	4b25      	ldr	r3, [pc, #148]	@ (800156c <HAL_RCC_GetSysClockFreq+0x110>)
 80014d6:	61bb      	str	r3, [r7, #24]
 80014d8:	e004      	b.n	80014e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	2b08      	cmp	r3, #8
 80014de:	d101      	bne.n	80014e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80014e0:	4b23      	ldr	r3, [pc, #140]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x114>)
 80014e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	2b0c      	cmp	r3, #12
 80014e8:	d134      	bne.n	8001554 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80014ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001564 <HAL_RCC_GetSysClockFreq+0x108>)
 80014ec:	68db      	ldr	r3, [r3, #12]
 80014ee:	f003 0303 	and.w	r3, r3, #3
 80014f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	2b02      	cmp	r3, #2
 80014f8:	d003      	beq.n	8001502 <HAL_RCC_GetSysClockFreq+0xa6>
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	2b03      	cmp	r3, #3
 80014fe:	d003      	beq.n	8001508 <HAL_RCC_GetSysClockFreq+0xac>
 8001500:	e005      	b.n	800150e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001502:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <HAL_RCC_GetSysClockFreq+0x110>)
 8001504:	617b      	str	r3, [r7, #20]
      break;
 8001506:	e005      	b.n	8001514 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001508:	4b19      	ldr	r3, [pc, #100]	@ (8001570 <HAL_RCC_GetSysClockFreq+0x114>)
 800150a:	617b      	str	r3, [r7, #20]
      break;
 800150c:	e002      	b.n	8001514 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	617b      	str	r3, [r7, #20]
      break;
 8001512:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001514:	4b13      	ldr	r3, [pc, #76]	@ (8001564 <HAL_RCC_GetSysClockFreq+0x108>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	091b      	lsrs	r3, r3, #4
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	3301      	adds	r3, #1
 8001520:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001522:	4b10      	ldr	r3, [pc, #64]	@ (8001564 <HAL_RCC_GetSysClockFreq+0x108>)
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	0a1b      	lsrs	r3, r3, #8
 8001528:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	fb03 f202 	mul.w	r2, r3, r2
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	fbb2 f3f3 	udiv	r3, r2, r3
 8001538:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_RCC_GetSysClockFreq+0x108>)
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	0e5b      	lsrs	r3, r3, #25
 8001540:	f003 0303 	and.w	r3, r3, #3
 8001544:	3301      	adds	r3, #1
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800154a:	697a      	ldr	r2, [r7, #20]
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001552:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001554:	69bb      	ldr	r3, [r7, #24]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3724      	adds	r7, #36	@ 0x24
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	40021000 	.word	0x40021000
 8001568:	080016b4 	.word	0x080016b4
 800156c:	00f42400 	.word	0x00f42400
 8001570:	007a1200 	.word	0x007a1200

08001574 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800157c:	2300      	movs	r3, #0
 800157e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001580:	4b2a      	ldr	r3, [pc, #168]	@ (800162c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800158c:	f7ff fa26 	bl	80009dc <HAL_PWREx_GetVoltageRange>
 8001590:	6178      	str	r0, [r7, #20]
 8001592:	e014      	b.n	80015be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001594:	4b25      	ldr	r3, [pc, #148]	@ (800162c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001598:	4a24      	ldr	r2, [pc, #144]	@ (800162c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800159a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800159e:	6593      	str	r3, [r2, #88]	@ 0x58
 80015a0:	4b22      	ldr	r3, [pc, #136]	@ (800162c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80015ac:	f7ff fa16 	bl	80009dc <HAL_PWREx_GetVoltageRange>
 80015b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80015b2:	4b1e      	ldr	r3, [pc, #120]	@ (800162c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b6:	4a1d      	ldr	r2, [pc, #116]	@ (800162c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015bc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015c4:	d10b      	bne.n	80015de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2b80      	cmp	r3, #128	@ 0x80
 80015ca:	d919      	bls.n	8001600 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2ba0      	cmp	r3, #160	@ 0xa0
 80015d0:	d902      	bls.n	80015d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80015d2:	2302      	movs	r3, #2
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	e013      	b.n	8001600 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80015d8:	2301      	movs	r3, #1
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	e010      	b.n	8001600 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2b80      	cmp	r3, #128	@ 0x80
 80015e2:	d902      	bls.n	80015ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80015e4:	2303      	movs	r3, #3
 80015e6:	613b      	str	r3, [r7, #16]
 80015e8:	e00a      	b.n	8001600 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2b80      	cmp	r3, #128	@ 0x80
 80015ee:	d102      	bne.n	80015f6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80015f0:	2302      	movs	r3, #2
 80015f2:	613b      	str	r3, [r7, #16]
 80015f4:	e004      	b.n	8001600 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2b70      	cmp	r3, #112	@ 0x70
 80015fa:	d101      	bne.n	8001600 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80015fc:	2301      	movs	r3, #1
 80015fe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001600:	4b0b      	ldr	r3, [pc, #44]	@ (8001630 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f023 0207 	bic.w	r2, r3, #7
 8001608:	4909      	ldr	r1, [pc, #36]	@ (8001630 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001610:	4b07      	ldr	r3, [pc, #28]	@ (8001630 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0307 	and.w	r3, r3, #7
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	429a      	cmp	r2, r3
 800161c:	d001      	beq.n	8001622 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e000      	b.n	8001624 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	3718      	adds	r7, #24
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40021000 	.word	0x40021000
 8001630:	40022000 	.word	0x40022000

08001634 <memset>:
 8001634:	4402      	add	r2, r0
 8001636:	4603      	mov	r3, r0
 8001638:	4293      	cmp	r3, r2
 800163a:	d100      	bne.n	800163e <memset+0xa>
 800163c:	4770      	bx	lr
 800163e:	f803 1b01 	strb.w	r1, [r3], #1
 8001642:	e7f9      	b.n	8001638 <memset+0x4>

08001644 <__libc_init_array>:
 8001644:	b570      	push	{r4, r5, r6, lr}
 8001646:	4d0d      	ldr	r5, [pc, #52]	@ (800167c <__libc_init_array+0x38>)
 8001648:	4c0d      	ldr	r4, [pc, #52]	@ (8001680 <__libc_init_array+0x3c>)
 800164a:	1b64      	subs	r4, r4, r5
 800164c:	10a4      	asrs	r4, r4, #2
 800164e:	2600      	movs	r6, #0
 8001650:	42a6      	cmp	r6, r4
 8001652:	d109      	bne.n	8001668 <__libc_init_array+0x24>
 8001654:	4d0b      	ldr	r5, [pc, #44]	@ (8001684 <__libc_init_array+0x40>)
 8001656:	4c0c      	ldr	r4, [pc, #48]	@ (8001688 <__libc_init_array+0x44>)
 8001658:	f000 f818 	bl	800168c <_init>
 800165c:	1b64      	subs	r4, r4, r5
 800165e:	10a4      	asrs	r4, r4, #2
 8001660:	2600      	movs	r6, #0
 8001662:	42a6      	cmp	r6, r4
 8001664:	d105      	bne.n	8001672 <__libc_init_array+0x2e>
 8001666:	bd70      	pop	{r4, r5, r6, pc}
 8001668:	f855 3b04 	ldr.w	r3, [r5], #4
 800166c:	4798      	blx	r3
 800166e:	3601      	adds	r6, #1
 8001670:	e7ee      	b.n	8001650 <__libc_init_array+0xc>
 8001672:	f855 3b04 	ldr.w	r3, [r5], #4
 8001676:	4798      	blx	r3
 8001678:	3601      	adds	r6, #1
 800167a:	e7f2      	b.n	8001662 <__libc_init_array+0x1e>
 800167c:	080016e4 	.word	0x080016e4
 8001680:	080016e4 	.word	0x080016e4
 8001684:	080016e4 	.word	0x080016e4
 8001688:	080016e8 	.word	0x080016e8

0800168c <_init>:
 800168c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800168e:	bf00      	nop
 8001690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001692:	bc08      	pop	{r3}
 8001694:	469e      	mov	lr, r3
 8001696:	4770      	bx	lr

08001698 <_fini>:
 8001698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800169a:	bf00      	nop
 800169c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800169e:	bc08      	pop	{r3}
 80016a0:	469e      	mov	lr, r3
 80016a2:	4770      	bx	lr
