<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Jul 12 11:14:30 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="fifo_full_out" SIGIS="undef" SIGNAME="tlast_generator_0_fifo_full_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="fifo_full_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="resetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="fifo_full_in" SIGIS="undef" SIGNAME="External_Ports_fifo_full_in">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="fifo_full_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="freset" SIGIS="undef" SIGNAME="External_Ports_freset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="freset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="tlast_generator_0_s_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="s_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="tlast_generator_0_s_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="s_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="tlast_generator_0_s_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="s_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="tlast_generator_0_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="tlast_generator_0_m_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="m_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="tlast_generator_0_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="tlast_generator_0_m_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="m_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="19" NAME="pkt_length" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pkt_length">
      <CONNECTIONS>
        <CONNECTION INSTANCE="tlast_generator_0" PORT="pkt_length"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="tlast_generator_0_m_axis" NAME="m_axis" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis" NAME="s_axis" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="27" FULLNAME="/tlast_generator_0" HWVERSION="1.0" INSTANCE="tlast_generator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="tlast_generator" VLNV="xilinx.com:user:tlast_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MAX_PKT_LENGTH" VALUE="65536"/>
        <PARAMETER NAME="C_s_axis_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_m_axis_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_m_axis_START_COUNT" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_tlast_generator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fifo_full_in" SIGIS="undef" SIGNAME="External_Ports_fifo_full_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fifo_full_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freset" SIGIS="undef" SIGNAME="External_Ports_freset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="freset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fifo_full_out" SIGIS="undef" SIGNAME="tlast_generator_0_fifo_full_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fifo_full_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="19" NAME="pkt_length" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pkt_length">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pkt_length"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="tlast_generator_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="tlast_generator_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="tlast_generator_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="tlast_generator_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="tlast_generator_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="tlast_generator_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="tlast_generator_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="tlast_generator_0_m_axis" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
