{"vcs1":{"timestamp_begin":1684260260.910664653, "rt":1.32, "ut":0.37, "st":0.22}}
{"vcselab":{"timestamp_begin":1684260262.319613907, "rt":1.26, "ut":0.45, "st":0.15}}
{"link":{"timestamp_begin":1684260263.664813044, "rt":0.44, "ut":0.22, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684260260.259252797}
{"VCS_COMP_START_TIME": 1684260260.259252797}
{"VCS_COMP_END_TIME": 1684260265.669490918}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330552}}
{"stitch_vcselab": {"peak_mem": 211884}}
