// Seed: 406862100
module module_0 (
    input  tri   id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  tri1  id_4
    , id_8,
    output tri0  id_5,
    output tri0  id_6
);
  assign id_5 = 1 != 1;
endmodule
module module_1 (
    output wor id_0
    , id_7,
    input tri0 id_1,
    output supply1 id_2,
    input wire id_3,
    output wor id_4,
    output supply0 id_5
);
  if (id_3) begin
    begin
      assign id_7 = id_1 == 1;
    end
  end
  module_0(
      id_3, id_1, id_3, id_2, id_3, id_0, id_5
  );
endmodule
