{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625312755371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625312755379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 20:45:55 2021 " "Processing started: Sat Jul 03 20:45:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625312755379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312755379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_nios_sys -c top_nios_sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_nios_sys -c top_nios_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312755379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625312756244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625312756244 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2e.qsys " "Elaborating Platform Designer system entity \"nios2e.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312771717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:18 Progress: Loading Altera_Nios/nios2e.qsys " "2021.07.03.20:46:18 Progress: Loading Altera_Nios/nios2e.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312778939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Reading input file " "2021.07.03.20:46:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding DECODE1 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding DECODE1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module DECODE1 " "2021.07.03.20:46:20 Progress: Parameterizing module DECODE1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding DECODE2 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding DECODE2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module DECODE2 " "2021.07.03.20:46:20 Progress: Parameterizing module DECODE2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding DECODE3 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding DECODE3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module DECODE3 " "2021.07.03.20:46:20 Progress: Parameterizing module DECODE3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding DECODE4 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding DECODE4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module DECODE4 " "2021.07.03.20:46:20 Progress: Parameterizing module DECODE4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding HEX0 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module HEX0 " "2021.07.03.20:46:20 Progress: Parameterizing module HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding HEX1 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding HEX1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module HEX1 " "2021.07.03.20:46:20 Progress: Parameterizing module HEX1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding HEX2 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding HEX2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module HEX2 " "2021.07.03.20:46:20 Progress: Parameterizing module HEX2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding HEX3 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding HEX3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module HEX3 " "2021.07.03.20:46:20 Progress: Parameterizing module HEX3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding PERIOD1 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding PERIOD1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module PERIOD1 " "2021.07.03.20:46:20 Progress: Parameterizing module PERIOD1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding PERIOD2 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding PERIOD2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module PERIOD2 " "2021.07.03.20:46:20 Progress: Parameterizing module PERIOD2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding PERIOD3 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding PERIOD3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module PERIOD3 " "2021.07.03.20:46:20 Progress: Parameterizing module PERIOD3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding PERIOD4 \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding PERIOD4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module PERIOD4 " "2021.07.03.20:46:20 Progress: Parameterizing module PERIOD4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding PUSH \[altera_avalon_pio 18.1\] " "2021.07.03.20:46:20 Progress: Adding PUSH \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Parameterizing module PUSH " "2021.07.03.20:46:20 Progress: Parameterizing module PUSH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:20 Progress: Adding clk_0 \[clock_source 18.1\] " "2021.07.03.20:46:20 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312780413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:21 Progress: Parameterizing module clk_0 " "2021.07.03.20:46:21 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312781957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:21 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\] " "2021.07.03.20:46:21 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312781958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Parameterizing module epcs_flash_controller_0 " "2021.07.03.20:46:22 Progress: Parameterizing module epcs_flash_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\] " "2021.07.03.20:46:22 Progress: Adding nios2_qsys_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Parameterizing module nios2_qsys_0 " "2021.07.03.20:46:22 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2021.07.03.20:46:22 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Parameterizing module onchip_memory2_0 " "2021.07.03.20:46:22 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2021.07.03.20:46:22 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Parameterizing module uart_0 " "2021.07.03.20:46:22 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Building connections " "2021.07.03.20:46:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Parameterizing connections " "2021.07.03.20:46:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:22 Progress: Validating " "2021.07.03.20:46:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312782594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.07.03.20:46:25 Progress: Done reading input file " "2021.07.03.20:46:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312785167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2e.PUSH: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312786793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2e.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312786794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design. " "Nios2e.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312786794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e: Generating nios2e \"nios2e\" for QUARTUS_SYNTH " "Nios2e: Generating nios2e \"nios2e\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312788217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DECODE1: Starting RTL generation for module 'nios2e_DECODE1' " "DECODE1: Starting RTL generation for module 'nios2e_DECODE1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312800780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DECODE1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_DECODE1 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0002_DECODE1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0002_DECODE1_gen//nios2e_DECODE1_component_configuration.pl  --do_build_sim=0  \] " "DECODE1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_DECODE1 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0002_DECODE1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0002_DECODE1_gen//nios2e_DECODE1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312800781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DECODE1: Done RTL generation for module 'nios2e_DECODE1' " "DECODE1: Done RTL generation for module 'nios2e_DECODE1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312801270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DECODE1: \"nios2e\" instantiated altera_avalon_pio \"DECODE1\" " "DECODE1: \"nios2e\" instantiated altera_avalon_pio \"DECODE1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312801317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: Starting RTL generation for module 'nios2e_HEX0' " "HEX0: Starting RTL generation for module 'nios2e_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312801332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_HEX0 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0003_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0003_HEX0_gen//nios2e_HEX0_component_configuration.pl  --do_build_sim=0  \] " "HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_HEX0 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0003_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0003_HEX0_gen//nios2e_HEX0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312801333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: Done RTL generation for module 'nios2e_HEX0' " "HEX0: Done RTL generation for module 'nios2e_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312801697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: \"nios2e\" instantiated altera_avalon_pio \"HEX0\" " "HEX0: \"nios2e\" instantiated altera_avalon_pio \"HEX0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312801707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PUSH: Starting RTL generation for module 'nios2e_PUSH' " "PUSH: Starting RTL generation for module 'nios2e_PUSH'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312801719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PUSH:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_PUSH --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0004_PUSH_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0004_PUSH_gen//nios2e_PUSH_component_configuration.pl  --do_build_sim=0  \] " "PUSH:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_PUSH --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0004_PUSH_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0004_PUSH_gen//nios2e_PUSH_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312801720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PUSH: Done RTL generation for module 'nios2e_PUSH' " "PUSH: Done RTL generation for module 'nios2e_PUSH'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312802014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PUSH: \"nios2e\" instantiated altera_avalon_pio \"PUSH\" " "PUSH: \"nios2e\" instantiated altera_avalon_pio \"PUSH\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312802026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Starting RTL generation for module 'nios2e_epcs_flash_controller_0' " "Epcs_flash_controller_0: Starting RTL generation for module 'nios2e_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312802037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=nios2e_epcs_flash_controller_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0005_epcs_flash_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0005_epcs_flash_controller_0_gen//nios2e_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=nios2e_epcs_flash_controller_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0005_epcs_flash_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0005_epcs_flash_controller_0_gen//nios2e_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312802038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Done RTL generation for module 'nios2e_epcs_flash_controller_0' " "Epcs_flash_controller_0: Done RTL generation for module 'nios2e_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312802508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: \"nios2e\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\" " "Epcs_flash_controller_0: \"nios2e\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312802547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"nios2e\" instantiated altera_nios2_gen2 \"nios2_qsys_0\" " "Nios2_qsys_0: \"nios2e\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312803571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios2e_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios2e_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312803582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2e_onchip_memory2_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0006_onchip_memory2_0_gen//nios2e_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2e_onchip_memory2_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0006_onchip_memory2_0_gen//nios2e_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312803589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios2e_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios2e_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312804087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios2e\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios2e\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312804126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'nios2e_uart_0' " "Uart_0: Starting RTL generation for module 'nios2e_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312804138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2e_uart_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0007_uart_0_gen//nios2e_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2e_uart_0 --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0007_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0007_uart_0_gen//nios2e_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312804139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'nios2e_uart_0' " "Uart_0: Done RTL generation for module 'nios2e_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312804723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"nios2e\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"nios2e\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312804745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312816010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312816583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312817230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312817843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312818363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312818882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312819392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312819919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312820450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312820988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312821498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312822009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312822511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312823025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312823561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312824081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312824598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2e\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2e\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312836372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2e\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2e\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312836384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2e\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2e\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312836395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2e_nios2_qsys_0_cpu' " "Cpu: Starting RTL generation for module 'nios2e_nios2_qsys_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312836422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2e_nios2_qsys_0_cpu --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0010_cpu_gen//nios2e_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2e_nios2_qsys_0_cpu --dir=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jblee/AppData/Local/Temp/alt8811_8068031092970797823.dir/0010_cpu_gen//nios2e_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312836424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.07.03 20:47:17 (*) Starting Nios II generation " "Cpu: # 2021.07.03 20:47:17 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.07.03 20:47:17 (*)   Checking for plaintext license. " "Cpu: # 2021.07.03 20:47:17 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.07.03 20:47:18 (*)   Plaintext license not found. " "Cpu: # 2021.07.03 20:47:18 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.07.03 20:47:18 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2021.07.03 20:47:18 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.07.03 20:47:18 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.07.03 20:47:18 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.07.03 20:47:18 (*)   Creating all objects for CPU " "Cpu: # 2021.07.03 20:47:18 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.07.03 20:47:19 (*)   Generating RTL from CPU objects " "Cpu: # 2021.07.03 20:47:19 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.07.03 20:47:19 (*)   Creating plain-text RTL " "Cpu: # 2021.07.03 20:47:19 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.07.03 20:47:20 (*) Done Nios II generation " "Cpu: # 2021.07.03 20:47:20 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2e_nios2_qsys_0_cpu' " "Cpu: Done RTL generation for module 'nios2e_nios2_qsys_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_debug_mem_slave_translator\" " "Nios2_qsys_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_debug_mem_slave_agent\" " "Nios2_qsys_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_qsys_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312840991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312841015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312841036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312841047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312841057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312841094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312841096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312841145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312841147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312842312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312842318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e: Done \"nios2e\" with 31 modules, 45 files " "Nios2e: Done \"nios2e\" with 31 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312842319 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2e.qsys " "Finished elaborating Platform Designer system entity \"nios2e.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312843891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmsub.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 PwmSub " "Found entity 1: PwmSub" {  } { { "PwmSub.v" "" { Text "C:/JBL/Altera_Nios/PwmSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PwmCtrl " "Found entity 1: PwmCtrl" {  } { { "PwmCtrl.v" "" { Text "C:/JBL/Altera_Nios/PwmCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844159 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_nios_sys.v(116) " "Verilog HDL Module Instantiation warning at top_nios_sys.v(116): ignored dangling comma in List of Port Connections" {  } { { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 116 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1625312844164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_nios_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file top_nios_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_nios_sys " "Found entity 1: top_nios_sys" {  } { { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e " "Found entity 1: nios2e" {  } { { "db/ip/nios2e/nios2e.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios2e/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844209 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios2e/submodules/altera_merlin_master_agent.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios2e/submodules/altera_merlin_master_translator.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios2e/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios2e/submodules/altera_reset_synchronizer.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_decode1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_decode1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_DECODE1 " "Found entity 1: nios2e_DECODE1" {  } { { "db/ip/nios2e/submodules/nios2e_decode1.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_decode1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_HEX0 " "Found entity 1: nios2e_HEX0" {  } { { "db/ip/nios2e/submodules/nios2e_hex0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_PUSH " "Found entity 1: nios2e_PUSH" {  } { { "db/ip/nios2e/submodules/nios2e_push.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_push.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_epcs_flash_controller_0_sub " "Found entity 1: nios2e_epcs_flash_controller_0_sub" {  } { { "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844358 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_epcs_flash_controller_0 " "Found entity 2: nios2e_epcs_flash_controller_0" {  } { { "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_irq_mapper " "Found entity 1: nios2e_irq_mapper" {  } { { "db/ip/nios2e/submodules/nios2e_irq_mapper.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0 " "Found entity 1: nios2e_mm_interconnect_0" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2e_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_demux " "Found entity 1: nios2e_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2e_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_mux " "Found entity 1: nios2e_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2e_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625312844513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625312844513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844517 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router " "Found entity 2: nios2e_mm_interconnect_0_router" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625312844530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625312844530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844535 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router_001 " "Found entity 2: nios2e_mm_interconnect_0_router_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625312844539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625312844540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844544 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router_002 " "Found entity 2: nios2e_mm_interconnect_0_router_002" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625312844547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1625312844548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844552 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router_004 " "Found entity 2: nios2e_mm_interconnect_0_router_004" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_demux " "Found entity 1: nios2e_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2e_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_mux " "Found entity 1: nios2e_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2e_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0 " "Found entity 1: nios2e_nios2_qsys_0" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: nios2e_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: nios2e_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2e_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: nios2e_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2e_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: nios2e_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2e_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: nios2e_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2e_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: nios2e_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2e_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: nios2e_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2e_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: nios2e_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2e_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios2e_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2e_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: nios2e_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2e_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: nios2e_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2e_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: nios2e_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2e_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: nios2e_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2e_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: nios2e_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2e_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: nios2e_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2e_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: nios2e_nios2_qsys_0_cpu_nios2_oci" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2e_nios2_qsys_0_cpu " "Found entity 21: nios2e_nios2_qsys_0_cpu" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: nios2e_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: nios2e_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: nios2e_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_nios2_qsys_0_cpu_test_bench " "Found entity 1: nios2e_nios2_qsys_0_cpu_test_bench" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_onchip_memory2_0 " "Found entity 1: nios2e_onchip_memory2_0" {  } { { "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios2e/submodules/nios2e_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_uart_0_tx " "Found entity 1: nios2e_uart_0_tx" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844784 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_uart_0_rx_stimulus_source " "Found entity 2: nios2e_uart_0_rx_stimulus_source" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844784 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2e_uart_0_rx " "Found entity 3: nios2e_uart_0_rx" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844784 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2e_uart_0_regs " "Found entity 4: nios2e_uart_0_regs" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844784 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2e_uart_0 " "Found entity 5: nios2e_uart_0" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312844784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312844784 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2e_epcs_flash_controller_0.v(402) " "Verilog HDL or VHDL warning at nios2e_epcs_flash_controller_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1625312844788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_nios_sys " "Elaborating entity \"top_nios_sys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625312845045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PwmCtrl PwmCtrl:u0 " "Elaborating entity \"PwmCtrl\" for hierarchy \"PwmCtrl:u0\"" {  } { { "top_nios_sys.v" "u0" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PwmSub PwmCtrl:u0\|PwmSub:genbit\[0\].u00 " "Elaborating entity \"PwmSub\" for hierarchy \"PwmCtrl:u0\|PwmSub:genbit\[0\].u00\"" {  } { { "PwmCtrl.v" "genbit\[0\].u00" { Text "C:/JBL/Altera_Nios/PwmCtrl.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmSub.v(30) " "Verilog HDL assignment warning at PwmSub.v(30): truncated value with size 32 to match size of target (28)" {  } { { "PwmSub.v" "" { Text "C:/JBL/Altera_Nios/PwmSub.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625312845086 "|top_nios_sys|PwmCtrl:u0|PwmSub:genbit[0].u00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PwmSub.v(36) " "Verilog HDL assignment warning at PwmSub.v(36): truncated value with size 32 to match size of target (1)" {  } { { "PwmSub.v" "" { Text "C:/JBL/Altera_Nios/PwmSub.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625312845087 "|top_nios_sys|PwmCtrl:u0|PwmSub:genbit[0].u00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e PwmCtrl:u0\|nios2e:u0 " "Elaborating entity \"nios2e\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\"" {  } { { "PwmCtrl.v" "u0" { Text "C:/JBL/Altera_Nios/PwmCtrl.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_DECODE1 PwmCtrl:u0\|nios2e:u0\|nios2e_DECODE1:decode1 " "Elaborating entity \"nios2e_DECODE1\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_DECODE1:decode1\"" {  } { { "db/ip/nios2e/nios2e.v" "decode1" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_HEX0 PwmCtrl:u0\|nios2e:u0\|nios2e_HEX0:hex0 " "Elaborating entity \"nios2e_HEX0\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_HEX0:hex0\"" {  } { { "db/ip/nios2e/nios2e.v" "hex0" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_PUSH PwmCtrl:u0\|nios2e:u0\|nios2e_PUSH:push " "Elaborating entity \"nios2e_PUSH\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_PUSH:push\"" {  } { { "db/ip/nios2e/nios2e.v" "push" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_epcs_flash_controller_0 PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0 " "Elaborating entity \"nios2e_epcs_flash_controller_0\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\"" {  } { { "db/ip/nios2e/nios2e.v" "epcs_flash_controller_0" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_epcs_flash_controller_0_sub PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub " "Elaborating entity \"nios2e_epcs_flash_controller_0_sub\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub\"" {  } { { "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" "the_nios2e_epcs_flash_controller_0_sub" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312845522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2e_epcs_flash_controller_0_boot_rom.hex " "Parameter \"init_file\" = \"nios2e_epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312845522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312845522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312845522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312845522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312845522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312845522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312845522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312845522 ""}  } { { "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625312845522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4461 " "Found entity 1: altsyncram_4461" {  } { { "db/altsyncram_4461.tdf" "" { Text "C:/JBL/Altera_Nios/db/altsyncram_4461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312845612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312845612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4461 PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_4461:auto_generated " "Elaborating entity \"altsyncram_4461\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_4461:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0 PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios2e_nios2_qsys_0\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/nios2e/nios2e.v" "nios2_qsys_0" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu " "Elaborating entity \"nios2e_nios2_qsys_0_cpu\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" "cpu" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312845986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_test_bench PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_test_bench:the_nios2e_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_test_bench\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_test_bench:the_nios2e_nios2_qsys_0_cpu_test_bench\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_test_bench" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_register_bank_a_module PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "nios2e_nios2_qsys_0_cpu_register_bank_a" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846215 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625312846215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/JBL/Altera_Nios/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312846303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312846303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_register_bank_b_module PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_b_module:nios2e_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_register_bank_b_module:nios2e_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "nios2e_nios2_qsys_0_cpu_register_bank_b" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_debug PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846511 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625312846511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_break PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_break:the_nios2e_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_break:the_nios2e_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_break" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_xbrk PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_xbrk:the_nios2e_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_xbrk:the_nios2e_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_dbrk PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_dbrk:the_nios2e_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_dbrk:the_nios2e_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_itrace PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_itrace:the_nios2e_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_itrace:the_nios2e_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_td_mode PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace\|nios2e_nios2_qsys_0_cpu_nios2_oci_td_mode:nios2e_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace:the_nios2e_nios2_qsys_0_cpu_nios2_oci_dtrace\|nios2e_nios2_qsys_0_cpu_nios2_oci_td_mode:nios2e_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "nios2e_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_fifo PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo\|nios2e_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2e_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo\|nios2e_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios2e_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo\|nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_pib PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_pib:the_nios2e_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_pib:the_nios2e_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_pib" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_oci_im PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_im:the_nios2e_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_im:the_nios2e_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_oci_im" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_avalon_reg PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios2e_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios2e_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_nios2_ocimem PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_nios2_ocimem" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "nios2e_nios2_qsys_0_cpu_ociram_sp_ram" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312846993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312846994 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625312846994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/JBL/Altera_Nios/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312847094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312847094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem\|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312847098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_debug_slave_wrapper PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312847152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_debug_slave_tck PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|nios2e_nios2_qsys_0_cpu_debug_slave_tck:the_nios2e_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|nios2e_nios2_qsys_0_cpu_debug_slave_tck:the_nios2e_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_nios2e_nios2_qsys_0_cpu_debug_slave_tck" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312847179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_nios2_qsys_0_cpu_debug_slave_sysclk PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios2e_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312847258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" "nios2e_nios2_qsys_0_cpu_debug_slave_phy" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312847377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312847386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312847386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312847386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312847386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312847386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312847386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312847386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312847386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312847386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312847386 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625312847386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312847396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312847409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312848160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312848353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_onchip_memory2_0 PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios2e_onchip_memory2_0\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/nios2e/nios2e.v" "onchip_memory2_0" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312848424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" "the_altsyncram" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312848450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312848467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2e_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios2e_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625312848467 ""}  } { { "db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625312848467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0h1 " "Found entity 1: altsyncram_g0h1" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/JBL/Altera_Nios/db/altsyncram_g0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312848555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312848555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g0h1 PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g0h1:auto_generated " "Elaborating entity \"altsyncram_g0h1\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_g0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312848561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_uart_0 PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0 " "Elaborating entity \"nios2e_uart_0\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0\"" {  } { { "db/ip/nios2e/nios2e.v" "uart_0" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_uart_0_tx PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0\|nios2e_uart_0_tx:the_nios2e_uart_0_tx " "Elaborating entity \"nios2e_uart_0_tx\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0\|nios2e_uart_0_tx:the_nios2e_uart_0_tx\"" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "the_nios2e_uart_0_tx" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_uart_0_rx PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0\|nios2e_uart_0_rx:the_nios2e_uart_0_rx " "Elaborating entity \"nios2e_uart_0_rx\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0\|nios2e_uart_0_rx:the_nios2e_uart_0_rx\"" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "the_nios2e_uart_0_rx" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_uart_0_rx_stimulus_source PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0\|nios2e_uart_0_rx:the_nios2e_uart_0_rx\|nios2e_uart_0_rx_stimulus_source:the_nios2e_uart_0_rx_stimulus_source " "Elaborating entity \"nios2e_uart_0_rx_stimulus_source\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0\|nios2e_uart_0_rx:the_nios2e_uart_0_rx\|nios2e_uart_0_rx_stimulus_source:the_nios2e_uart_0_rx_stimulus_source\"" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "the_nios2e_uart_0_rx_stimulus_source" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_uart_0_regs PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0\|nios2e_uart_0_regs:the_nios2e_uart_0_regs " "Elaborating entity \"nios2e_uart_0_regs\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_uart_0:uart_0\|nios2e_uart_0_regs:the_nios2e_uart_0_regs\"" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "the_nios2e_uart_0_regs" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0 PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2e_mm_interconnect_0\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios2e/nios2e.v" "mm_interconnect_0" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "epcs_flash_controller_0_epcs_control_port_translator" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_s1_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "hex0_s1_translator" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "uart_0_s1_translator" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_agent" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312849998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router " "Elaborating entity \"nios2e_mm_interconnect_0_router\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 4687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_default_decode PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router\|nios2e_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_default_decode\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router\|nios2e_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_001 PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2e_mm_interconnect_0_router_001\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router_001" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 4703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_001_default_decode PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001\|nios2e_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_001_default_decode\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001\|nios2e_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_002 PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2e_mm_interconnect_0_router_002\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router_002" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_002_default_decode PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002\|nios2e_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_002_default_decode\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002\|nios2e_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_004 PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2e_mm_interconnect_0_router_004\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router_004" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 4751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_004_default_decode PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_004:router_004\|nios2e_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_004_default_decode\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_004:router_004\|nios2e_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_demux PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_demux\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_demux" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 5088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_demux_001 PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_demux_001\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 5117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_mux PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_mux\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_mux" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 5140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_mux_002 PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_mux_002\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 5180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_demux PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_demux\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_demux" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 5447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_demux_002 PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_demux_002\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 5487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_mux PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_mux\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_mux" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 5844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312850893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_mux_001 PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_mux_001\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 5873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_avalon_st_adapter PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2e_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 5902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0 PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_irq_mapper PwmCtrl:u0\|nios2e:u0\|nios2e_irq_mapper:irq_mapper " "Elaborating entity \"nios2e_irq_mapper\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|nios2e_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios2e/nios2e.v" "irq_mapper" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios2e/nios2e.v" "rst_controller" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/nios2e.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312851299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a724.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a724.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a724 " "Found entity 1: altsyncram_a724" {  } { { "db/altsyncram_a724.tdf" "" { Text "C:/JBL/Altera_Nios/db/altsyncram_a724.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312855529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312855529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/JBL/Altera_Nios/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312855948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312855948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/JBL/Altera_Nios/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312856187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312856187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qei " "Found entity 1: cntr_qei" {  } { { "db/cntr_qei.tdf" "" { Text "C:/JBL/Altera_Nios/db/cntr_qei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312856534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312856534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/JBL/Altera_Nios/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312856712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312856712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/JBL/Altera_Nios/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312856973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312856973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/JBL/Altera_Nios/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312857067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312857067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/JBL/Altera_Nios/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312857247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312857247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/JBL/Altera_Nios/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312857336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312857336 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312857779 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625312858113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.03.20:47:45 Progress: Loading sldc3c8639d/alt_sld_fab_wrapper_hw.tcl " "2021.07.03.20:47:45 Progress: Loading sldc3c8639d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312865311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312869584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312869895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312874143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312874286 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312874453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312874645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312874652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312874653 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625312875465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3c8639d/alt_sld_fab.v" "" { Text "C:/JBL/Altera_Nios/db/ip/sldc3c8639d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312875817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312875817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/JBL/Altera_Nios/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312875959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312875959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312875988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312875988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312876100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312876100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/JBL/Altera_Nios/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312876243 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/JBL/Altera_Nios/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312876243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312876243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/sldc3c8639d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625312876361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312876361 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1625312882648 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/nios2e/submodules/nios2e_uart_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 44 -1 0 } } { "db/ip/nios2e/submodules/altera_merlin_master_agent.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/nios2e/submodules/nios2e_uart_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 61 -1 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 3500 -1 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2878 -1 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 3896 -1 0 } } { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 2099 -1 0 } } { "db/ip/nios2e/submodules/nios2e_uart_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 42 -1 0 } } { "db/ip/nios2e/submodules/nios2e_uart_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_uart_0.v" 43 -1 0 } } { "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" 243 -1 0 } } { "db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_epcs_flash_controller_0.v" 253 -1 0 } } { "db/ip/nios2e/submodules/altera_reset_synchronizer.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1625312882915 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1625312882915 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA GND " "Pin \"DATA\" is stuck at GND" {  } { { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625312884541 "|top_nios_sys|DATA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625312884541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312884826 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "169 " "169 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625312887544 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1625312887721 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1625312887722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312887996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/JBL/Altera_Nios/output_files/top_nios_sys.map.smsg " "Generated suppressed messages file C:/JBL/Altera_Nios/output_files/top_nios_sys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312889552 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1625312892080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625312892175 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625312892175 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DCLK " "No output dependent on input pin \"DCLK\"" {  } { { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625312892747 "|top_nios_sys|DCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCE " "No output dependent on input pin \"SCE\"" {  } { { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625312892747 "|top_nios_sys|SCE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO " "No output dependent on input pin \"SDO\"" {  } { { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625312892747 "|top_nios_sys|SDO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625312892747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4087 " "Implemented 4087 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625312892748 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625312892748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3890 " "Implemented 3890 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625312892748 ""} { "Info" "ICUT_CUT_TM_RAMS" "164 " "Implemented 164 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1625312892748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625312892748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625312892861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 20:48:12 2021 " "Processing ended: Sat Jul 03 20:48:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625312892861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625312892861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625312892861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625312892861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1625312894621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625312894630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 20:48:14 2021 " "Processing started: Sat Jul 03 20:48:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625312894630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1625312894630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_nios_sys -c top_nios_sys " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_nios_sys -c top_nios_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1625312894630 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1625312894844 ""}
{ "Info" "0" "" "Project  = top_nios_sys" {  } {  } 0 0 "Project  = top_nios_sys" 0 0 "Fitter" 0 0 1625312894845 ""}
{ "Info" "0" "" "Revision = top_nios_sys" {  } {  } 0 0 "Revision = top_nios_sys" 0 0 "Fitter" 0 0 1625312894845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1625312895042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1625312895042 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_nios_sys EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top_nios_sys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1625312895097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625312895159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625312895159 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625312895378 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625312895389 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625312896019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625312896019 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1625312896019 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1625312896019 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1625312896039 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1625312896039 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1625312896039 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1625312896040 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625312896042 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1625312896123 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625312897146 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1625312897146 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625312897146 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625312897146 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1625312897146 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1625312897146 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/jbl/altera_nios/db/ip/nios2e/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/jbl/altera_nios/db/ip/nios2e/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1625312897176 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/jbl/altera_nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'c:/jbl/altera_nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1625312897188 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PwmCtrl:u0\|PwmSub:genbit\[0\].u00\|counter0\[27\] CLK " "Register PwmCtrl:u0\|PwmSub:genbit\[0\].u00\|counter0\[27\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625312897275 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1625312897275 "|top_nios_sys|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625312897326 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625312897326 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1625312897326 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1625312897326 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625312897327 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625312897327 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1625312897327 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1625312897327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625312897832 ""}  } { { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 10390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625312897832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625312897832 ""}  } { { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 8733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625312897832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_N~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RST_N~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625312897832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 6281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625312897832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625312897832 ""}  } { { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 10391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625312897832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625312897832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 4754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625312897832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|W_rf_wren " "Destination node PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 1901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625312897832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PwmCtrl:u0\|nios2e:u0\|nios2e_nios2_qsys_0:nios2_qsys_0\|nios2e_nios2_qsys_0_cpu:cpu\|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci\|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625312897832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625312897832 ""}  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625312897832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625312897833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 10131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625312897833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 10155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625312897833 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 9408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1625312897833 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1625312897833 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 9742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625312897833 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node PwmCtrl:u0\|nios2e:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1625312897833 ""}  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "" { Text "C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 6281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1625312897833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1625312898576 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625312898585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1625312898585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625312898596 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1625312898612 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1625312898628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1625312898628 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1625312898636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1625312898799 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1625312898808 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1625312898808 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625312898981 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1625312898993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1625312900048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625312901489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1625312901550 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1625312903146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625312903146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1625312904123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/JBL/Altera_Nios/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1625312906467 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1625312906467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1625312906909 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1625312906909 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1625312906909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625312906912 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.99 " "Total time spent on timing analysis during the Fitter is 0.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1625312907175 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625312907213 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625312908031 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1625312908034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1625312909044 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625312910178 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "3 " "Following 3 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DCLK 2.5 V 12 " "Pin DCLK uses I/O standard 2.5 V at 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } } { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625312910632 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCE 2.5 V 8 " "Pin SCE uses I/O standard 2.5 V at 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCE } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCE" } } } } { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625312910632 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDO 2.5 V 6 " "Pin SDO uses I/O standard 2.5 V at 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } } { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625312910632 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1625312910632 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL 115 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "top_nios_sys.v" "" { Text "C:/JBL/Altera_Nios/top_nios_sys.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/JBL/Altera_Nios/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1625312910632 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1625312910632 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1625312910942 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\Quatus16_lisense\\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1625312910952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/JBL/Altera_Nios/output_files/top_nios_sys.fit.smsg " "Generated suppressed messages file C:/JBL/Altera_Nios/output_files/top_nios_sys.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1625312911033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5273 " "Peak virtual memory: 5273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625312912790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 20:48:32 2021 " "Processing ended: Sat Jul 03 20:48:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625312912790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625312912790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625312912790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625312912790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1625312914122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625312914131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 20:48:33 2021 " "Processing started: Sat Jul 03 20:48:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625312914131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1625312914131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_nios_sys -c top_nios_sys " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_nios_sys -c top_nios_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1625312914131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1625312914639 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1625312915935 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1625312915960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625312916327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 20:48:36 2021 " "Processing ended: Sat Jul 03 20:48:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625312916327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625312916327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625312916327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1625312916327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1625312917015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1625312917836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625312917845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 20:48:37 2021 " "Processing started: Sat Jul 03 20:48:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625312917845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1625312917845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_nios_sys -c top_nios_sys " "Command: quartus_sta top_nios_sys -c top_nios_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1625312917845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1625312918082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1625312918672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1625312918672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312918730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312918730 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625312919207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1625312919207 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625312919207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1625312919207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1625312919207 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1625312919207 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/jbl/altera_nios/db/ip/nios2e/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/jbl/altera_nios/db/ip/nios2e/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1625312919244 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/jbl/altera_nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.sdc " "Reading SDC File: 'c:/jbl/altera_nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1625312919259 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PwmCtrl:u0\|PwmSub:genbit\[0\].u00\|counter0\[27\] CLK " "Register PwmCtrl:u0\|PwmSub:genbit\[0\].u00\|counter0\[27\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625312919319 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625312919319 "|top_nios_sys|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625312919341 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625312919341 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1625312919341 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1625312919342 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1625312919363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.332 " "Worst-case setup slack is 40.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.332               0.000 altera_reserved_tck  " "   40.332               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312919422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312919440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.476 " "Worst-case recovery slack is 96.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.476               0.000 altera_reserved_tck  " "   96.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312919448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.192 " "Worst-case removal slack is 1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 altera_reserved_tck  " "    1.192               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312919459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.461 " "Worst-case minimum pulse width slack is 49.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461               0.000 altera_reserved_tck  " "   49.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312919465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312919465 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312919584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312919584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312919584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312919584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.582 ns " "Worst Case Available Settling Time: 196.582 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312919584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312919584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312919584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312919584 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625312919584 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625312919591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1625312919632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1625312920765 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PwmCtrl:u0\|PwmSub:genbit\[0\].u00\|counter0\[27\] CLK " "Register PwmCtrl:u0\|PwmSub:genbit\[0\].u00\|counter0\[27\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625312921078 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625312921078 "|top_nios_sys|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625312921084 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625312921084 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1625312921084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.877 " "Worst-case setup slack is 40.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.877               0.000 altera_reserved_tck  " "   40.877               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.771 " "Worst-case recovery slack is 96.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.771               0.000 altera_reserved_tck  " "   96.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.095 " "Worst-case removal slack is 1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 altera_reserved_tck  " "    1.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.310 " "Worst-case minimum pulse width slack is 49.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.310               0.000 altera_reserved_tck  " "   49.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921143 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.816 ns " "Worst Case Available Settling Time: 196.816 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921252 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625312921252 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1625312921261 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PwmCtrl:u0\|PwmSub:genbit\[0\].u00\|counter0\[27\] CLK " "Register PwmCtrl:u0\|PwmSub:genbit\[0\].u00\|counter0\[27\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1625312921513 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1625312921513 "|top_nios_sys|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625312921520 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1625312921520 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1625312921520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.832 " "Worst-case setup slack is 45.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.832               0.000 altera_reserved_tck  " "   45.832               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.367 " "Worst-case recovery slack is 98.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.367               0.000 altera_reserved_tck  " "   98.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.505 " "Worst-case removal slack is 0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 altera_reserved_tck  " "    0.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.458 " "Worst-case minimum pulse width slack is 49.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.458               0.000 altera_reserved_tck  " "   49.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1625312921582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1625312921582 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.550 ns " "Worst Case Available Settling Time: 198.550 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1625312921672 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1625312921672 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625312922134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1625312922138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625312922299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 20:48:42 2021 " "Processing ended: Sat Jul 03 20:48:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625312922299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625312922299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625312922299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1625312922299 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1625312923087 ""}
