full_adder.v,verilog,xil_defaultlib,../../../../mul_4.srcs/sources_1/ip/full_adder_0/sources_1/new/full_adder.v,
full_adder_0.v,verilog,xil_defaultlib,../../../../mul_4.srcs/sources_1/ip/full_adder_0/sim/full_adder_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
