{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 12:00:46 2022 " "Info: Processing started: Fri Apr 15 12:00:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off composants -c composants --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off composants -c composants --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } } { "c:/applis/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/applis/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register reg\[5\] reg\[5\] 380.08 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 380.08 MHz between source register \"reg\[5\]\" and destination register \"reg\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.137 ns + Longest register register " "Info: + Longest register to register delay is 1.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[5\] 1 REG LCFF_X26_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.184 ns) 0.556 ns reg~2 2 COMB LCCOMB_X26_Y6_N28 1 " "Info: 2: + IC(0.372 ns) + CELL(0.184 ns) = 0.556 ns; Loc. = LCCOMB_X26_Y6_N28; Fanout = 1; COMB Node = 'reg~2'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.556 ns" { reg[5] reg~2 } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.184 ns) 1.037 ns reg~3 3 COMB LCCOMB_X26_Y6_N2 1 " "Info: 3: + IC(0.297 ns) + CELL(0.184 ns) = 1.037 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 1; COMB Node = 'reg~3'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.481 ns" { reg~2 reg~3 } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.137 ns reg\[5\] 4 REG LCFF_X26_Y6_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 1.137 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.100 ns" { reg~3 reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.468 ns ( 41.16 % ) " "Info: Total cell delay = 0.468 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.669 ns ( 58.84 % ) " "Info: Total interconnect delay = 0.669 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.137 ns" { reg[5] reg~2 reg~3 reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.137 ns" { reg[5] {} reg~2 {} reg~3 {} reg[5] {} } { 0.000ns 0.372ns 0.297ns 0.000ns } { 0.000ns 0.184ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.604 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.623 ns) 2.604 ns reg\[5\] 3 REG LCFF_X26_Y6_N3 2 " "Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.409 ns" { clk~clkctrl reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.59 % ) " "Info: Total cell delay = 1.682 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.922 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.604 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.623 ns) 2.604 ns reg\[5\] 3 REG LCFF_X26_Y6_N3 2 " "Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.409 ns" { clk~clkctrl reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.59 % ) " "Info: Total cell delay = 1.682 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.922 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.137 ns" { reg[5] reg~2 reg~3 reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.137 ns" { reg[5] {} reg~2 {} reg~3 {} reg[5] {} } { 0.000ns 0.372ns 0.297ns 0.000ns } { 0.000ns 0.184ns 0.184ns 0.100ns } "" } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { reg[5] {} } {  } {  } "" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg\[5\] ECHGT\[5\] clk 4.583 ns register " "Info: tsu for register \"reg\[5\]\" (data pin = \"ECHGT\[5\]\", clock pin = \"clk\") is 4.583 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.226 ns + Longest pin register " "Info: + Longest pin to register delay is 7.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.901 ns) 0.901 ns ECHGT\[5\] 1 PIN PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.901 ns) = 0.901 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'ECHGT\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ECHGT[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.660 ns) + CELL(0.565 ns) 7.126 ns reg~3 2 COMB LCCOMB_X26_Y6_N2 1 " "Info: 2: + IC(5.660 ns) + CELL(0.565 ns) = 7.126 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 1; COMB Node = 'reg~3'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.225 ns" { ECHGT[5] reg~3 } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 7.226 ns reg\[5\] 3 REG LCFF_X26_Y6_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 7.226 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.100 ns" { reg~3 reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.566 ns ( 21.67 % ) " "Info: Total cell delay = 1.566 ns ( 21.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.660 ns ( 78.33 % ) " "Info: Total interconnect delay = 5.660 ns ( 78.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.226 ns" { ECHGT[5] reg~3 reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.226 ns" { ECHGT[5] {} ECHGT[5]~combout {} reg~3 {} reg[5] {} } { 0.000ns 0.000ns 5.660ns 0.000ns } { 0.000ns 0.901ns 0.565ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.604 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.623 ns) 2.604 ns reg\[5\] 3 REG LCFF_X26_Y6_N3 2 " "Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.409 ns" { clk~clkctrl reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.59 % ) " "Info: Total cell delay = 1.682 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.922 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.226 ns" { ECHGT[5] reg~3 reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.226 ns" { ECHGT[5] {} ECHGT[5]~combout {} reg~3 {} reg[5] {} } { 0.000ns 0.000ns 5.660ns 0.000ns } { 0.000ns 0.901ns 0.565ns 0.100ns } "" } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[2\] reg\[2\] 8.960 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[2\]\" through register \"reg\[2\]\" is 8.960 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.604 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.623 ns) 2.604 ns reg\[2\] 3 REG LCFF_X26_Y6_N5 1 " "Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N5; Fanout = 1; REG Node = 'reg\[2\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.409 ns" { clk~clkctrl reg[2] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.59 % ) " "Info: Total cell delay = 1.682 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.922 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[2] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[2] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.070 ns + Longest register pin " "Info: + Longest register to pin delay is 6.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg\[2\] 1 REG LCFF_X26_Y6_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N5; Fanout = 1; REG Node = 'reg\[2\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg[2] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.125 ns) + CELL(2.945 ns) 6.070 ns S\[2\] 2 PIN PIN_25 0 " "Info: 2: + IC(3.125 ns) + CELL(2.945 ns) = 6.070 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'S\[2\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.070 ns" { reg[2] S[2] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.945 ns ( 48.52 % ) " "Info: Total cell delay = 2.945 ns ( 48.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.125 ns ( 51.48 % ) " "Info: Total interconnect delay = 3.125 ns ( 51.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.070 ns" { reg[2] S[2] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.070 ns" { reg[2] {} S[2] {} } { 0.000ns 3.125ns } { 0.000ns 2.945ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[2] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[2] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.070 ns" { reg[2] S[2] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.070 ns" { reg[2] {} S[2] {} } { 0.000ns 3.125ns } { 0.000ns 2.945ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg\[5\] SHIFT clk -0.164 ns register " "Info: th for register \"reg\[5\]\" (data pin = \"SHIFT\", clock pin = \"clk\") is -0.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.604 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.195 ns clk~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.136 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.623 ns) 2.604 ns reg\[5\] 3 REG LCFF_X26_Y6_N3 2 " "Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.409 ns" { clk~clkctrl reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 64.59 % ) " "Info: Total cell delay = 1.682 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 35.41 % ) " "Info: Total interconnect delay = 0.922 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.064 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.069 ns) 1.069 ns SHIFT 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.069 ns) = 1.069 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'SHIFT'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SHIFT } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.333 ns) 2.483 ns reg~2 2 COMB LCCOMB_X26_Y6_N28 1 " "Info: 2: + IC(1.081 ns) + CELL(0.333 ns) = 2.483 ns; Loc. = LCCOMB_X26_Y6_N28; Fanout = 1; COMB Node = 'reg~2'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.414 ns" { SHIFT reg~2 } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.184 ns) 2.964 ns reg~3 3 COMB LCCOMB_X26_Y6_N2 1 " "Info: 3: + IC(0.297 ns) + CELL(0.184 ns) = 2.964 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 1; COMB Node = 'reg~3'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.481 ns" { reg~2 reg~3 } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 3.064 ns reg\[5\] 4 REG LCFF_X26_Y6_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 3.064 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg\[5\]'" {  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.100 ns" { reg~3 reg[5] } "NODE_NAME" } } { "../Sources/tdregistre.vhd" "" { Text "H:/Projets_VHDL/Composants/Sources/tdregistre.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 55.03 % ) " "Info: Total cell delay = 1.686 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.378 ns ( 44.97 % ) " "Info: Total interconnect delay = 1.378 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.064 ns" { SHIFT reg~2 reg~3 reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.064 ns" { SHIFT {} SHIFT~combout {} reg~2 {} reg~3 {} reg[5] {} } { 0.000ns 0.000ns 1.081ns 0.297ns 0.000ns } { 0.000ns 1.069ns 0.333ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.604 ns" { clk clk~clkctrl reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.604 ns" { clk {} clk~combout {} clk~clkctrl {} reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.786ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/applis/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.064 ns" { SHIFT reg~2 reg~3 reg[5] } "NODE_NAME" } } { "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applis/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.064 ns" { SHIFT {} SHIFT~combout {} reg~2 {} reg~3 {} reg[5] {} } { 0.000ns 0.000ns 1.081ns 0.297ns 0.000ns } { 0.000ns 1.069ns 0.333ns 0.184ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4358 " "Info: Peak virtual memory: 4358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 12:00:47 2022 " "Info: Processing ended: Fri Apr 15 12:00:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
