 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : i2c_master_top
Version: G-2012.06-SP2
Date   : Sat Jan 28 10:48:14 2017
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_ss0p95v125c
Wire Load Model Mode: top

  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U15/ZN (INV_X1)          0.07       2.97 r
  byte_controller/bit_controller/U220/ZN (NAND4_X1)       0.14       3.11 f
  byte_controller/bit_controller/U44/ZN (OR2_X1)          0.26       3.36 f
  byte_controller/bit_controller/U45/ZN (INV_X1)          0.12       3.48 r
  byte_controller/bit_controller/U33/ZN (OR2_X1)          0.15       3.64 r
  byte_controller/bit_controller/U34/ZN (INV_X1)          0.08       3.72 f
  byte_controller/bit_controller/U116/ZN (AOI222_X1)      0.35       4.07 r
  byte_controller/bit_controller/U115/ZN (INV_X1)         0.05       4.12 f
  byte_controller/bit_controller/cnt_reg_0_/D (DFFR_X1)
                                                          0.01       4.13 f
  data arrival time                                                  4.13

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/cnt_reg_0_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.17       5.63
  data required time                                                 5.63
  --------------------------------------------------------------------------
  data required time                                                 5.63
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U15/ZN (INV_X1)          0.07       2.97 r
  byte_controller/bit_controller/U220/ZN (NAND4_X1)       0.14       3.11 f
  byte_controller/bit_controller/U44/ZN (OR2_X1)          0.26       3.36 f
  byte_controller/bit_controller/U45/ZN (INV_X1)          0.12       3.48 r
  byte_controller/bit_controller/U33/ZN (OR2_X1)          0.15       3.64 r
  byte_controller/bit_controller/U34/ZN (INV_X1)          0.08       3.72 f
  byte_controller/bit_controller/U118/ZN (AOI222_X1)      0.35       4.07 r
  byte_controller/bit_controller/U117/ZN (INV_X1)         0.05       4.12 f
  byte_controller/bit_controller/cnt_reg_1_/D (DFFR_X1)
                                                          0.01       4.13 f
  data arrival time                                                  4.13

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/cnt_reg_1_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.17       5.63
  data required time                                                 5.63
  --------------------------------------------------------------------------
  data required time                                                 5.63
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/c_state_reg_13_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U17/ZN (INV_X1)          0.11       3.01 r
  byte_controller/bit_controller/U131/ZN (NAND2_X1)       0.08       3.09 f
  byte_controller/bit_controller/U9/ZN (INV_X1)           0.06       3.15 r
  byte_controller/bit_controller/U10/ZN (INV_X1)          0.05       3.20 f
  byte_controller/bit_controller/U64/ZN (NOR2_X1)         0.13       3.33 r
  byte_controller/bit_controller/U28/Z (CLKBUF_X1)        0.18       3.50 r
  byte_controller/bit_controller/U29/ZN (INV_X1)          0.07       3.57 f
  byte_controller/bit_controller/U124/ZN (NOR3_X1)        0.34       3.92 r
  byte_controller/bit_controller/U218/ZN (NAND4_X1)       0.16       4.07 f
  byte_controller/bit_controller/U141/ZN (OAI21_X1)       0.10       4.17 r
  byte_controller/bit_controller/c_state_reg_13_/D (DFFR_X1)
                                                          0.01       4.18 r
  data arrival time                                                  4.18

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/c_state_reg_13_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.10       5.70
  data required time                                                 5.70
  --------------------------------------------------------------------------
  data required time                                                 5.70
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/c_state_reg_0_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U17/ZN (INV_X1)          0.11       3.01 r
  byte_controller/bit_controller/U131/ZN (NAND2_X1)       0.08       3.09 f
  byte_controller/bit_controller/U9/ZN (INV_X1)           0.06       3.15 r
  byte_controller/bit_controller/U10/ZN (INV_X1)          0.05       3.20 f
  byte_controller/bit_controller/U64/ZN (NOR2_X1)         0.13       3.33 r
  byte_controller/bit_controller/U28/Z (CLKBUF_X1)        0.18       3.50 r
  byte_controller/bit_controller/U29/ZN (INV_X1)          0.07       3.57 f
  byte_controller/bit_controller/U124/ZN (NOR3_X1)        0.34       3.92 r
  byte_controller/bit_controller/U213/ZN (NAND4_X1)       0.16       4.07 f
  byte_controller/bit_controller/U143/ZN (OAI21_X1)       0.10       4.17 r
  byte_controller/bit_controller/c_state_reg_0_/D (DFFR_X1)
                                                          0.01       4.18 r
  data arrival time                                                  4.18

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/c_state_reg_0_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.10       5.70
  data required time                                                 5.70
  --------------------------------------------------------------------------
  data required time                                                 5.70
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/c_state_reg_5_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U17/ZN (INV_X1)          0.11       3.01 r
  byte_controller/bit_controller/U131/ZN (NAND2_X1)       0.08       3.09 f
  byte_controller/bit_controller/U9/ZN (INV_X1)           0.06       3.15 r
  byte_controller/bit_controller/U10/ZN (INV_X1)          0.05       3.20 f
  byte_controller/bit_controller/U64/ZN (NOR2_X1)         0.13       3.33 r
  byte_controller/bit_controller/U28/Z (CLKBUF_X1)        0.18       3.50 r
  byte_controller/bit_controller/U29/ZN (INV_X1)          0.07       3.57 f
  byte_controller/bit_controller/U124/ZN (NOR3_X1)        0.34       3.92 r
  byte_controller/bit_controller/U216/ZN (NAND3_X1)       0.13       4.04 f
  byte_controller/bit_controller/U167/ZN (OAI21_X1)       0.09       4.14 r
  byte_controller/bit_controller/c_state_reg_5_/D (DFFR_X1)
                                                          0.01       4.15 r
  data arrival time                                                  4.15

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/c_state_reg_5_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.10       5.70
  data required time                                                 5.70
  --------------------------------------------------------------------------
  data required time                                                 5.70
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.56


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U15/ZN (INV_X1)          0.07       2.97 r
  byte_controller/bit_controller/U220/ZN (NAND4_X1)       0.14       3.11 f
  byte_controller/bit_controller/U44/ZN (OR2_X1)          0.26       3.36 f
  byte_controller/bit_controller/U45/ZN (INV_X1)          0.12       3.48 r
  byte_controller/bit_controller/U33/ZN (OR2_X1)          0.15       3.64 r
  byte_controller/bit_controller/U37/ZN (INV_X1)          0.08       3.72 f
  byte_controller/bit_controller/U106/ZN (AOI22_X1)       0.16       3.87 r
  byte_controller/bit_controller/U105/ZN (OAI21_X1)       0.08       3.96 f
  byte_controller/bit_controller/cnt_reg_14_/D (DFFR_X1)
                                                          0.01       3.97 f
  data arrival time                                                  3.97

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/cnt_reg_14_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.16       5.64
  data required time                                                 5.64
  --------------------------------------------------------------------------
  data required time                                                 5.64
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_2_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U15/ZN (INV_X1)          0.07       2.97 r
  byte_controller/bit_controller/U220/ZN (NAND4_X1)       0.14       3.11 f
  byte_controller/bit_controller/U44/ZN (OR2_X1)          0.26       3.36 f
  byte_controller/bit_controller/U45/ZN (INV_X1)          0.12       3.48 r
  byte_controller/bit_controller/U33/ZN (OR2_X1)          0.15       3.64 r
  byte_controller/bit_controller/U37/ZN (INV_X1)          0.08       3.72 f
  byte_controller/bit_controller/U98/ZN (AOI22_X1)        0.16       3.87 r
  byte_controller/bit_controller/U97/ZN (OAI21_X1)        0.08       3.96 f
  byte_controller/bit_controller/cnt_reg_2_/D (DFFR_X1)
                                                          0.01       3.97 f
  data arrival time                                                  3.97

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/cnt_reg_2_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.16       5.64
  data required time                                                 5.64
  --------------------------------------------------------------------------
  data required time                                                 5.64
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_3_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U15/ZN (INV_X1)          0.07       2.97 r
  byte_controller/bit_controller/U220/ZN (NAND4_X1)       0.14       3.11 f
  byte_controller/bit_controller/U44/ZN (OR2_X1)          0.26       3.36 f
  byte_controller/bit_controller/U45/ZN (INV_X1)          0.12       3.48 r
  byte_controller/bit_controller/U33/ZN (OR2_X1)          0.15       3.64 r
  byte_controller/bit_controller/U36/ZN (INV_X1)          0.08       3.72 f
  byte_controller/bit_controller/U100/ZN (AOI22_X1)       0.16       3.87 r
  byte_controller/bit_controller/U99/ZN (OAI21_X1)        0.08       3.96 f
  byte_controller/bit_controller/cnt_reg_3_/D (DFFR_X1)
                                                          0.01       3.97 f
  data arrival time                                                  3.97

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/cnt_reg_3_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.16       5.64
  data required time                                                 5.64
  --------------------------------------------------------------------------
  data required time                                                 5.64
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_4_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U15/ZN (INV_X1)          0.07       2.97 r
  byte_controller/bit_controller/U220/ZN (NAND4_X1)       0.14       3.11 f
  byte_controller/bit_controller/U44/ZN (OR2_X1)          0.26       3.36 f
  byte_controller/bit_controller/U45/ZN (INV_X1)          0.12       3.48 r
  byte_controller/bit_controller/U33/ZN (OR2_X1)          0.15       3.64 r
  byte_controller/bit_controller/U37/ZN (INV_X1)          0.08       3.72 f
  byte_controller/bit_controller/U110/ZN (AOI22_X1)       0.16       3.87 r
  byte_controller/bit_controller/U109/ZN (OAI21_X1)       0.08       3.96 f
  byte_controller/bit_controller/cnt_reg_4_/D (DFFR_X1)
                                                          0.01       3.97 f
  data arrival time                                                  3.97

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/cnt_reg_4_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.16       5.64
  data required time                                                 5.64
  --------------------------------------------------------------------------
  data required time                                                 5.64
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_7_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U332/ZN (INV_X1)                                        0.08       2.48 r
  U331/ZN (INV_X1)                                        0.07       2.55 f
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       2.55 f
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       2.55 f
  byte_controller/bit_controller/U3/ZN (INV_X1)           0.12       2.67 r
  byte_controller/bit_controller/U4/ZN (INV_X1)           0.08       2.75 f
  byte_controller/bit_controller/U92/ZN (INV_X1)          0.09       2.84 r
  byte_controller/bit_controller/U14/ZN (INV_X1)          0.06       2.90 f
  byte_controller/bit_controller/U15/ZN (INV_X1)          0.07       2.97 r
  byte_controller/bit_controller/U220/ZN (NAND4_X1)       0.14       3.11 f
  byte_controller/bit_controller/U44/ZN (OR2_X1)          0.26       3.36 f
  byte_controller/bit_controller/U45/ZN (INV_X1)          0.12       3.48 r
  byte_controller/bit_controller/U33/ZN (OR2_X1)          0.15       3.64 r
  byte_controller/bit_controller/U35/ZN (INV_X1)          0.08       3.72 f
  byte_controller/bit_controller/U114/ZN (AOI22_X1)       0.16       3.87 r
  byte_controller/bit_controller/U113/ZN (OAI21_X1)       0.08       3.96 f
  byte_controller/bit_controller/cnt_reg_7_/D (DFFR_X1)
                                                          0.01       3.97 f
  data arrival time                                                  3.97

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.20       5.80
  byte_controller/bit_controller/cnt_reg_7_/CK (DFFR_X1)
                                                          0.00       5.80 r
  library setup time                                     -0.16       5.64
  data required time                                                 5.64
  --------------------------------------------------------------------------
  data required time                                                 5.64
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


1
