// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FetchTargetQueue(
  input          clock,
                 reset,
  output         io_enq_ready,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input          io_enq_valid,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [39:0]  io_enq_bits_pc,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input          io_enq_bits_cfi_idx_valid,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [2:0]   io_enq_bits_cfi_idx_bits,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_enq_bits_cfi_type,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input          io_enq_bits_cfi_is_call,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_enq_bits_cfi_is_ret,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [39:0]  io_enq_bits_ras_top,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [7:0]   io_enq_bits_mask,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_enq_bits_br_mask,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [63:0]  io_enq_bits_ghist_old_history,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input          io_enq_bits_ghist_current_saw_branch_not_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_enq_bits_ghist_new_saw_branch_not_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_enq_bits_ghist_new_saw_branch_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [4:0]   io_enq_bits_ghist_ras_idx,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [119:0] io_enq_bits_bpd_meta_0,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_enq_bits_bpd_meta_1,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [4:0]   io_enq_idx,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input          io_deq_valid,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [4:0]   io_deq_bits,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_get_ftq_pc_0_ftq_idx,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_get_ftq_pc_0_entry_cfi_idx_valid,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [2:0]   io_get_ftq_pc_0_entry_cfi_idx_bits,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [4:0]   io_get_ftq_pc_0_entry_ras_idx,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_get_ftq_pc_0_entry_start_bank,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [39:0]  io_get_ftq_pc_0_pc,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_get_ftq_pc_0_com_pc,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_get_ftq_pc_0_next_val,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [39:0]  io_get_ftq_pc_0_next_pc,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [4:0]   io_get_ftq_pc_1_ftq_idx,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [2:0]   io_get_ftq_pc_1_entry_cfi_idx_bits,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [7:0]   io_get_ftq_pc_1_entry_br_mask,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_get_ftq_pc_1_entry_cfi_is_call,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_get_ftq_pc_1_entry_cfi_is_ret,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_get_ftq_pc_1_entry_start_bank,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [63:0]  io_get_ftq_pc_1_ghist_old_history,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_get_ftq_pc_1_ghist_current_saw_branch_not_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_get_ftq_pc_1_ghist_new_saw_branch_not_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_get_ftq_pc_1_ghist_new_saw_branch_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [4:0]   io_get_ftq_pc_1_ghist_ras_idx,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [39:0]  io_get_ftq_pc_1_pc,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input          io_redirect_valid,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [4:0]   io_redirect_bits,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_brupdate_b2_uop_ftq_idx,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input  [5:0]   io_brupdate_b2_uop_pc_lob,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  input          io_brupdate_b2_mispredict,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_brupdate_b2_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_bpdupdate_valid,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_bpdupdate_bits_is_mispredict_update,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_bpdupdate_bits_is_repair_update,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [39:0]  io_bpdupdate_bits_pc,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [7:0]   io_bpdupdate_bits_br_mask,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_bpdupdate_bits_cfi_idx_valid,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [2:0]   io_bpdupdate_bits_cfi_idx_bits,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_bpdupdate_bits_cfi_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_bpdupdate_bits_cfi_mispredicted,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_bpdupdate_bits_cfi_is_br,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_bpdupdate_bits_cfi_is_jal,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [63:0]  io_bpdupdate_bits_ghist_old_history,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_bpdupdate_bits_ghist_new_saw_branch_not_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_bpdupdate_bits_ghist_new_saw_branch_taken,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [39:0]  io_bpdupdate_bits_target,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [119:0] io_bpdupdate_bits_meta_0,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
                 io_bpdupdate_bits_meta_1,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output         io_ras_update,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [4:0]   io_ras_update_idx,	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
  output [39:0]  io_ras_update_pc	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
);

  reg               io_enq_ready_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:308:26]
  wire [4:0]        ghist_1_MPORT_1_data_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:178:24]
  wire              ghist_1_MPORT_1_data_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:178:24]
  wire              ghist_1_MPORT_1_data_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:178:24]
  wire [63:0]       ghist_1_MPORT_1_data_old_history;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:178:24]
  wire [71:0]       _ghist_1_R0_data;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  wire [71:0]       _ghist_0_R0_data;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  wire [239:0]      _meta_R0_data;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:142:29]
  reg  [4:0]        bpd_ptr;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27]
  reg  [4:0]        deq_ptr;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:134:27]
  reg  [4:0]        enq_ptr;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27]
  reg  [39:0]       pcs_0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_2;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_3;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_4;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_5;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_6;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_7;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_8;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_9;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_10;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_11;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_12;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_13;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_14;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_15;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_16;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_17;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_18;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_19;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_20;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_21;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_22;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_23;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_24;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_25;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_26;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_27;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_28;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_29;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_30;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg  [39:0]       pcs_31;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
  reg               ram_0_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_0_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_0_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_0_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_0_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_0_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_0_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_0_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_0_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_0_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_0_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_1_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_1_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_1_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_1_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_1_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_1_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_1_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_2_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_2_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_2_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_2_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_2_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_2_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_2_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_3_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_3_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_3_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_3_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_3_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_3_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_3_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_4_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_4_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_4_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_4_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_4_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_4_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_4_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_5_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_5_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_5_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_5_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_5_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_5_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_5_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_6_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_6_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_6_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_6_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_6_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_6_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_6_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_7_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_7_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_7_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_7_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_7_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_7_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_7_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_8_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_8_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_8_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_8_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_8_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_8_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_8_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_9_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_9_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_9_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_9_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_9_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_9_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_9_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_10_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_10_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_10_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_10_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_10_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_10_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_10_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_11_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_11_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_11_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_11_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_11_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_11_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_11_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_12_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_12_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_12_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_12_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_12_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_12_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_12_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_13_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_13_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_13_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_13_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_13_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_13_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_13_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_14_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_14_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_14_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_14_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_14_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_14_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_14_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_15_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_15_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_15_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_15_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_15_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_15_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_15_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_16_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_16_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_16_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_16_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_16_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_16_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_16_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_17_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_17_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_17_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_17_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_17_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_17_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_17_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_18_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_18_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_18_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_18_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_18_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_18_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_18_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_19_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_19_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_19_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_19_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_19_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_19_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_19_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_20_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_20_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_20_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_20_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_20_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_20_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_20_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_21_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_21_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_21_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_21_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_21_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_21_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_21_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_22_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_22_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_22_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_22_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_22_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_22_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_22_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_23_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_23_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_23_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_23_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_23_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_23_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_23_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_24_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_24_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_24_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_24_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_24_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_24_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_24_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_25_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_25_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_25_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_25_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_25_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_25_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_25_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_26_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_26_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_26_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_26_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_26_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_26_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_26_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_27_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_27_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_27_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_27_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_27_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_27_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_27_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_28_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_28_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_28_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_28_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_28_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_28_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_28_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_29_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_29_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_29_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_29_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_29_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_29_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_29_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_30_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_30_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_30_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_30_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_30_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_30_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_30_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_31_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [2:0]        ram_31_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [7:0]        ram_31_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_31_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [39:0]       ram_31_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg  [4:0]        ram_31_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  reg               ram_31_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
  wire [71:0]       _GEN = {ghist_1_MPORT_1_data_ras_idx, ghist_1_MPORT_1_data_new_saw_branch_taken, ghist_1_MPORT_1_data_new_saw_branch_not_taken, io_enq_bits_ghist_current_saw_branch_not_taken, ghist_1_MPORT_1_data_old_history};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43, :178:24]
  wire              ghist_1_MPORT_1_en = io_enq_ready_REG & io_enq_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:308:26, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg  [63:0]       prev_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
  reg               prev_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
  reg               prev_ghist_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
  reg               prev_ghist_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
  reg  [4:0]        prev_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
  reg               prev_entry_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
  reg  [2:0]        prev_entry_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
  reg               prev_entry_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
  reg  [7:0]        prev_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
  reg               prev_entry_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
  reg               prev_entry_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
  reg  [39:0]       prev_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:157:27]
  wire [7:0]        _GEN_0 = {5'h0, prev_entry_cfi_idx_bits};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :156:27, :183:27]
  wire [7:0]        _new_ghist_T = prev_entry_br_mask >> _GEN_0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :183:27]
  wire [7:0]        new_ghist_cfi_idx_oh = 8'h1 << _GEN_0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:183:27, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]        _GEN_1 = new_ghist_cfi_idx_oh[6:0] | new_ghist_cfi_idx_oh[7:1];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [5:0]        _GEN_2 = _GEN_1[5:0] | new_ghist_cfi_idx_oh[7:2];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [4:0]        _GEN_3 = _GEN_2[4:0] | new_ghist_cfi_idx_oh[7:3];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0]        _GEN_4 = _GEN_3[3:0] | new_ghist_cfi_idx_oh[7:4];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [2:0]        _GEN_5 = _GEN_4[2:0] | new_ghist_cfi_idx_oh[7:5];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [1:0]        _GEN_6 = _GEN_5[1:0] | new_ghist_cfi_idx_oh[7:6];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [7:0]        _new_ghist_not_taken_branches_T_20 = prev_entry_cfi_idx_valid ? {&prev_entry_cfi_idx_bits, _GEN_1[6], _GEN_2[5], _GEN_3[4], _GEN_4[3], _GEN_5[2], _GEN_6[1], _GEN_6[0] | (&prev_entry_cfi_idx_bits)} & ~(_new_ghist_T[0] & prev_entry_cfi_taken ? new_ghist_cfi_idx_oh : 8'h0) : 8'hFF;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :183:27, generators/boom/src/main/scala/ifu/frontend.scala:90:44, :91:{67,69,73,84}, :92:45, generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire              _new_ghist_new_history_new_saw_branch_taken_T_1 = prev_entry_cfi_idx_valid & prev_entry_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, generators/boom/src/main/scala/ifu/frontend.scala:105:37]
  wire              new_ghist_cfi_in_bank_0 = _new_ghist_new_history_new_saw_branch_taken_T_1 & ~(prev_entry_cfi_idx_bits[2]);	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, generators/boom/src/main/scala/ifu/frontend.scala:105:{37,50,67}]
  wire              new_ghist_ignore_second_bank = new_ghist_cfi_in_bank_0 | (&(prev_pc[5:3]));	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:157:27, generators/boom/src/main/scala/ifu/frontend.scala:105:50, :106:46, :153:{28,66}]
  wire              new_ghist_first_bank_saw_not_taken = (|(prev_entry_br_mask[3:0] & _new_ghist_not_taken_branches_T_20[3:0])) | prev_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, :156:27, generators/boom/src/main/scala/ifu/frontend.scala:90:{39,44}, :108:{56,72,80}]
  wire [63:0]       _GEN_7 = {prev_ghist_old_history[62:0], 1'h0};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/ifu/frontend.scala:68:75]
  wire [63:0]       _GEN_8 = {prev_ghist_old_history[62:0], 1'h1};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/ifu/frontend.scala:68:{75,80}]
  wire [63:0]       _new_ghist_new_history_old_history_T_4 = prev_ghist_new_saw_branch_taken ? _GEN_8 : prev_ghist_new_saw_branch_not_taken ? _GEN_7 : prev_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/ifu/frontend.scala:68:{12,75,80}, :69:12]
  wire [62:0]       _GEN_9 = {prev_ghist_old_history[61:0], 1'h0};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/ifu/frontend.scala:68:75]
  wire [62:0]       _GEN_10 = {prev_ghist_old_history[61:0], 1'h1};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/ifu/frontend.scala:68:{75,80}]
  wire [63:0]       _new_ghist_new_history_old_history_T_25 = _new_ghist_T[0] & new_ghist_cfi_in_bank_0 ? {prev_ghist_new_saw_branch_taken ? _GEN_10 : prev_ghist_new_saw_branch_not_taken ? _GEN_9 : prev_ghist_old_history[62:0], 1'h1} : new_ghist_first_bank_saw_not_taken ? {prev_ghist_new_saw_branch_taken ? _GEN_10 : prev_ghist_new_saw_branch_not_taken ? _GEN_9 : prev_ghist_old_history[62:0], 1'h0} : prev_ghist_new_saw_branch_taken ? _GEN_8 : prev_ghist_new_saw_branch_not_taken ? _GEN_7 : prev_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, :183:27, generators/boom/src/main/scala/ifu/frontend.scala:68:{12,75,80}, :69:12, :105:50, :108:80, :115:{39,50,115}, :116:{39,110}]
  wire              _new_ghist_new_history_ras_idx_T = prev_entry_cfi_idx_valid & prev_entry_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, generators/boom/src/main/scala/ifu/frontend.scala:124:42]
  wire [4:0]        _new_ghist_new_history_ras_idx_T_1 = prev_ghist_ras_idx + 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :155:27, generators/boom/src/main/scala/util/util.scala:203:14]
  wire              _new_ghist_new_history_ras_idx_T_4 = prev_entry_cfi_idx_valid & prev_entry_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, generators/boom/src/main/scala/ifu/frontend.scala:125:42]
  wire [4:0]        _new_ghist_new_history_ras_idx_T_5 = prev_ghist_ras_idx - 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/util/util.scala:220:14]
  assign ghist_1_MPORT_1_data_old_history = io_enq_bits_ghist_current_saw_branch_not_taken ? io_enq_bits_ghist_old_history : new_ghist_ignore_second_bank ? _new_ghist_new_history_old_history_T_4 : _new_ghist_new_history_old_history_T_25;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:178:24, generators/boom/src/main/scala/ifu/frontend.scala:68:12, :106:46, :110:33, :111:33, :115:{33,39}]
  assign ghist_1_MPORT_1_data_new_saw_branch_not_taken = io_enq_bits_ghist_current_saw_branch_not_taken ? io_enq_bits_ghist_new_saw_branch_not_taken : new_ghist_ignore_second_bank ? new_ghist_first_bank_saw_not_taken : (|(prev_entry_br_mask[7:4] & _new_ghist_not_taken_branches_T_20[7:4]));	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :178:24, generators/boom/src/main/scala/ifu/frontend.scala:90:{39,44}, :106:46, :108:80, :110:33, :112:46, :119:{46,67,92}]
  assign ghist_1_MPORT_1_data_new_saw_branch_taken = io_enq_bits_ghist_current_saw_branch_not_taken ? io_enq_bits_ghist_new_saw_branch_taken : new_ghist_ignore_second_bank ? _new_ghist_T[0] & new_ghist_cfi_in_bank_0 : _new_ghist_new_history_new_saw_branch_taken_T_1 & _new_ghist_T[0] & ~new_ghist_cfi_in_bank_0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:178:24, :183:27, generators/boom/src/main/scala/ifu/frontend.scala:105:{37,50}, :106:46, :110:33, :113:{46,59}, :120:{46,85,88}]
  assign ghist_1_MPORT_1_data_ras_idx = io_enq_bits_ghist_current_saw_branch_not_taken ? io_enq_bits_ghist_ras_idx : _new_ghist_new_history_ras_idx_T ? _new_ghist_new_history_ras_idx_T_1 : _new_ghist_new_history_ras_idx_T_4 ? _new_ghist_new_history_ras_idx_T_5 : prev_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, :178:24, generators/boom/src/main/scala/ifu/frontend.scala:124:{31,42}, :125:{31,42}, generators/boom/src/main/scala/util/util.scala:203:14, :220:14]
  reg               first_empty;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:214:28]
  reg               io_ras_update_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:222:31]
  reg  [39:0]       io_ras_update_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:223:31]
  reg  [4:0]        io_ras_update_idx_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:224:31]
  reg               bpd_update_mispredict;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:226:38]
  reg               bpd_update_repair;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:227:34]
  reg  [4:0]        bpd_repair_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:228:27]
  reg  [4:0]        bpd_end_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:229:24]
  reg  [39:0]       bpd_repair_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:230:26]
  wire [4:0]        _bpd_meta_T_1 = io_redirect_valid ? io_redirect_bits : bpd_update_repair | bpd_update_mispredict ? bpd_repair_idx : bpd_ptr;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :226:38, :227:34, :228:27, :232:20, :233:{8,27}]
  reg               bpd_entry_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  reg  [2:0]        bpd_entry_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  reg               bpd_entry_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  reg               bpd_entry_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  reg  [2:0]        bpd_entry_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  reg  [7:0]        bpd_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  reg  [39:0]       bpd_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:242:26]
  reg  [39:0]       bpd_target;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:243:27]
  reg               REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:248:23]
  reg  [4:0]        bpd_repair_idx_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:250:37]
  reg  [4:0]        bpd_end_idx_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37]
  reg               REG_1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:256:44]
  reg               do_commit_update_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:274:61]
  reg               REG_2;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:278:16]
  reg               io_bpdupdate_valid_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:284:37]
  reg               io_bpdupdate_bits_is_mispredict_update_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:285:54]
  reg               io_bpdupdate_bits_is_repair_update_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:286:54]
  wire [7:0]        _GEN_11 = {5'h0, bpd_entry_cfi_idx_bits};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :234:26, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [7:0]        _io_bpdupdate_bits_br_mask_T_1 = 8'h1 << _GEN_11;	// @[src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [6:0]        _GEN_12 = _io_bpdupdate_bits_br_mask_T_1[6:0] | _io_bpdupdate_bits_br_mask_T_1[7:1];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [5:0]        _GEN_13 = _GEN_12[5:0] | _io_bpdupdate_bits_br_mask_T_1[7:2];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [4:0]        _GEN_14 = _GEN_13[4:0] | _io_bpdupdate_bits_br_mask_T_1[7:3];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [3:0]        _GEN_15 = _GEN_14[3:0] | _io_bpdupdate_bits_br_mask_T_1[7:4];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [2:0]        _GEN_16 = _GEN_15[2:0] | _io_bpdupdate_bits_br_mask_T_1[7:5];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [1:0]        _GEN_17 = _GEN_16[1:0] | _io_bpdupdate_bits_br_mask_T_1[7:6];	// @[generators/boom/src/main/scala/util/util.scala:373:{29,45}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire [7:0]        _io_bpdupdate_bits_cfi_is_br_T = bpd_entry_br_mask >> _GEN_11;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :295:54, src/main/scala/chisel3/util/OneHot.scala:58:35]
  reg               REG_3;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:332:23]
  reg               prev_entry_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:333:26]
  reg  [2:0]        prev_entry_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:333:26]
  reg               prev_entry_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:333:26]
  reg  [7:0]        prev_entry_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:333:26]
  reg               prev_entry_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:333:26]
  reg               prev_entry_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:333:26]
  reg  [4:0]        REG_4;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:16]
  reg               ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg  [2:0]        ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg               ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg               ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg  [2:0]        ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg  [7:0]        ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg               ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg               ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg  [39:0]       ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg  [4:0]        ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg               ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
  reg               io_get_ftq_pc_0_entry_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  reg  [2:0]        io_get_ftq_pc_0_entry_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  reg  [4:0]        io_get_ftq_pc_0_entry_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  reg               io_get_ftq_pc_0_entry_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  reg  [39:0]       io_get_ftq_pc_0_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:356:42]
  reg  [39:0]       io_get_ftq_pc_0_next_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:357:42]
  reg               io_get_ftq_pc_0_next_val_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:358:42]
  reg  [39:0]       io_get_ftq_pc_0_com_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:359:42]
  reg  [2:0]        io_get_ftq_pc_1_entry_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  reg  [7:0]        io_get_ftq_pc_1_entry_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  reg               io_get_ftq_pc_1_entry_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  reg               io_get_ftq_pc_1_entry_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  reg               io_get_ftq_pc_1_entry_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  reg  [39:0]       io_get_ftq_pc_1_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:356:42]
  wire [4:0]        _enq_ptr_T = enq_ptr + 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, generators/boom/src/main/scala/util/util.scala:203:14]
  wire              _GEN_18 = ghist_1_MPORT_1_en & enq_ptr == 5'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_19 = ghist_1_MPORT_1_en & enq_ptr == 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_20 = ghist_1_MPORT_1_en & enq_ptr == 5'h2;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_21 = ghist_1_MPORT_1_en & enq_ptr == 5'h3;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_22 = ghist_1_MPORT_1_en & enq_ptr == 5'h4;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_23 = ghist_1_MPORT_1_en & enq_ptr == 5'h5;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_24 = ghist_1_MPORT_1_en & enq_ptr == 5'h6;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_25 = ghist_1_MPORT_1_en & enq_ptr == 5'h7;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_26 = ghist_1_MPORT_1_en & enq_ptr == 5'h8;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_27 = ghist_1_MPORT_1_en & enq_ptr == 5'h9;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_28 = ghist_1_MPORT_1_en & enq_ptr == 5'hA;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_29 = ghist_1_MPORT_1_en & enq_ptr == 5'hB;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_30 = ghist_1_MPORT_1_en & enq_ptr == 5'hC;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_31 = ghist_1_MPORT_1_en & enq_ptr == 5'hD;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_32 = ghist_1_MPORT_1_en & enq_ptr == 5'hE;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_33 = ghist_1_MPORT_1_en & enq_ptr == 5'hF;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_34 = ghist_1_MPORT_1_en & enq_ptr == 5'h10;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_35 = ghist_1_MPORT_1_en & enq_ptr == 5'h11;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_36 = ghist_1_MPORT_1_en & enq_ptr == 5'h12;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_37 = ghist_1_MPORT_1_en & enq_ptr == 5'h13;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_38 = ghist_1_MPORT_1_en & enq_ptr == 5'h14;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_39 = ghist_1_MPORT_1_en & enq_ptr == 5'h15;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_40 = ghist_1_MPORT_1_en & enq_ptr == 5'h16;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_41 = ghist_1_MPORT_1_en & enq_ptr == 5'h17;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_42 = ghist_1_MPORT_1_en & enq_ptr == 5'h18;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_43 = ghist_1_MPORT_1_en & enq_ptr == 5'h19;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_44 = ghist_1_MPORT_1_en & enq_ptr == 5'h1A;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_45 = ghist_1_MPORT_1_en & enq_ptr == 5'h1B;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_46 = ghist_1_MPORT_1_en & enq_ptr == 5'h1C;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_47 = ghist_1_MPORT_1_en & enq_ptr == 5'h1D;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_48 = ghist_1_MPORT_1_en & enq_ptr == 5'h1E;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire              _GEN_49 = ghist_1_MPORT_1_en & (&enq_ptr);	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :141:21, :158:17, :160:28, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [7:0]        new_entry_br_mask = io_enq_bits_br_mask & io_enq_bits_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:175:52]
  wire [31:0]       _GEN_50 = {{ram_31_cfi_idx_valid}, {ram_30_cfi_idx_valid}, {ram_29_cfi_idx_valid}, {ram_28_cfi_idx_valid}, {ram_27_cfi_idx_valid}, {ram_26_cfi_idx_valid}, {ram_25_cfi_idx_valid}, {ram_24_cfi_idx_valid}, {ram_23_cfi_idx_valid}, {ram_22_cfi_idx_valid}, {ram_21_cfi_idx_valid}, {ram_20_cfi_idx_valid}, {ram_19_cfi_idx_valid}, {ram_18_cfi_idx_valid}, {ram_17_cfi_idx_valid}, {ram_16_cfi_idx_valid}, {ram_15_cfi_idx_valid}, {ram_14_cfi_idx_valid}, {ram_13_cfi_idx_valid}, {ram_12_cfi_idx_valid}, {ram_11_cfi_idx_valid}, {ram_10_cfi_idx_valid}, {ram_9_cfi_idx_valid}, {ram_8_cfi_idx_valid}, {ram_7_cfi_idx_valid}, {ram_6_cfi_idx_valid}, {ram_5_cfi_idx_valid}, {ram_4_cfi_idx_valid}, {ram_3_cfi_idx_valid}, {ram_2_cfi_idx_valid}, {ram_1_cfi_idx_valid}, {ram_0_cfi_idx_valid}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :234:26]
  wire [31:0][2:0]  _GEN_51 = {{ram_31_cfi_idx_bits}, {ram_30_cfi_idx_bits}, {ram_29_cfi_idx_bits}, {ram_28_cfi_idx_bits}, {ram_27_cfi_idx_bits}, {ram_26_cfi_idx_bits}, {ram_25_cfi_idx_bits}, {ram_24_cfi_idx_bits}, {ram_23_cfi_idx_bits}, {ram_22_cfi_idx_bits}, {ram_21_cfi_idx_bits}, {ram_20_cfi_idx_bits}, {ram_19_cfi_idx_bits}, {ram_18_cfi_idx_bits}, {ram_17_cfi_idx_bits}, {ram_16_cfi_idx_bits}, {ram_15_cfi_idx_bits}, {ram_14_cfi_idx_bits}, {ram_13_cfi_idx_bits}, {ram_12_cfi_idx_bits}, {ram_11_cfi_idx_bits}, {ram_10_cfi_idx_bits}, {ram_9_cfi_idx_bits}, {ram_8_cfi_idx_bits}, {ram_7_cfi_idx_bits}, {ram_6_cfi_idx_bits}, {ram_5_cfi_idx_bits}, {ram_4_cfi_idx_bits}, {ram_3_cfi_idx_bits}, {ram_2_cfi_idx_bits}, {ram_1_cfi_idx_bits}, {ram_0_cfi_idx_bits}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :234:26]
  wire [31:0]       _GEN_52 = {{ram_31_cfi_taken}, {ram_30_cfi_taken}, {ram_29_cfi_taken}, {ram_28_cfi_taken}, {ram_27_cfi_taken}, {ram_26_cfi_taken}, {ram_25_cfi_taken}, {ram_24_cfi_taken}, {ram_23_cfi_taken}, {ram_22_cfi_taken}, {ram_21_cfi_taken}, {ram_20_cfi_taken}, {ram_19_cfi_taken}, {ram_18_cfi_taken}, {ram_17_cfi_taken}, {ram_16_cfi_taken}, {ram_15_cfi_taken}, {ram_14_cfi_taken}, {ram_13_cfi_taken}, {ram_12_cfi_taken}, {ram_11_cfi_taken}, {ram_10_cfi_taken}, {ram_9_cfi_taken}, {ram_8_cfi_taken}, {ram_7_cfi_taken}, {ram_6_cfi_taken}, {ram_5_cfi_taken}, {ram_4_cfi_taken}, {ram_3_cfi_taken}, {ram_2_cfi_taken}, {ram_1_cfi_taken}, {ram_0_cfi_taken}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :234:26]
  wire [31:0]       _GEN_53 = {{ram_31_cfi_mispredicted}, {ram_30_cfi_mispredicted}, {ram_29_cfi_mispredicted}, {ram_28_cfi_mispredicted}, {ram_27_cfi_mispredicted}, {ram_26_cfi_mispredicted}, {ram_25_cfi_mispredicted}, {ram_24_cfi_mispredicted}, {ram_23_cfi_mispredicted}, {ram_22_cfi_mispredicted}, {ram_21_cfi_mispredicted}, {ram_20_cfi_mispredicted}, {ram_19_cfi_mispredicted}, {ram_18_cfi_mispredicted}, {ram_17_cfi_mispredicted}, {ram_16_cfi_mispredicted}, {ram_15_cfi_mispredicted}, {ram_14_cfi_mispredicted}, {ram_13_cfi_mispredicted}, {ram_12_cfi_mispredicted}, {ram_11_cfi_mispredicted}, {ram_10_cfi_mispredicted}, {ram_9_cfi_mispredicted}, {ram_8_cfi_mispredicted}, {ram_7_cfi_mispredicted}, {ram_6_cfi_mispredicted}, {ram_5_cfi_mispredicted}, {ram_4_cfi_mispredicted}, {ram_3_cfi_mispredicted}, {ram_2_cfi_mispredicted}, {ram_1_cfi_mispredicted}, {ram_0_cfi_mispredicted}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :234:26]
  wire [31:0][2:0]  _GEN_54 = {{ram_31_cfi_type}, {ram_30_cfi_type}, {ram_29_cfi_type}, {ram_28_cfi_type}, {ram_27_cfi_type}, {ram_26_cfi_type}, {ram_25_cfi_type}, {ram_24_cfi_type}, {ram_23_cfi_type}, {ram_22_cfi_type}, {ram_21_cfi_type}, {ram_20_cfi_type}, {ram_19_cfi_type}, {ram_18_cfi_type}, {ram_17_cfi_type}, {ram_16_cfi_type}, {ram_15_cfi_type}, {ram_14_cfi_type}, {ram_13_cfi_type}, {ram_12_cfi_type}, {ram_11_cfi_type}, {ram_10_cfi_type}, {ram_9_cfi_type}, {ram_8_cfi_type}, {ram_7_cfi_type}, {ram_6_cfi_type}, {ram_5_cfi_type}, {ram_4_cfi_type}, {ram_3_cfi_type}, {ram_2_cfi_type}, {ram_1_cfi_type}, {ram_0_cfi_type}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :234:26]
  wire [31:0][7:0]  _GEN_55 = {{ram_31_br_mask}, {ram_30_br_mask}, {ram_29_br_mask}, {ram_28_br_mask}, {ram_27_br_mask}, {ram_26_br_mask}, {ram_25_br_mask}, {ram_24_br_mask}, {ram_23_br_mask}, {ram_22_br_mask}, {ram_21_br_mask}, {ram_20_br_mask}, {ram_19_br_mask}, {ram_18_br_mask}, {ram_17_br_mask}, {ram_16_br_mask}, {ram_15_br_mask}, {ram_14_br_mask}, {ram_13_br_mask}, {ram_12_br_mask}, {ram_11_br_mask}, {ram_10_br_mask}, {ram_9_br_mask}, {ram_8_br_mask}, {ram_7_br_mask}, {ram_6_br_mask}, {ram_5_br_mask}, {ram_4_br_mask}, {ram_3_br_mask}, {ram_2_br_mask}, {ram_1_br_mask}, {ram_0_br_mask}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :234:26]
  wire [31:0][39:0] _GEN_56 = {{pcs_31}, {pcs_30}, {pcs_29}, {pcs_28}, {pcs_27}, {pcs_26}, {pcs_25}, {pcs_24}, {pcs_23}, {pcs_22}, {pcs_21}, {pcs_20}, {pcs_19}, {pcs_18}, {pcs_17}, {pcs_16}, {pcs_15}, {pcs_14}, {pcs_13}, {pcs_12}, {pcs_11}, {pcs_10}, {pcs_9}, {pcs_8}, {pcs_7}, {pcs_6}, {pcs_5}, {pcs_4}, {pcs_3}, {pcs_2}, {pcs_1}, {pcs_0}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :242:26]
  wire              _GEN_57 = bpd_update_repair & REG_1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:227:34, :256:{34,44}]
  wire [4:0]        _bpd_repair_idx_T_6 = bpd_repair_idx + 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :228:27, generators/boom/src/main/scala/util/util.scala:203:14]
  wire [4:0]        _bpd_ptr_T = bpd_ptr + 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :135:27, generators/boom/src/main/scala/util/util.scala:203:14]
  wire              do_commit_update = ~bpd_update_mispredict & ~bpd_update_repair & bpd_ptr != deq_ptr & enq_ptr != _bpd_ptr_T & ~io_brupdate_b2_mispredict & ~io_redirect_valid & ~do_commit_update_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :134:27, :135:27, :226:38, :227:34, :269:31, :270:31, :271:40, :272:40, :273:31, :274:{31,50,53,61}, generators/boom/src/main/scala/util/util.scala:203:14]
  wire [31:0]       _GEN_58 = {{ram_31_cfi_is_call}, {ram_30_cfi_is_call}, {ram_29_cfi_is_call}, {ram_28_cfi_is_call}, {ram_27_cfi_is_call}, {ram_26_cfi_is_call}, {ram_25_cfi_is_call}, {ram_24_cfi_is_call}, {ram_23_cfi_is_call}, {ram_22_cfi_is_call}, {ram_21_cfi_is_call}, {ram_20_cfi_is_call}, {ram_19_cfi_is_call}, {ram_18_cfi_is_call}, {ram_17_cfi_is_call}, {ram_16_cfi_is_call}, {ram_15_cfi_is_call}, {ram_14_cfi_is_call}, {ram_13_cfi_is_call}, {ram_12_cfi_is_call}, {ram_11_cfi_is_call}, {ram_10_cfi_is_call}, {ram_9_cfi_is_call}, {ram_8_cfi_is_call}, {ram_7_cfi_is_call}, {ram_6_cfi_is_call}, {ram_5_cfi_is_call}, {ram_4_cfi_is_call}, {ram_3_cfi_is_call}, {ram_2_cfi_is_call}, {ram_1_cfi_is_call}, {ram_0_cfi_is_call}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :312:36]
  wire [31:0]       _GEN_59 = {{ram_31_cfi_is_ret}, {ram_30_cfi_is_ret}, {ram_29_cfi_is_ret}, {ram_28_cfi_is_ret}, {ram_27_cfi_is_ret}, {ram_26_cfi_is_ret}, {ram_25_cfi_is_ret}, {ram_24_cfi_is_ret}, {ram_23_cfi_is_ret}, {ram_22_cfi_is_ret}, {ram_21_cfi_is_ret}, {ram_20_cfi_is_ret}, {ram_19_cfi_is_ret}, {ram_18_cfi_is_ret}, {ram_17_cfi_is_ret}, {ram_16_cfi_is_ret}, {ram_15_cfi_is_ret}, {ram_14_cfi_is_ret}, {ram_13_cfi_is_ret}, {ram_12_cfi_is_ret}, {ram_11_cfi_is_ret}, {ram_10_cfi_is_ret}, {ram_9_cfi_is_ret}, {ram_8_cfi_is_ret}, {ram_7_cfi_is_ret}, {ram_6_cfi_is_ret}, {ram_5_cfi_is_ret}, {ram_4_cfi_is_ret}, {ram_3_cfi_is_ret}, {ram_2_cfi_is_ret}, {ram_1_cfi_is_ret}, {ram_0_cfi_is_ret}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :312:36]
  wire [31:0][39:0] _GEN_60 = {{ram_31_ras_top}, {ram_30_ras_top}, {ram_29_ras_top}, {ram_28_ras_top}, {ram_27_ras_top}, {ram_26_ras_top}, {ram_25_ras_top}, {ram_24_ras_top}, {ram_23_ras_top}, {ram_22_ras_top}, {ram_21_ras_top}, {ram_20_ras_top}, {ram_19_ras_top}, {ram_18_ras_top}, {ram_17_ras_top}, {ram_16_ras_top}, {ram_15_ras_top}, {ram_14_ras_top}, {ram_13_ras_top}, {ram_12_ras_top}, {ram_11_ras_top}, {ram_10_ras_top}, {ram_9_ras_top}, {ram_8_ras_top}, {ram_7_ras_top}, {ram_6_ras_top}, {ram_5_ras_top}, {ram_4_ras_top}, {ram_3_ras_top}, {ram_2_ras_top}, {ram_1_ras_top}, {ram_0_ras_top}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :312:36]
  wire [31:0][4:0]  _GEN_61 = {{ram_31_ras_idx}, {ram_30_ras_idx}, {ram_29_ras_idx}, {ram_28_ras_idx}, {ram_27_ras_idx}, {ram_26_ras_idx}, {ram_25_ras_idx}, {ram_24_ras_idx}, {ram_23_ras_idx}, {ram_22_ras_idx}, {ram_21_ras_idx}, {ram_20_ras_idx}, {ram_19_ras_idx}, {ram_18_ras_idx}, {ram_17_ras_idx}, {ram_16_ras_idx}, {ram_15_ras_idx}, {ram_14_ras_idx}, {ram_13_ras_idx}, {ram_12_ras_idx}, {ram_11_ras_idx}, {ram_10_ras_idx}, {ram_9_ras_idx}, {ram_8_ras_idx}, {ram_7_ras_idx}, {ram_6_ras_idx}, {ram_5_ras_idx}, {ram_4_ras_idx}, {ram_3_ras_idx}, {ram_2_ras_idx}, {ram_1_ras_idx}, {ram_0_ras_idx}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :312:36]
  wire [31:0]       _GEN_62 = {{ram_31_start_bank}, {ram_30_start_bank}, {ram_29_start_bank}, {ram_28_start_bank}, {ram_27_start_bank}, {ram_26_start_bank}, {ram_25_start_bank}, {ram_24_start_bank}, {ram_23_start_bank}, {ram_22_start_bank}, {ram_21_start_bank}, {ram_20_start_bank}, {ram_19_start_bank}, {ram_18_start_bank}, {ram_17_start_bank}, {ram_16_start_bank}, {ram_15_start_bank}, {ram_14_start_bank}, {ram_13_start_bank}, {ram_12_start_bank}, {ram_11_start_bank}, {ram_10_start_bank}, {ram_9_start_bank}, {ram_8_start_bank}, {ram_7_start_bank}, {ram_6_start_bank}, {ram_5_start_bank}, {ram_4_start_bank}, {ram_3_start_bank}, {ram_2_start_bank}, {ram_1_start_bank}, {ram_0_start_bank}};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :312:36]
  wire [2:0]        new_cfi_idx = io_brupdate_b2_uop_pc_lob[3:1] ^ {_GEN_62[io_redirect_bits], 2'h0};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :318:50, :319:10]
  wire              _GEN_63 = io_redirect_valid & io_brupdate_b2_mispredict;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :320:43]
  wire              redirect_new_entry_cfi_idx_valid = _GEN_63 | _GEN_50[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :312:36, :314:28, :317:38, :320:43]
  wire [2:0]        redirect_new_entry_cfi_idx_bits = _GEN_63 ? new_cfi_idx : _GEN_51[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :312:36, :314:28, :317:38, :318:50, :320:43, :321:43]
  wire              redirect_new_entry_cfi_taken = _GEN_63 ? io_brupdate_b2_taken : _GEN_52[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :312:36, :314:28, :317:38, :320:43, :323:43]
  wire              _GEN_64 = ~_GEN_63 | _GEN_51[io_redirect_bits] == new_cfi_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :312:36, :314:28, :317:38, :318:50, :320:43, :324:{43,104}]
  wire              redirect_new_entry_cfi_is_call = _GEN_64 & _GEN_58[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :324:43]
  wire              redirect_new_entry_cfi_is_ret = _GEN_64 & _GEN_59[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :324:43, :325:43]
  wire [4:0]        _next_idx_T = io_get_ftq_pc_0_ftq_idx + 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, generators/boom/src/main/scala/util/util.scala:203:14]
  wire              next_is_enq = _next_idx_T == enq_ptr & ghist_1_MPORT_1_en;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :347:{33,46}, generators/boom/src/main/scala/util/util.scala:203:14, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  always @(posedge clock) begin
    if (reset) begin
      bpd_ptr <= 5'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27]
      deq_ptr <= 5'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :134:27]
      enq_ptr <= 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27]
      prev_ghist_old_history <= 64'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:{27,42}]
      prev_ghist_current_saw_branch_not_taken <= 1'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
      prev_ghist_new_saw_branch_not_taken <= 1'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
      prev_ghist_new_saw_branch_taken <= 1'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
      prev_ghist_ras_idx <= 5'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :155:27]
      prev_entry_cfi_idx_valid <= 1'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
      prev_entry_cfi_idx_bits <= 3'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:{27,42}]
      prev_entry_cfi_taken <= 1'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
      prev_entry_br_mask <= 8'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
      prev_entry_cfi_is_call <= 1'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
      prev_entry_cfi_is_ret <= 1'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
      prev_pc <= 40'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:42, :157:27]
      first_empty <= 1'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:214:28]
      bpd_update_mispredict <= 1'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:226:38]
      bpd_update_repair <= 1'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:227:34]
    end
    else begin
      if (do_commit_update)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:274:50]
        bpd_ptr <= _bpd_ptr_T;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, generators/boom/src/main/scala/util/util.scala:203:14]
      if (io_deq_valid)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
        deq_ptr <= io_deq_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:134:27]
      if (io_redirect_valid)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
        enq_ptr <= io_redirect_bits + 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, generators/boom/src/main/scala/util/util.scala:203:14]
      else if (ghist_1_MPORT_1_en)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
        enq_ptr <= _enq_ptr_T;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, generators/boom/src/main/scala/util/util.scala:203:14]
      if (io_redirect_valid | ~REG_3) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:{23,44}]
        if (ghist_1_MPORT_1_en) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
          if (io_enq_bits_ghist_current_saw_branch_not_taken)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
            prev_ghist_old_history <= io_enq_bits_ghist_old_history;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
          else if (new_ghist_ignore_second_bank)	// @[generators/boom/src/main/scala/ifu/frontend.scala:106:46]
            prev_ghist_old_history <= _new_ghist_new_history_old_history_T_4;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/ifu/frontend.scala:68:12]
          else	// @[generators/boom/src/main/scala/ifu/frontend.scala:106:46]
            prev_ghist_old_history <= _new_ghist_new_history_old_history_T_25;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/ifu/frontend.scala:115:39]
          prev_ghist_current_saw_branch_not_taken <= io_enq_bits_ghist_current_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
          prev_ghist_new_saw_branch_not_taken <= ghist_1_MPORT_1_data_new_saw_branch_not_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, :178:24]
          prev_ghist_new_saw_branch_taken <= ghist_1_MPORT_1_data_new_saw_branch_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, :178:24]
          if (io_enq_bits_ghist_current_saw_branch_not_taken)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
            prev_ghist_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
          else if (_new_ghist_new_history_ras_idx_T)	// @[generators/boom/src/main/scala/ifu/frontend.scala:124:42]
            prev_ghist_ras_idx <= _new_ghist_new_history_ras_idx_T_1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/util/util.scala:203:14]
          else if (_new_ghist_new_history_ras_idx_T_4)	// @[generators/boom/src/main/scala/ifu/frontend.scala:125:42]
            prev_ghist_ras_idx <= _new_ghist_new_history_ras_idx_T_5;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, generators/boom/src/main/scala/util/util.scala:220:14]
          prev_entry_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
          prev_entry_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
          prev_entry_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
          prev_entry_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :175:52]
          prev_entry_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
          prev_entry_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
          prev_pc <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:157:27]
        end
      end
      else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
        prev_ghist_old_history <= _ghist_0_R0_data[63:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43, :155:27]
        prev_ghist_current_saw_branch_not_taken <= _ghist_0_R0_data[64];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43, :155:27]
        prev_ghist_new_saw_branch_not_taken <= _ghist_0_R0_data[65];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43, :155:27]
        prev_ghist_new_saw_branch_taken <= _ghist_0_R0_data[66];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43, :155:27]
        prev_ghist_ras_idx <= _ghist_0_R0_data[71:67];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43, :155:27]
        prev_entry_cfi_idx_valid <= prev_entry_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :333:26]
        prev_entry_cfi_idx_bits <= prev_entry_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :333:26]
        prev_entry_cfi_taken <= prev_entry_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :333:26]
        prev_entry_br_mask <= prev_entry_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :333:26]
        prev_entry_cfi_is_call <= prev_entry_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :333:26]
        prev_entry_cfi_is_ret <= prev_entry_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27, :333:26]
        prev_pc <= bpd_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:157:27, :242:26]
      end
      first_empty <= ~REG_2 & first_empty;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:214:28, :278:{16,80}, :301:17]
      bpd_update_mispredict <= ~io_redirect_valid & REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:226:38, :245:28, :246:27, :248:{23,52}]
      bpd_update_repair <= ~io_redirect_valid & (REG ? bpd_update_repair : bpd_update_mispredict | (_GEN_57 | ~(bpd_update_repair & (_bpd_repair_idx_T_6 == bpd_end_idx | bpd_pc == bpd_repair_pc))) & bpd_update_repair);	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:226:38, :227:34, :229:24, :230:26, :242:26, :245:28, :246:27, :247:27, :248:{23,52}, :252:39, :254:27, :256:{34,69}, :259:35, :261:{48,64}, :262:{14,34}, :263:25, generators/boom/src/main/scala/util/util.scala:203:14]
    end
    if (_GEN_18)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_0 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_19)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_1 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_20)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_2 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_21)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_3 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_22)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_4 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_23)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_5 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_24)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_6 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_25)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_7 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_26)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_8 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_27)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_9 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_28)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_10 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_29)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_11 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_30)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_12 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_31)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_13 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_32)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_14 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_33)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_15 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_34)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_16 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_35)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_17 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_36)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_18 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_37)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_19 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_38)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_20 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_39)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_21 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_40)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_22 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_41)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_23 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_42)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_24 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_43)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_25 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_44)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_26 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_45)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_27 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_46)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_28 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_47)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_29 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_48)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_30 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (_GEN_49)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
      pcs_31 <= io_enq_bits_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h0)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :158:17, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_18) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_0_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_0_cfi_mispredicted <= ~_GEN_18 & ram_0_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_18) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_0_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_0_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_0_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_0_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :158:17, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_19) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_1_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_1_cfi_mispredicted <= ~_GEN_19 & ram_1_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_19) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_1_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_1_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_1_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_1_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h2)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_20) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_2_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_2_cfi_mispredicted <= ~_GEN_20 & ram_2_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_20) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_2_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_2_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_2_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_2_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h3)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_21) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_3_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_3_cfi_mispredicted <= ~_GEN_21 & ram_3_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_21) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_3_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_3_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_3_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_3_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h4)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_22) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_4_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_4_cfi_mispredicted <= ~_GEN_22 & ram_4_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_22) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_4_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_4_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_4_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_4_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h5)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_23) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_5_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_5_cfi_mispredicted <= ~_GEN_23 & ram_5_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_23) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_5_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_5_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_5_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_5_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h6)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_24) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_6_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_6_cfi_mispredicted <= ~_GEN_24 & ram_6_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_24) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_6_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_6_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_6_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_6_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h7)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_25) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_7_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_7_cfi_mispredicted <= ~_GEN_25 & ram_7_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_25) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_7_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_7_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_7_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_7_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h8)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_26) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_8_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_8_cfi_mispredicted <= ~_GEN_26 & ram_8_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_26) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_8_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_8_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_8_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_8_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h9)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_27) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_9_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_9_cfi_mispredicted <= ~_GEN_27 & ram_9_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_27) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_9_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_9_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_9_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_9_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hA)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_28) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_10_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_10_cfi_mispredicted <= ~_GEN_28 & ram_10_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_28) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_10_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_10_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_10_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_10_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hB)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_29) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_11_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_11_cfi_mispredicted <= ~_GEN_29 & ram_11_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_29) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_11_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_11_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_11_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_11_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hC)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_30) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_12_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_12_cfi_mispredicted <= ~_GEN_30 & ram_12_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_30) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_12_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_12_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_12_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_12_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hD)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_31) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_13_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_13_cfi_mispredicted <= ~_GEN_31 & ram_13_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_31) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_13_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_13_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_13_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_13_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hE)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_32) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_14_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_14_cfi_mispredicted <= ~_GEN_32 & ram_14_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_32) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_14_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_14_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_14_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_14_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'hF)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_33) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_15_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_15_cfi_mispredicted <= ~_GEN_33 & ram_15_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_33) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_15_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_15_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_15_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_15_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h10)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_34) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_16_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_16_cfi_mispredicted <= ~_GEN_34 & ram_16_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_34) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_16_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_16_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_16_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_16_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h11)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_35) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_17_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_17_cfi_mispredicted <= ~_GEN_35 & ram_17_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_35) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_17_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_17_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_17_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_17_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h12)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_36) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_18_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_18_cfi_mispredicted <= ~_GEN_36 & ram_18_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_36) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_18_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_18_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_18_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_18_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h13)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_37) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_19_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_19_cfi_mispredicted <= ~_GEN_37 & ram_19_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_37) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_19_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_19_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_19_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_19_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h14)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_38) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_20_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_20_cfi_mispredicted <= ~_GEN_38 & ram_20_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_38) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_20_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_20_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_20_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_20_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h15)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_39) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_21_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_21_cfi_mispredicted <= ~_GEN_39 & ram_21_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_39) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_21_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_21_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_21_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_21_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h16)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_40) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_22_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_22_cfi_mispredicted <= ~_GEN_40 & ram_22_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_40) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_22_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_22_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_22_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_22_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h17)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_41) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_23_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_23_cfi_mispredicted <= ~_GEN_41 & ram_23_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_41) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_23_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_23_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_23_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_23_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h18)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_42) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_24_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_24_cfi_mispredicted <= ~_GEN_42 & ram_24_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_42) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_24_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_24_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_24_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_24_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h19)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_43) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_25_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_25_cfi_mispredicted <= ~_GEN_43 & ram_25_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_43) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_25_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_25_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_25_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_25_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1A)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_44) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_26_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_26_cfi_mispredicted <= ~_GEN_44 & ram_26_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_44) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_26_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_26_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_26_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_26_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1B)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_45) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_27_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_27_cfi_mispredicted <= ~_GEN_45 & ram_27_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_45) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_27_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_27_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_27_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_27_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1C)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_46) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_28_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_28_cfi_mispredicted <= ~_GEN_46 & ram_28_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_46) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_28_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_28_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_28_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_28_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1D)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_47) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_29_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_29_cfi_mispredicted <= ~_GEN_47 & ram_29_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_47) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_29_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_29_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_29_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_29_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & REG_4 == 5'h1E)) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :160:28, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_48) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_30_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_30_cfi_mispredicted <= ~_GEN_48 & ram_30_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_48) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_30_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_30_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_30_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_30_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    if (io_redirect_valid | ~(REG_3 & (&REG_4))) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:{23,44}, :337:{16,36}]
      if (_GEN_49) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_31_cfi_idx_valid <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_idx_bits <= io_enq_bits_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_taken <= io_enq_bits_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
      end
      ram_31_cfi_mispredicted <= ~_GEN_49 & ram_31_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21, :158:17, :160:28, :195:18]
      if (_GEN_49) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :158:17, :160:28]
        ram_31_cfi_type <= io_enq_bits_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_br_mask <= new_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :175:52]
        ram_31_cfi_is_call <= io_enq_bits_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_is_ret <= io_enq_bits_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_ras_top <= io_enq_bits_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_ras_idx <= io_enq_bits_ghist_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_start_bank <= io_enq_bits_pc[3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, generators/boom/src/main/scala/ifu/frontend.scala:151:47]
      end
    end
    else begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:158:17, :314:28, :332:44]
      ram_31_cfi_idx_valid <= ram_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_idx_bits <= ram_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_taken <= ram_REG_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_mispredicted <= ram_REG_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_type <= ram_REG_cfi_type;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_br_mask <= ram_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_is_call <= ram_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_cfi_is_ret <= ram_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_ras_top <= ram_REG_ras_top;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_ras_idx <= ram_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
      ram_31_start_bank <= ram_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :337:46]
    end
    io_ras_update_REG <= io_redirect_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:222:31]
    io_ras_update_pc_REG <= io_redirect_valid ? _GEN_60[io_redirect_bits] : 40'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:42, :220:31, :223:31, :312:36, :314:28, :329:20]
    io_ras_update_idx_REG <= io_redirect_valid ? _GEN_61[io_redirect_bits] : 5'h0;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :221:32, :224:31, :312:36, :314:28, :330:20]
    if (io_redirect_valid) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:105:14]
    end
    else if (REG)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:248:23]
      bpd_repair_idx <= bpd_repair_idx_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:228:27, :250:37]
    else if (bpd_update_mispredict)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:226:38]
      bpd_repair_idx <= bpd_repair_idx + 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :228:27, generators/boom/src/main/scala/util/util.scala:203:14]
    else if (_GEN_57)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:256:34]
      bpd_repair_idx <= bpd_repair_idx + 5'h1;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :228:27, generators/boom/src/main/scala/util/util.scala:203:14]
    else if (bpd_update_repair)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:227:34]
      bpd_repair_idx <= _bpd_repair_idx_T_6;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:228:27, generators/boom/src/main/scala/util/util.scala:203:14]
    if (io_redirect_valid | ~REG) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:229:24, :245:28, :248:{23,52}]
    end
    else	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:229:24, :245:28, :248:52]
      bpd_end_idx <= bpd_end_idx_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:229:24, :251:37]
    if (io_redirect_valid | REG | bpd_update_mispredict | ~_GEN_57) begin	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:226:38, :230:26, :245:28, :248:{23,52}, :252:39, :256:{34,69}]
    end
    else	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:230:26, :245:28, :248:52, :252:39, :256:69]
      bpd_repair_pc <= bpd_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:230:26, :242:26]
    bpd_entry_cfi_idx_valid <= _GEN_50[_bpd_meta_T_1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_cfi_idx_bits <= _GEN_51[_bpd_meta_T_1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_cfi_taken <= _GEN_52[_bpd_meta_T_1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_cfi_mispredicted <= _GEN_53[_bpd_meta_T_1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_cfi_type <= _GEN_54[_bpd_meta_T_1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:232:20, :234:26]
    bpd_entry_br_mask <= _GEN_55[_bpd_meta_T_1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:232:20, :234:26]
    bpd_pc <= _GEN_56[_bpd_meta_T_1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:232:20, :242:26]
    bpd_target <= _GEN_56[_bpd_meta_T_1 + 5'h1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :232:20, :242:26, :243:27, generators/boom/src/main/scala/util/util.scala:203:14]
    REG <= io_brupdate_b2_mispredict;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:248:23]
    bpd_repair_idx_REG <= io_brupdate_b2_uop_ftq_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:250:37]
    bpd_end_idx_REG <= enq_ptr;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :251:37]
    REG_1 <= bpd_update_mispredict;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:226:38, :256:44]
    do_commit_update_REG <= io_redirect_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:274:61]
    REG_2 <= do_commit_update | bpd_update_repair | bpd_update_mispredict;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:226:38, :227:34, :274:50, :278:{16,54}]
    io_bpdupdate_valid_REG <= bpd_update_repair;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:227:34, :284:37]
    io_bpdupdate_bits_is_mispredict_update_REG <= bpd_update_mispredict;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:226:38, :285:54]
    io_bpdupdate_bits_is_repair_update_REG <= bpd_update_repair;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:227:34, :286:54]
    io_enq_ready_REG <= ~(enq_ptr + 5'h2 == bpd_ptr | _enq_ptr_T == bpd_ptr) | do_commit_update;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :135:27, :137:{68,81}, :138:46, :160:28, :274:50, :308:{26,27,33}, generators/boom/src/main/scala/util/util.scala:203:14]
    REG_3 <= io_redirect_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:332:23]
    prev_entry_REG_cfi_idx_valid <= redirect_new_entry_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :320:43, :333:26]
    prev_entry_REG_cfi_idx_bits <= redirect_new_entry_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :321:43, :333:26]
    prev_entry_REG_cfi_taken <= redirect_new_entry_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :323:43, :333:26]
    prev_entry_REG_br_mask <= _GEN_55[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :312:36, :333:26]
    prev_entry_REG_cfi_is_call <= redirect_new_entry_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :324:43, :333:26]
    prev_entry_REG_cfi_is_ret <= redirect_new_entry_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :325:43, :333:26]
    REG_4 <= io_redirect_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:16]
    ram_REG_cfi_idx_valid <= redirect_new_entry_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :320:43, :337:46]
    ram_REG_cfi_idx_bits <= redirect_new_entry_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :321:43, :337:46]
    ram_REG_cfi_taken <= redirect_new_entry_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :323:43, :337:46]
    ram_REG_cfi_mispredicted <= _GEN_63 | _GEN_53[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :312:36, :314:28, :317:38, :320:43, :322:43, :337:46]
    ram_REG_cfi_type <= _GEN_54[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :312:36, :337:46]
    ram_REG_br_mask <= _GEN_55[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :312:36, :337:46]
    ram_REG_cfi_is_call <= redirect_new_entry_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :324:43, :337:46]
    ram_REG_cfi_is_ret <= redirect_new_entry_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :314:28, :317:38, :325:43, :337:46]
    ram_REG_ras_top <= _GEN_60[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :337:46]
    ram_REG_ras_idx <= _GEN_61[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :337:46]
    ram_REG_start_bank <= _GEN_62[io_redirect_bits];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :337:46]
    io_get_ftq_pc_0_entry_REG_cfi_idx_valid <= _GEN_50[io_get_ftq_pc_0_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :351:42]
    io_get_ftq_pc_0_entry_REG_cfi_idx_bits <= _GEN_51[io_get_ftq_pc_0_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :351:42]
    io_get_ftq_pc_0_entry_REG_ras_idx <= _GEN_61[io_get_ftq_pc_0_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_0_entry_REG_start_bank <= _GEN_62[io_get_ftq_pc_0_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_0_pc_REG <= _GEN_56[io_get_ftq_pc_0_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:242:26, :356:42]
    io_get_ftq_pc_0_next_pc_REG <= next_is_enq ? io_enq_bits_pc : _GEN_56[_next_idx_T];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:242:26, :347:46, :348:22, :357:42, generators/boom/src/main/scala/util/util.scala:203:14]
    io_get_ftq_pc_0_next_val_REG <= _next_idx_T != enq_ptr | next_is_enq;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27, :347:46, :358:{42,52,64}, generators/boom/src/main/scala/util/util.scala:203:14]
    io_get_ftq_pc_0_com_pc_REG <= _GEN_56[io_deq_valid ? io_deq_bits : deq_ptr];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:134:27, :242:26, :359:{42,50}]
    io_get_ftq_pc_1_entry_REG_cfi_idx_bits <= _GEN_51[io_get_ftq_pc_1_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :351:42]
    io_get_ftq_pc_1_entry_REG_br_mask <= _GEN_55[io_get_ftq_pc_1_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :351:42]
    io_get_ftq_pc_1_entry_REG_cfi_is_call <= _GEN_58[io_get_ftq_pc_1_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_1_entry_REG_cfi_is_ret <= _GEN_59[io_get_ftq_pc_1_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_1_entry_REG_start_bank <= _GEN_62[io_get_ftq_pc_1_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:312:36, :351:42]
    io_get_ftq_pc_1_pc_REG <= _GEN_56[io_get_ftq_pc_1_ftq_idx];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:242:26, :356:42]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:133];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'h86; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        bpd_ptr = _RANDOM[8'h0][4:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27]
        deq_ptr = _RANDOM[8'h0][9:5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :134:27]
        enq_ptr = _RANDOM[8'h0][14:10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :135:27]
        pcs_0 = {_RANDOM[8'h0][31:15], _RANDOM[8'h1][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:133:27, :141:21]
        pcs_1 = {_RANDOM[8'h1][31:23], _RANDOM[8'h2][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_2 = {_RANDOM[8'h2][31], _RANDOM[8'h3], _RANDOM[8'h4][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_3 = {_RANDOM[8'h4][31:7], _RANDOM[8'h5][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_4 = {_RANDOM[8'h5][31:15], _RANDOM[8'h6][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_5 = {_RANDOM[8'h6][31:23], _RANDOM[8'h7][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_6 = {_RANDOM[8'h7][31], _RANDOM[8'h8], _RANDOM[8'h9][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_7 = {_RANDOM[8'h9][31:7], _RANDOM[8'hA][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_8 = {_RANDOM[8'hA][31:15], _RANDOM[8'hB][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_9 = {_RANDOM[8'hB][31:23], _RANDOM[8'hC][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_10 = {_RANDOM[8'hC][31], _RANDOM[8'hD], _RANDOM[8'hE][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_11 = {_RANDOM[8'hE][31:7], _RANDOM[8'hF][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_12 = {_RANDOM[8'hF][31:15], _RANDOM[8'h10][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_13 = {_RANDOM[8'h10][31:23], _RANDOM[8'h11][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_14 = {_RANDOM[8'h11][31], _RANDOM[8'h12], _RANDOM[8'h13][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_15 = {_RANDOM[8'h13][31:7], _RANDOM[8'h14][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_16 = {_RANDOM[8'h14][31:15], _RANDOM[8'h15][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_17 = {_RANDOM[8'h15][31:23], _RANDOM[8'h16][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_18 = {_RANDOM[8'h16][31], _RANDOM[8'h17], _RANDOM[8'h18][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_19 = {_RANDOM[8'h18][31:7], _RANDOM[8'h19][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_20 = {_RANDOM[8'h19][31:15], _RANDOM[8'h1A][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_21 = {_RANDOM[8'h1A][31:23], _RANDOM[8'h1B][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_22 = {_RANDOM[8'h1B][31], _RANDOM[8'h1C], _RANDOM[8'h1D][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_23 = {_RANDOM[8'h1D][31:7], _RANDOM[8'h1E][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_24 = {_RANDOM[8'h1E][31:15], _RANDOM[8'h1F][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_25 = {_RANDOM[8'h1F][31:23], _RANDOM[8'h20][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_26 = {_RANDOM[8'h20][31], _RANDOM[8'h21], _RANDOM[8'h22][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_27 = {_RANDOM[8'h22][31:7], _RANDOM[8'h23][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_28 = {_RANDOM[8'h23][31:15], _RANDOM[8'h24][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_29 = {_RANDOM[8'h24][31:23], _RANDOM[8'h25][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_30 = {_RANDOM[8'h25][31], _RANDOM[8'h26], _RANDOM[8'h27][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        pcs_31 = {_RANDOM[8'h27][31:7], _RANDOM[8'h28][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21]
        ram_0_cfi_idx_valid = _RANDOM[8'h28][15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_idx_bits = _RANDOM[8'h28][18:16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_taken = _RANDOM[8'h28][19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_mispredicted = _RANDOM[8'h28][20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_type = _RANDOM[8'h28][23:21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21]
        ram_0_br_mask = _RANDOM[8'h28][31:24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:141:21, :143:21]
        ram_0_cfi_is_call = _RANDOM[8'h29][0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_cfi_is_ret = _RANDOM[8'h29][1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_ras_top = {_RANDOM[8'h29][31:3], _RANDOM[8'h2A][10:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_ras_idx = _RANDOM[8'h2A][15:11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_0_start_bank = _RANDOM[8'h2A][16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_idx_valid = _RANDOM[8'h2A][17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_idx_bits = _RANDOM[8'h2A][20:18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_taken = _RANDOM[8'h2A][21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_mispredicted = _RANDOM[8'h2A][22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_type = _RANDOM[8'h2A][25:23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_br_mask = {_RANDOM[8'h2A][31:26], _RANDOM[8'h2B][1:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_is_call = _RANDOM[8'h2B][2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_cfi_is_ret = _RANDOM[8'h2B][3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_ras_top = {_RANDOM[8'h2B][31:5], _RANDOM[8'h2C][12:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_ras_idx = _RANDOM[8'h2C][17:13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_1_start_bank = _RANDOM[8'h2C][18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_idx_valid = _RANDOM[8'h2C][19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_idx_bits = _RANDOM[8'h2C][22:20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_taken = _RANDOM[8'h2C][23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_mispredicted = _RANDOM[8'h2C][24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_type = _RANDOM[8'h2C][27:25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_br_mask = {_RANDOM[8'h2C][31:28], _RANDOM[8'h2D][3:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_is_call = _RANDOM[8'h2D][4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_cfi_is_ret = _RANDOM[8'h2D][5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_ras_top = {_RANDOM[8'h2D][31:7], _RANDOM[8'h2E][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_ras_idx = _RANDOM[8'h2E][19:15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_2_start_bank = _RANDOM[8'h2E][20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_idx_valid = _RANDOM[8'h2E][21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_idx_bits = _RANDOM[8'h2E][24:22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_taken = _RANDOM[8'h2E][25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_mispredicted = _RANDOM[8'h2E][26];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_type = _RANDOM[8'h2E][29:27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_br_mask = {_RANDOM[8'h2E][31:30], _RANDOM[8'h2F][5:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_is_call = _RANDOM[8'h2F][6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_cfi_is_ret = _RANDOM[8'h2F][7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_ras_top = {_RANDOM[8'h2F][31:9], _RANDOM[8'h30][16:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_ras_idx = _RANDOM[8'h30][21:17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_3_start_bank = _RANDOM[8'h30][22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_idx_valid = _RANDOM[8'h30][23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_idx_bits = _RANDOM[8'h30][26:24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_taken = _RANDOM[8'h30][27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_mispredicted = _RANDOM[8'h30][28];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_type = _RANDOM[8'h30][31:29];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_br_mask = _RANDOM[8'h31][7:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_is_call = _RANDOM[8'h31][8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_cfi_is_ret = _RANDOM[8'h31][9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_ras_top = {_RANDOM[8'h31][31:11], _RANDOM[8'h32][18:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_ras_idx = _RANDOM[8'h32][23:19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_4_start_bank = _RANDOM[8'h32][24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_idx_valid = _RANDOM[8'h32][25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_idx_bits = _RANDOM[8'h32][28:26];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_taken = _RANDOM[8'h32][29];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_mispredicted = _RANDOM[8'h32][30];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_type = {_RANDOM[8'h32][31], _RANDOM[8'h33][1:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_br_mask = _RANDOM[8'h33][9:2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_is_call = _RANDOM[8'h33][10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_cfi_is_ret = _RANDOM[8'h33][11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_ras_top = {_RANDOM[8'h33][31:13], _RANDOM[8'h34][20:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_ras_idx = _RANDOM[8'h34][25:21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_5_start_bank = _RANDOM[8'h34][26];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_idx_valid = _RANDOM[8'h34][27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_idx_bits = _RANDOM[8'h34][30:28];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_taken = _RANDOM[8'h34][31];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_mispredicted = _RANDOM[8'h35][0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_type = _RANDOM[8'h35][3:1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_br_mask = _RANDOM[8'h35][11:4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_is_call = _RANDOM[8'h35][12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_cfi_is_ret = _RANDOM[8'h35][13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_ras_top = {_RANDOM[8'h35][31:15], _RANDOM[8'h36][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_ras_idx = _RANDOM[8'h36][27:23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_6_start_bank = _RANDOM[8'h36][28];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_idx_valid = _RANDOM[8'h36][29];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_idx_bits = {_RANDOM[8'h36][31:30], _RANDOM[8'h37][0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_taken = _RANDOM[8'h37][1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_mispredicted = _RANDOM[8'h37][2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_type = _RANDOM[8'h37][5:3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_br_mask = _RANDOM[8'h37][13:6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_is_call = _RANDOM[8'h37][14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_cfi_is_ret = _RANDOM[8'h37][15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_ras_top = {_RANDOM[8'h37][31:17], _RANDOM[8'h38][24:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_ras_idx = _RANDOM[8'h38][29:25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_7_start_bank = _RANDOM[8'h38][30];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_idx_valid = _RANDOM[8'h38][31];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_idx_bits = _RANDOM[8'h39][2:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_taken = _RANDOM[8'h39][3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_mispredicted = _RANDOM[8'h39][4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_type = _RANDOM[8'h39][7:5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_br_mask = _RANDOM[8'h39][15:8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_is_call = _RANDOM[8'h39][16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_cfi_is_ret = _RANDOM[8'h39][17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_ras_top = {_RANDOM[8'h39][31:19], _RANDOM[8'h3A][26:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_ras_idx = _RANDOM[8'h3A][31:27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_8_start_bank = _RANDOM[8'h3B][0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_idx_valid = _RANDOM[8'h3B][1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_idx_bits = _RANDOM[8'h3B][4:2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_taken = _RANDOM[8'h3B][5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_mispredicted = _RANDOM[8'h3B][6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_type = _RANDOM[8'h3B][9:7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_br_mask = _RANDOM[8'h3B][17:10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_is_call = _RANDOM[8'h3B][18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_cfi_is_ret = _RANDOM[8'h3B][19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_ras_top = {_RANDOM[8'h3B][31:21], _RANDOM[8'h3C][28:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_ras_idx = {_RANDOM[8'h3C][31:29], _RANDOM[8'h3D][1:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_9_start_bank = _RANDOM[8'h3D][2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_idx_valid = _RANDOM[8'h3D][3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_idx_bits = _RANDOM[8'h3D][6:4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_taken = _RANDOM[8'h3D][7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_mispredicted = _RANDOM[8'h3D][8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_type = _RANDOM[8'h3D][11:9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_br_mask = _RANDOM[8'h3D][19:12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_is_call = _RANDOM[8'h3D][20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_cfi_is_ret = _RANDOM[8'h3D][21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_ras_top = {_RANDOM[8'h3D][31:23], _RANDOM[8'h3E][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_ras_idx = {_RANDOM[8'h3E][31], _RANDOM[8'h3F][3:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_10_start_bank = _RANDOM[8'h3F][4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_idx_valid = _RANDOM[8'h3F][5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_idx_bits = _RANDOM[8'h3F][8:6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_taken = _RANDOM[8'h3F][9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_mispredicted = _RANDOM[8'h3F][10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_type = _RANDOM[8'h3F][13:11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_br_mask = _RANDOM[8'h3F][21:14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_is_call = _RANDOM[8'h3F][22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_cfi_is_ret = _RANDOM[8'h3F][23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_ras_top = {_RANDOM[8'h3F][31:25], _RANDOM[8'h40], _RANDOM[8'h41][0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_ras_idx = _RANDOM[8'h41][5:1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_11_start_bank = _RANDOM[8'h41][6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_idx_valid = _RANDOM[8'h41][7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_idx_bits = _RANDOM[8'h41][10:8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_taken = _RANDOM[8'h41][11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_mispredicted = _RANDOM[8'h41][12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_type = _RANDOM[8'h41][15:13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_br_mask = _RANDOM[8'h41][23:16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_is_call = _RANDOM[8'h41][24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_cfi_is_ret = _RANDOM[8'h41][25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_ras_top = {_RANDOM[8'h41][31:27], _RANDOM[8'h42], _RANDOM[8'h43][2:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_ras_idx = _RANDOM[8'h43][7:3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_12_start_bank = _RANDOM[8'h43][8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_idx_valid = _RANDOM[8'h43][9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_idx_bits = _RANDOM[8'h43][12:10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_taken = _RANDOM[8'h43][13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_mispredicted = _RANDOM[8'h43][14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_type = _RANDOM[8'h43][17:15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_br_mask = _RANDOM[8'h43][25:18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_is_call = _RANDOM[8'h43][26];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_cfi_is_ret = _RANDOM[8'h43][27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_ras_top = {_RANDOM[8'h43][31:29], _RANDOM[8'h44], _RANDOM[8'h45][4:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_ras_idx = _RANDOM[8'h45][9:5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_13_start_bank = _RANDOM[8'h45][10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_idx_valid = _RANDOM[8'h45][11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_idx_bits = _RANDOM[8'h45][14:12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_taken = _RANDOM[8'h45][15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_mispredicted = _RANDOM[8'h45][16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_type = _RANDOM[8'h45][19:17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_br_mask = _RANDOM[8'h45][27:20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_is_call = _RANDOM[8'h45][28];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_cfi_is_ret = _RANDOM[8'h45][29];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_ras_top = {_RANDOM[8'h45][31], _RANDOM[8'h46], _RANDOM[8'h47][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_ras_idx = _RANDOM[8'h47][11:7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_14_start_bank = _RANDOM[8'h47][12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_idx_valid = _RANDOM[8'h47][13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_idx_bits = _RANDOM[8'h47][16:14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_taken = _RANDOM[8'h47][17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_mispredicted = _RANDOM[8'h47][18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_type = _RANDOM[8'h47][21:19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_br_mask = _RANDOM[8'h47][29:22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_is_call = _RANDOM[8'h47][30];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_cfi_is_ret = _RANDOM[8'h47][31];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_ras_top = {_RANDOM[8'h48][31:1], _RANDOM[8'h49][8:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_ras_idx = _RANDOM[8'h49][13:9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_15_start_bank = _RANDOM[8'h49][14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_idx_valid = _RANDOM[8'h49][15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_idx_bits = _RANDOM[8'h49][18:16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_taken = _RANDOM[8'h49][19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_mispredicted = _RANDOM[8'h49][20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_type = _RANDOM[8'h49][23:21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_br_mask = _RANDOM[8'h49][31:24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_is_call = _RANDOM[8'h4A][0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_cfi_is_ret = _RANDOM[8'h4A][1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_ras_top = {_RANDOM[8'h4A][31:3], _RANDOM[8'h4B][10:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_ras_idx = _RANDOM[8'h4B][15:11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_16_start_bank = _RANDOM[8'h4B][16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_idx_valid = _RANDOM[8'h4B][17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_idx_bits = _RANDOM[8'h4B][20:18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_taken = _RANDOM[8'h4B][21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_mispredicted = _RANDOM[8'h4B][22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_type = _RANDOM[8'h4B][25:23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_br_mask = {_RANDOM[8'h4B][31:26], _RANDOM[8'h4C][1:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_is_call = _RANDOM[8'h4C][2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_cfi_is_ret = _RANDOM[8'h4C][3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_ras_top = {_RANDOM[8'h4C][31:5], _RANDOM[8'h4D][12:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_ras_idx = _RANDOM[8'h4D][17:13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_17_start_bank = _RANDOM[8'h4D][18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_idx_valid = _RANDOM[8'h4D][19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_idx_bits = _RANDOM[8'h4D][22:20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_taken = _RANDOM[8'h4D][23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_mispredicted = _RANDOM[8'h4D][24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_type = _RANDOM[8'h4D][27:25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_br_mask = {_RANDOM[8'h4D][31:28], _RANDOM[8'h4E][3:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_is_call = _RANDOM[8'h4E][4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_cfi_is_ret = _RANDOM[8'h4E][5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_ras_top = {_RANDOM[8'h4E][31:7], _RANDOM[8'h4F][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_ras_idx = _RANDOM[8'h4F][19:15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_18_start_bank = _RANDOM[8'h4F][20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_idx_valid = _RANDOM[8'h4F][21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_idx_bits = _RANDOM[8'h4F][24:22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_taken = _RANDOM[8'h4F][25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_mispredicted = _RANDOM[8'h4F][26];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_type = _RANDOM[8'h4F][29:27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_br_mask = {_RANDOM[8'h4F][31:30], _RANDOM[8'h50][5:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_is_call = _RANDOM[8'h50][6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_cfi_is_ret = _RANDOM[8'h50][7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_ras_top = {_RANDOM[8'h50][31:9], _RANDOM[8'h51][16:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_ras_idx = _RANDOM[8'h51][21:17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_19_start_bank = _RANDOM[8'h51][22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_idx_valid = _RANDOM[8'h51][23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_idx_bits = _RANDOM[8'h51][26:24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_taken = _RANDOM[8'h51][27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_mispredicted = _RANDOM[8'h51][28];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_type = _RANDOM[8'h51][31:29];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_br_mask = _RANDOM[8'h52][7:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_is_call = _RANDOM[8'h52][8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_cfi_is_ret = _RANDOM[8'h52][9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_ras_top = {_RANDOM[8'h52][31:11], _RANDOM[8'h53][18:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_ras_idx = _RANDOM[8'h53][23:19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_20_start_bank = _RANDOM[8'h53][24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_idx_valid = _RANDOM[8'h53][25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_idx_bits = _RANDOM[8'h53][28:26];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_taken = _RANDOM[8'h53][29];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_mispredicted = _RANDOM[8'h53][30];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_type = {_RANDOM[8'h53][31], _RANDOM[8'h54][1:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_br_mask = _RANDOM[8'h54][9:2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_is_call = _RANDOM[8'h54][10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_cfi_is_ret = _RANDOM[8'h54][11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_ras_top = {_RANDOM[8'h54][31:13], _RANDOM[8'h55][20:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_ras_idx = _RANDOM[8'h55][25:21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_21_start_bank = _RANDOM[8'h55][26];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_idx_valid = _RANDOM[8'h55][27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_idx_bits = _RANDOM[8'h55][30:28];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_taken = _RANDOM[8'h55][31];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_mispredicted = _RANDOM[8'h56][0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_type = _RANDOM[8'h56][3:1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_br_mask = _RANDOM[8'h56][11:4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_is_call = _RANDOM[8'h56][12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_cfi_is_ret = _RANDOM[8'h56][13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_ras_top = {_RANDOM[8'h56][31:15], _RANDOM[8'h57][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_ras_idx = _RANDOM[8'h57][27:23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_22_start_bank = _RANDOM[8'h57][28];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_idx_valid = _RANDOM[8'h57][29];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_idx_bits = {_RANDOM[8'h57][31:30], _RANDOM[8'h58][0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_taken = _RANDOM[8'h58][1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_mispredicted = _RANDOM[8'h58][2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_type = _RANDOM[8'h58][5:3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_br_mask = _RANDOM[8'h58][13:6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_is_call = _RANDOM[8'h58][14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_cfi_is_ret = _RANDOM[8'h58][15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_ras_top = {_RANDOM[8'h58][31:17], _RANDOM[8'h59][24:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_ras_idx = _RANDOM[8'h59][29:25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_23_start_bank = _RANDOM[8'h59][30];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_idx_valid = _RANDOM[8'h59][31];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_idx_bits = _RANDOM[8'h5A][2:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_taken = _RANDOM[8'h5A][3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_mispredicted = _RANDOM[8'h5A][4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_type = _RANDOM[8'h5A][7:5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_br_mask = _RANDOM[8'h5A][15:8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_is_call = _RANDOM[8'h5A][16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_cfi_is_ret = _RANDOM[8'h5A][17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_ras_top = {_RANDOM[8'h5A][31:19], _RANDOM[8'h5B][26:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_ras_idx = _RANDOM[8'h5B][31:27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_24_start_bank = _RANDOM[8'h5C][0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_idx_valid = _RANDOM[8'h5C][1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_idx_bits = _RANDOM[8'h5C][4:2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_taken = _RANDOM[8'h5C][5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_mispredicted = _RANDOM[8'h5C][6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_type = _RANDOM[8'h5C][9:7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_br_mask = _RANDOM[8'h5C][17:10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_is_call = _RANDOM[8'h5C][18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_cfi_is_ret = _RANDOM[8'h5C][19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_ras_top = {_RANDOM[8'h5C][31:21], _RANDOM[8'h5D][28:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_ras_idx = {_RANDOM[8'h5D][31:29], _RANDOM[8'h5E][1:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_25_start_bank = _RANDOM[8'h5E][2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_idx_valid = _RANDOM[8'h5E][3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_idx_bits = _RANDOM[8'h5E][6:4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_taken = _RANDOM[8'h5E][7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_mispredicted = _RANDOM[8'h5E][8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_type = _RANDOM[8'h5E][11:9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_br_mask = _RANDOM[8'h5E][19:12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_is_call = _RANDOM[8'h5E][20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_cfi_is_ret = _RANDOM[8'h5E][21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_ras_top = {_RANDOM[8'h5E][31:23], _RANDOM[8'h5F][30:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_ras_idx = {_RANDOM[8'h5F][31], _RANDOM[8'h60][3:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_26_start_bank = _RANDOM[8'h60][4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_idx_valid = _RANDOM[8'h60][5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_idx_bits = _RANDOM[8'h60][8:6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_taken = _RANDOM[8'h60][9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_mispredicted = _RANDOM[8'h60][10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_type = _RANDOM[8'h60][13:11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_br_mask = _RANDOM[8'h60][21:14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_is_call = _RANDOM[8'h60][22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_cfi_is_ret = _RANDOM[8'h60][23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_ras_top = {_RANDOM[8'h60][31:25], _RANDOM[8'h61], _RANDOM[8'h62][0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_ras_idx = _RANDOM[8'h62][5:1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_27_start_bank = _RANDOM[8'h62][6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_idx_valid = _RANDOM[8'h62][7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_idx_bits = _RANDOM[8'h62][10:8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_taken = _RANDOM[8'h62][11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_mispredicted = _RANDOM[8'h62][12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_type = _RANDOM[8'h62][15:13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_br_mask = _RANDOM[8'h62][23:16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_is_call = _RANDOM[8'h62][24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_cfi_is_ret = _RANDOM[8'h62][25];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_ras_top = {_RANDOM[8'h62][31:27], _RANDOM[8'h63], _RANDOM[8'h64][2:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_ras_idx = _RANDOM[8'h64][7:3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_28_start_bank = _RANDOM[8'h64][8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_idx_valid = _RANDOM[8'h64][9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_idx_bits = _RANDOM[8'h64][12:10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_taken = _RANDOM[8'h64][13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_mispredicted = _RANDOM[8'h64][14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_type = _RANDOM[8'h64][17:15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_br_mask = _RANDOM[8'h64][25:18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_is_call = _RANDOM[8'h64][26];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_cfi_is_ret = _RANDOM[8'h64][27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_ras_top = {_RANDOM[8'h64][31:29], _RANDOM[8'h65], _RANDOM[8'h66][4:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_ras_idx = _RANDOM[8'h66][9:5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_29_start_bank = _RANDOM[8'h66][10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_idx_valid = _RANDOM[8'h66][11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_idx_bits = _RANDOM[8'h66][14:12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_taken = _RANDOM[8'h66][15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_mispredicted = _RANDOM[8'h66][16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_type = _RANDOM[8'h66][19:17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_br_mask = _RANDOM[8'h66][27:20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_is_call = _RANDOM[8'h66][28];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_cfi_is_ret = _RANDOM[8'h66][29];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_ras_top = {_RANDOM[8'h66][31], _RANDOM[8'h67], _RANDOM[8'h68][6:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_ras_idx = _RANDOM[8'h68][11:7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_30_start_bank = _RANDOM[8'h68][12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_idx_valid = _RANDOM[8'h68][13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_idx_bits = _RANDOM[8'h68][16:14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_taken = _RANDOM[8'h68][17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_mispredicted = _RANDOM[8'h68][18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_type = _RANDOM[8'h68][21:19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_br_mask = _RANDOM[8'h68][29:22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_is_call = _RANDOM[8'h68][30];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_cfi_is_ret = _RANDOM[8'h68][31];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_ras_top = {_RANDOM[8'h69][31:1], _RANDOM[8'h6A][8:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_ras_idx = _RANDOM[8'h6A][13:9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        ram_31_start_bank = _RANDOM[8'h6A][14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21]
        prev_ghist_old_history = {_RANDOM[8'h6A][31:15], _RANDOM[8'h6B], _RANDOM[8'h6C][14:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:143:21, :155:27]
        prev_ghist_current_saw_branch_not_taken = _RANDOM[8'h6C][15];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
        prev_ghist_new_saw_branch_not_taken = _RANDOM[8'h6C][16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
        prev_ghist_new_saw_branch_taken = _RANDOM[8'h6C][17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
        prev_ghist_ras_idx = _RANDOM[8'h6C][22:18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27]
        prev_entry_cfi_idx_valid = _RANDOM[8'h6C][23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, :156:27]
        prev_entry_cfi_idx_bits = _RANDOM[8'h6C][26:24];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, :156:27]
        prev_entry_cfi_taken = _RANDOM[8'h6C][27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:155:27, :156:27]
        prev_entry_br_mask = _RANDOM[8'h6D][7:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
        prev_entry_cfi_is_call = _RANDOM[8'h6D][8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
        prev_entry_cfi_is_ret = _RANDOM[8'h6D][9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:156:27]
        prev_pc = {_RANDOM[8'h6E][31:25], _RANDOM[8'h6F], _RANDOM[8'h70][0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:157:27]
        first_empty = _RANDOM[8'h70][1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:157:27, :214:28]
        io_ras_update_REG = _RANDOM[8'h70][2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:157:27, :222:31]
        io_ras_update_pc_REG = {_RANDOM[8'h70][31:3], _RANDOM[8'h71][10:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:157:27, :223:31]
        io_ras_update_idx_REG = _RANDOM[8'h71][15:11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:223:31, :224:31]
        bpd_update_mispredict = _RANDOM[8'h71][16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:223:31, :226:38]
        bpd_update_repair = _RANDOM[8'h71][17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:223:31, :227:34]
        bpd_repair_idx = _RANDOM[8'h71][22:18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:223:31, :228:27]
        bpd_end_idx = _RANDOM[8'h71][27:23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:223:31, :229:24]
        bpd_repair_pc = {_RANDOM[8'h71][31:28], _RANDOM[8'h72], _RANDOM[8'h73][3:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:223:31, :230:26]
        bpd_entry_cfi_idx_valid = _RANDOM[8'h73][4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:230:26, :234:26]
        bpd_entry_cfi_idx_bits = _RANDOM[8'h73][7:5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:230:26, :234:26]
        bpd_entry_cfi_taken = _RANDOM[8'h73][8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:230:26, :234:26]
        bpd_entry_cfi_mispredicted = _RANDOM[8'h73][9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:230:26, :234:26]
        bpd_entry_cfi_type = _RANDOM[8'h73][12:10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:230:26, :234:26]
        bpd_entry_br_mask = _RANDOM[8'h73][20:13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:230:26, :234:26]
        bpd_pc = {_RANDOM[8'h75][31:6], _RANDOM[8'h76][13:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:242:26]
        bpd_target = {_RANDOM[8'h76][31:14], _RANDOM[8'h77][21:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:242:26, :243:27]
        REG = _RANDOM[8'h77][22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:243:27, :248:23]
        bpd_repair_idx_REG = _RANDOM[8'h77][27:23];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:243:27, :250:37]
        bpd_end_idx_REG = {_RANDOM[8'h77][31:28], _RANDOM[8'h78][0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:243:27, :251:37]
        REG_1 = _RANDOM[8'h78][1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :256:44]
        do_commit_update_REG = _RANDOM[8'h78][2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :274:61]
        REG_2 = _RANDOM[8'h78][3];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :278:16]
        io_bpdupdate_valid_REG = _RANDOM[8'h78][4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :284:37]
        io_bpdupdate_bits_is_mispredict_update_REG = _RANDOM[8'h78][5];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :285:54]
        io_bpdupdate_bits_is_repair_update_REG = _RANDOM[8'h78][6];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :286:54]
        io_enq_ready_REG = _RANDOM[8'h78][7];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :308:26]
        REG_3 = _RANDOM[8'h78][8];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :332:23]
        prev_entry_REG_cfi_idx_valid = _RANDOM[8'h78][9];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :333:26]
        prev_entry_REG_cfi_idx_bits = _RANDOM[8'h78][12:10];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :333:26]
        prev_entry_REG_cfi_taken = _RANDOM[8'h78][13];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :333:26]
        prev_entry_REG_br_mask = _RANDOM[8'h78][25:18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :333:26]
        prev_entry_REG_cfi_is_call = _RANDOM[8'h78][26];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :333:26]
        prev_entry_REG_cfi_is_ret = _RANDOM[8'h78][27];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:251:37, :333:26]
        REG_4 = _RANDOM[8'h7A][15:11];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:16]
        ram_REG_cfi_idx_valid = _RANDOM[8'h7A][16];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_idx_bits = _RANDOM[8'h7A][19:17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_taken = _RANDOM[8'h7A][20];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_mispredicted = _RANDOM[8'h7A][21];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_type = _RANDOM[8'h7A][24:22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:{16,46}]
        ram_REG_br_mask = {_RANDOM[8'h7A][31:25], _RANDOM[8'h7B][0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:{16,46}]
        ram_REG_cfi_is_call = _RANDOM[8'h7B][1];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
        ram_REG_cfi_is_ret = _RANDOM[8'h7B][2];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
        ram_REG_ras_top = {_RANDOM[8'h7B][31:4], _RANDOM[8'h7C][11:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
        ram_REG_ras_idx = _RANDOM[8'h7C][16:12];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
        ram_REG_start_bank = _RANDOM[8'h7C][17];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46]
        io_get_ftq_pc_0_entry_REG_cfi_idx_valid = _RANDOM[8'h7C][18];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46, :351:42]
        io_get_ftq_pc_0_entry_REG_cfi_idx_bits = _RANDOM[8'h7C][21:19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:337:46, :351:42]
        io_get_ftq_pc_0_entry_REG_ras_idx = _RANDOM[8'h7E][18:14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
        io_get_ftq_pc_0_entry_REG_start_bank = _RANDOM[8'h7E][19];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
        io_get_ftq_pc_0_pc_REG = {_RANDOM[8'h7E][31:20], _RANDOM[8'h7F][27:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42, :356:42]
        io_get_ftq_pc_0_next_pc_REG = {_RANDOM[8'h7F][31:28], _RANDOM[8'h80], _RANDOM[8'h81][3:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:356:42, :357:42]
        io_get_ftq_pc_0_next_val_REG = _RANDOM[8'h81][4];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:357:42, :358:42]
        io_get_ftq_pc_0_com_pc_REG = {_RANDOM[8'h81][31:5], _RANDOM[8'h82][12:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:357:42, :359:42]
        io_get_ftq_pc_1_entry_REG_cfi_idx_bits = _RANDOM[8'h82][16:14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42, :359:42]
        io_get_ftq_pc_1_entry_REG_br_mask = _RANDOM[8'h82][29:22];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42, :359:42]
        io_get_ftq_pc_1_entry_REG_cfi_is_call = _RANDOM[8'h82][30];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42, :359:42]
        io_get_ftq_pc_1_entry_REG_cfi_is_ret = _RANDOM[8'h82][31];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42, :359:42]
        io_get_ftq_pc_1_entry_REG_start_bank = _RANDOM[8'h84][14];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
        io_get_ftq_pc_1_pc_REG = {_RANDOM[8'h84][31:15], _RANDOM[8'h85][22:0]};	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42, :356:42]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  meta meta (	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:142:29]
    .R0_addr (_bpd_meta_T_1),	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:232:20]
    .R0_clk  (clock),
    .R0_data (_meta_R0_data),
    .W0_addr (enq_ptr),	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27]
    .W0_en   (ghist_1_MPORT_1_en),	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_bpd_meta_1, io_enq_bits_bpd_meta_0})	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:142:29]
  );
  ghist_0 ghist_0 (	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
    .R0_addr (_bpd_meta_T_1),	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:232:20]
    .R0_clk  (clock),
    .R0_data (_ghist_0_R0_data),
    .W0_addr (enq_ptr),	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27]
    .W0_en   (ghist_1_MPORT_1_en),	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .W0_clk  (clock),
    .W0_data (_GEN)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  );
  ghist_1 ghist_1 (	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
    .R0_addr (io_get_ftq_pc_1_ftq_idx),
    .R0_clk  (clock),
    .R0_data (_ghist_1_R0_data),
    .W0_addr (enq_ptr),	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27]
    .W0_en   (ghist_1_MPORT_1_en),	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .W0_clk  (clock),
    .W0_data (_GEN)	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  );
  assign io_enq_ready = io_enq_ready_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:308:26]
  assign io_enq_idx = enq_ptr;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:135:27]
  assign io_get_ftq_pc_0_entry_cfi_idx_valid = io_get_ftq_pc_0_entry_REG_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_0_entry_cfi_idx_bits = io_get_ftq_pc_0_entry_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_0_entry_ras_idx = io_get_ftq_pc_0_entry_REG_ras_idx;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_0_entry_start_bank = io_get_ftq_pc_0_entry_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_0_pc = io_get_ftq_pc_0_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:356:42]
  assign io_get_ftq_pc_0_com_pc = io_get_ftq_pc_0_com_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:359:42]
  assign io_get_ftq_pc_0_next_val = io_get_ftq_pc_0_next_val_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:358:42]
  assign io_get_ftq_pc_0_next_pc = io_get_ftq_pc_0_next_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:357:42]
  assign io_get_ftq_pc_1_entry_cfi_idx_bits = io_get_ftq_pc_1_entry_REG_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_entry_br_mask = io_get_ftq_pc_1_entry_REG_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_entry_cfi_is_call = io_get_ftq_pc_1_entry_REG_cfi_is_call;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_entry_cfi_is_ret = io_get_ftq_pc_1_entry_REG_cfi_is_ret;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_entry_start_bank = io_get_ftq_pc_1_entry_REG_start_bank;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:351:42]
  assign io_get_ftq_pc_1_ghist_old_history = _ghist_1_R0_data[63:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_ghist_current_saw_branch_not_taken = _ghist_1_R0_data[64];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_ghist_new_saw_branch_not_taken = _ghist_1_R0_data[65];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_ghist_new_saw_branch_taken = _ghist_1_R0_data[66];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_ghist_ras_idx = _ghist_1_R0_data[71:67];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  assign io_get_ftq_pc_1_pc = io_get_ftq_pc_1_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:356:42]
  assign io_bpdupdate_valid = REG_2 & ~first_empty & (bpd_entry_cfi_idx_valid | (|bpd_entry_br_mask)) & ~(io_bpdupdate_valid_REG & bpd_pc == bpd_repair_pc);	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:206:22, :214:28, :230:26, :234:26, :242:26, :278:{16,80}, :280:31, :282:{24,28}, :283:{53,74}, :284:{28,37,56}]
  assign io_bpdupdate_bits_is_mispredict_update = io_bpdupdate_bits_is_mispredict_update_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:285:54]
  assign io_bpdupdate_bits_is_repair_update = io_bpdupdate_bits_is_repair_update_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:286:54]
  assign io_bpdupdate_bits_pc = bpd_pc;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:242:26]
  assign io_bpdupdate_bits_br_mask = ({8{~bpd_entry_cfi_idx_valid}} | {&bpd_entry_cfi_idx_bits, _GEN_12[6], _GEN_13[5], _GEN_14[4], _GEN_15[3], _GEN_16[2], _GEN_17[1], _GEN_17[0] | (&bpd_entry_cfi_idx_bits)}) & bpd_entry_br_mask;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :289:37, generators/boom/src/main/scala/util/util.scala:373:{29,45}]
  assign io_bpdupdate_bits_cfi_idx_valid = bpd_entry_cfi_idx_valid;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  assign io_bpdupdate_bits_cfi_idx_bits = bpd_entry_cfi_idx_bits;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  assign io_bpdupdate_bits_cfi_taken = bpd_entry_cfi_taken;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  assign io_bpdupdate_bits_cfi_mispredicted = bpd_entry_cfi_mispredicted;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26]
  assign io_bpdupdate_bits_cfi_is_br = _io_bpdupdate_bits_cfi_is_br_T[0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:295:54]
  assign io_bpdupdate_bits_cfi_is_jal = bpd_entry_cfi_type == 3'h2 | bpd_entry_cfi_type == 3'h3;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:234:26, :296:{56,68,90}]
  assign io_bpdupdate_bits_ghist_old_history = _ghist_0_R0_data[63:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  assign io_bpdupdate_bits_ghist_new_saw_branch_not_taken = _ghist_0_R0_data[65];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  assign io_bpdupdate_bits_ghist_new_saw_branch_taken = _ghist_0_R0_data[66];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:144:43]
  assign io_bpdupdate_bits_target = bpd_target;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:243:27]
  assign io_bpdupdate_bits_meta_0 = _meta_R0_data[119:0];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:142:29]
  assign io_bpdupdate_bits_meta_1 = _meta_R0_data[239:120];	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:142:29]
  assign io_ras_update = io_ras_update_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:222:31]
  assign io_ras_update_idx = io_ras_update_idx_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:224:31]
  assign io_ras_update_pc = io_ras_update_pc_REG;	// @[generators/boom/src/main/scala/ifu/fetch-target-queue.scala:223:31]
endmodule

