#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x132761850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1327747b0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x1327aaf70 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x138050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1327b41f0_0 .net "in", 31 0, o0x138050010;  0 drivers
v0x1327bf5b0_0 .var "out", 31 0;
S_0x1327a9d20 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1380500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1327bf670_0 .net "clk", 0 0, o0x1380500d0;  0 drivers
o0x138050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1327bf710_0 .net "data_address", 31 0, o0x138050100;  0 drivers
o0x138050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1327bf7c0_0 .net "data_read", 0 0, o0x138050130;  0 drivers
v0x1327bf870_0 .var "data_readdata", 31 0;
o0x138050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1327bf920_0 .net "data_write", 0 0, o0x138050190;  0 drivers
o0x1380501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1327bfa00_0 .net "data_writedata", 31 0, o0x1380501c0;  0 drivers
S_0x132795a30 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x138050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x1327bfb40_0 .net "clk", 0 0, o0x138050310;  0 drivers
v0x1327bfbf0_0 .var "curr_addr", 31 0;
o0x138050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x1327bfca0_0 .net "enable", 0 0, o0x138050370;  0 drivers
o0x1380503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1327bfd50_0 .net "next_addr", 31 0, o0x1380503a0;  0 drivers
o0x1380503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1327bfe00_0 .net "reset", 0 0, o0x1380503d0;  0 drivers
E_0x1327b4990 .event posedge, v0x1327bfb40_0;
S_0x1327a8fb0 .scope module, "xor_tb" "xor_tb" 7 1;
 .timescale 0 0;
v0x1327cc9d0_0 .net "active", 0 0, L_0x1327d52c0;  1 drivers
v0x1327cca80_0 .var "clk", 0 0;
v0x1327ccb90_0 .var "clk_enable", 0 0;
v0x1327ccc20_0 .net "data_address", 31 0, v0x1327ca9b0_0;  1 drivers
v0x1327cccb0_0 .net "data_read", 0 0, L_0x1327d4900;  1 drivers
v0x1327ccd40_0 .var "data_readdata", 31 0;
v0x1327ccdd0_0 .net "data_write", 0 0, L_0x1327d4390;  1 drivers
v0x1327cce60_0 .net "data_writedata", 31 0, v0x1327c37c0_0;  1 drivers
v0x1327ccf30_0 .net "instr_address", 31 0, L_0x1327d53f0;  1 drivers
v0x1327cd040_0 .var "instr_readdata", 31 0;
v0x1327cd0d0_0 .net "register_v0", 31 0, L_0x1327d2c40;  1 drivers
v0x1327cd1a0_0 .var "reset", 0 0;
S_0x1327bff60 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x1327a8fb0;
 .timescale 0 0;
v0x1327c0130_0 .var "expected", 31 0;
v0x1327c01f0_0 .var "funct", 5 0;
v0x1327c02a0_0 .var "i", 4 0;
v0x1327c0360_0 .var "imm", 15 0;
v0x1327c0410_0 .var "imm_instr", 31 0;
v0x1327c0500_0 .var "opcode", 5 0;
v0x1327c05b0_0 .var "r_instr", 31 0;
v0x1327c0660_0 .var "rd", 4 0;
v0x1327c0710_0 .var "rs", 4 0;
v0x1327c0820_0 .var "rt", 4 0;
v0x1327c08d0_0 .var "shamt", 4 0;
v0x1327c0980_0 .var "test", 31 0;
E_0x13278fee0 .event posedge, v0x1327c3ad0_0;
S_0x1327c0a30 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x1327a8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1327cde00 .functor OR 1, L_0x1327cdab0, L_0x1327cdcc0, C4<0>, C4<0>;
L_0x1327cdef0 .functor BUFZ 1, L_0x1327cd5a0, C4<0>, C4<0>, C4<0>;
L_0x1327ce320 .functor AND 1, L_0x1327cd5a0, L_0x1327ce470, C4<1>, C4<1>;
L_0x1327ce5f0 .functor OR 1, L_0x1327ce320, L_0x1327ce390, C4<0>, C4<0>;
L_0x1327ce720 .functor OR 1, L_0x1327ce5f0, L_0x1327ce1a0, C4<0>, C4<0>;
L_0x1327ce840 .functor OR 1, L_0x1327ce720, L_0x1327cfae0, C4<0>, C4<0>;
L_0x1327ce8f0 .functor OR 1, L_0x1327ce840, L_0x1327cf570, C4<0>, C4<0>;
L_0x1327cf480 .functor AND 1, L_0x1327cef90, L_0x1327cf0b0, C4<1>, C4<1>;
L_0x1327cf570 .functor OR 1, L_0x1327ced30, L_0x1327cf480, C4<0>, C4<0>;
L_0x1327cfae0 .functor AND 1, L_0x1327cf260, L_0x1327cf790, C4<1>, C4<1>;
L_0x1327d0040 .functor OR 1, L_0x1327cf980, L_0x1327cfcb0, C4<0>, C4<0>;
L_0x1327ce0c0 .functor OR 1, L_0x1327d0430, L_0x1327d06e0, C4<0>, C4<0>;
L_0x1327d0a10 .functor AND 1, L_0x1327cff00, L_0x1327ce0c0, C4<1>, C4<1>;
L_0x1327d0c10 .functor OR 1, L_0x1327d08a0, L_0x1327d0d50, C4<0>, C4<0>;
L_0x1327d10a0 .functor OR 1, L_0x1327d0c10, L_0x1327d0f80, C4<0>, C4<0>;
L_0x1327d0b00 .functor AND 1, L_0x1327cd5a0, L_0x1327d10a0, C4<1>, C4<1>;
L_0x1327d0e30 .functor AND 1, L_0x1327cd5a0, L_0x1327d1290, C4<1>, C4<1>;
L_0x1327d1150 .functor AND 1, L_0x1327cd5a0, L_0x1327cf360, C4<1>, C4<1>;
L_0x1327d1d50 .functor AND 1, v0x1327ca890_0, v0x1327cc6d0_0, C4<1>, C4<1>;
L_0x1327d1dc0 .functor AND 1, L_0x1327d1d50, L_0x1327ce8f0, C4<1>, C4<1>;
L_0x1327d1ef0 .functor OR 1, L_0x1327cf570, L_0x1327cfae0, C4<0>, C4<0>;
L_0x1327d2cb0 .functor BUFZ 32, L_0x1327d28a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1327d2da0 .functor BUFZ 32, L_0x1327d2b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1327d3d10 .functor AND 1, v0x1327ccb90_0, L_0x1327d0b00, C4<1>, C4<1>;
L_0x1327d3d80 .functor AND 1, L_0x1327d3d10, v0x1327ca890_0, C4<1>, C4<1>;
L_0x1327d25c0 .functor AND 1, L_0x1327d3d80, L_0x1327d3f60, C4<1>, C4<1>;
L_0x1327d4240 .functor AND 1, v0x1327ca890_0, v0x1327cc6d0_0, C4<1>, C4<1>;
L_0x1327d4390 .functor AND 1, L_0x1327d4240, L_0x1327ceac0, C4<1>, C4<1>;
L_0x1327d4000 .functor OR 1, L_0x1327d4440, L_0x1327d44e0, C4<0>, C4<0>;
L_0x1327d4890 .functor AND 1, L_0x1327d4000, L_0x1327d40f0, C4<1>, C4<1>;
L_0x1327d4900 .functor OR 1, L_0x1327ce1a0, L_0x1327d4890, C4<0>, C4<0>;
L_0x1327d52c0 .functor BUFZ 1, v0x1327ca890_0, C4<0>, C4<0>, C4<0>;
L_0x1327d53f0 .functor BUFZ 32, v0x1327ca920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1327c5b60_0 .net *"_ivl_100", 31 0, L_0x1327cf6f0;  1 drivers
L_0x1380884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c5bf0_0 .net *"_ivl_103", 25 0, L_0x1380884d8;  1 drivers
L_0x138088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c5c80_0 .net/2u *"_ivl_104", 31 0, L_0x138088520;  1 drivers
v0x1327c5d10_0 .net *"_ivl_106", 0 0, L_0x1327cf260;  1 drivers
v0x1327c5da0_0 .net *"_ivl_109", 5 0, L_0x1327cf8e0;  1 drivers
L_0x138088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1327c5e40_0 .net/2u *"_ivl_110", 5 0, L_0x138088568;  1 drivers
v0x1327c5ef0_0 .net *"_ivl_112", 0 0, L_0x1327cf790;  1 drivers
v0x1327c5f90_0 .net *"_ivl_116", 31 0, L_0x1327cfc10;  1 drivers
L_0x1380885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c6040_0 .net *"_ivl_119", 25 0, L_0x1380885b0;  1 drivers
L_0x1380880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1327c6150_0 .net/2u *"_ivl_12", 5 0, L_0x1380880a0;  1 drivers
L_0x1380885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1327c6200_0 .net/2u *"_ivl_120", 31 0, L_0x1380885f8;  1 drivers
v0x1327c62b0_0 .net *"_ivl_122", 0 0, L_0x1327cf980;  1 drivers
v0x1327c6350_0 .net *"_ivl_124", 31 0, L_0x1327cfe20;  1 drivers
L_0x138088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c6400_0 .net *"_ivl_127", 25 0, L_0x138088640;  1 drivers
L_0x138088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1327c64b0_0 .net/2u *"_ivl_128", 31 0, L_0x138088688;  1 drivers
v0x1327c6560_0 .net *"_ivl_130", 0 0, L_0x1327cfcb0;  1 drivers
v0x1327c6600_0 .net *"_ivl_134", 31 0, L_0x1327d0190;  1 drivers
L_0x1380886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c6790_0 .net *"_ivl_137", 25 0, L_0x1380886d0;  1 drivers
L_0x138088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c6820_0 .net/2u *"_ivl_138", 31 0, L_0x138088718;  1 drivers
v0x1327c68d0_0 .net *"_ivl_140", 0 0, L_0x1327cff00;  1 drivers
v0x1327c6970_0 .net *"_ivl_143", 5 0, L_0x1327d0540;  1 drivers
L_0x138088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1327c6a20_0 .net/2u *"_ivl_144", 5 0, L_0x138088760;  1 drivers
v0x1327c6ad0_0 .net *"_ivl_146", 0 0, L_0x1327d0430;  1 drivers
v0x1327c6b70_0 .net *"_ivl_149", 5 0, L_0x1327d0800;  1 drivers
L_0x1380887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1327c6c20_0 .net/2u *"_ivl_150", 5 0, L_0x1380887a8;  1 drivers
v0x1327c6cd0_0 .net *"_ivl_152", 0 0, L_0x1327d06e0;  1 drivers
v0x1327c6d70_0 .net *"_ivl_155", 0 0, L_0x1327ce0c0;  1 drivers
v0x1327c6e10_0 .net *"_ivl_159", 1 0, L_0x1327d0b70;  1 drivers
L_0x1380880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1327c6ec0_0 .net/2u *"_ivl_16", 5 0, L_0x1380880e8;  1 drivers
L_0x1380887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1327c6f70_0 .net/2u *"_ivl_160", 1 0, L_0x1380887f0;  1 drivers
v0x1327c7020_0 .net *"_ivl_162", 0 0, L_0x1327d08a0;  1 drivers
L_0x138088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1327c70c0_0 .net/2u *"_ivl_164", 5 0, L_0x138088838;  1 drivers
v0x1327c7170_0 .net *"_ivl_166", 0 0, L_0x1327d0d50;  1 drivers
v0x1327c66a0_0 .net *"_ivl_169", 0 0, L_0x1327d0c10;  1 drivers
L_0x138088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1327c7400_0 .net/2u *"_ivl_170", 5 0, L_0x138088880;  1 drivers
v0x1327c7490_0 .net *"_ivl_172", 0 0, L_0x1327d0f80;  1 drivers
v0x1327c7520_0 .net *"_ivl_175", 0 0, L_0x1327d10a0;  1 drivers
L_0x1380888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1327c75b0_0 .net/2u *"_ivl_178", 5 0, L_0x1380888c8;  1 drivers
v0x1327c7650_0 .net *"_ivl_180", 0 0, L_0x1327d1290;  1 drivers
L_0x138088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1327c76f0_0 .net/2u *"_ivl_184", 5 0, L_0x138088910;  1 drivers
v0x1327c77a0_0 .net *"_ivl_186", 0 0, L_0x1327cf360;  1 drivers
L_0x138088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1327c7840_0 .net/2u *"_ivl_194", 4 0, L_0x138088958;  1 drivers
v0x1327c78f0_0 .net *"_ivl_197", 4 0, L_0x1327d1980;  1 drivers
v0x1327c79a0_0 .net *"_ivl_199", 4 0, L_0x1327d1810;  1 drivers
v0x1327c7a50_0 .net *"_ivl_20", 31 0, L_0x1327cd910;  1 drivers
v0x1327c7b00_0 .net *"_ivl_200", 4 0, L_0x1327d18b0;  1 drivers
v0x1327c7bb0_0 .net *"_ivl_205", 0 0, L_0x1327d1d50;  1 drivers
v0x1327c7c50_0 .net *"_ivl_209", 0 0, L_0x1327d1ef0;  1 drivers
L_0x1380889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1327c7cf0_0 .net/2u *"_ivl_210", 31 0, L_0x1380889a0;  1 drivers
v0x1327c7da0_0 .net *"_ivl_212", 31 0, L_0x1327d0ee0;  1 drivers
v0x1327c7e50_0 .net *"_ivl_214", 31 0, L_0x1327d1a20;  1 drivers
v0x1327c7f00_0 .net *"_ivl_216", 31 0, L_0x1327d2290;  1 drivers
v0x1327c7fb0_0 .net *"_ivl_218", 31 0, L_0x1327d2150;  1 drivers
v0x1327c8060_0 .net *"_ivl_227", 0 0, L_0x1327d3d10;  1 drivers
v0x1327c8100_0 .net *"_ivl_229", 0 0, L_0x1327d3d80;  1 drivers
L_0x138088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c81a0_0 .net *"_ivl_23", 25 0, L_0x138088130;  1 drivers
v0x1327c8250_0 .net *"_ivl_230", 31 0, L_0x1327d3ec0;  1 drivers
L_0x138088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c8300_0 .net *"_ivl_233", 30 0, L_0x138088ac0;  1 drivers
L_0x138088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1327c83b0_0 .net/2u *"_ivl_234", 31 0, L_0x138088b08;  1 drivers
v0x1327c8460_0 .net *"_ivl_236", 0 0, L_0x1327d3f60;  1 drivers
L_0x138088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1327c8500_0 .net/2u *"_ivl_24", 31 0, L_0x138088178;  1 drivers
v0x1327c85b0_0 .net *"_ivl_241", 0 0, L_0x1327d4240;  1 drivers
L_0x138088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1327c8650_0 .net/2u *"_ivl_244", 5 0, L_0x138088b50;  1 drivers
L_0x138088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1327c8700_0 .net/2u *"_ivl_248", 5 0, L_0x138088b98;  1 drivers
v0x1327c87b0_0 .net *"_ivl_255", 0 0, L_0x1327d40f0;  1 drivers
v0x1327c7210_0 .net *"_ivl_257", 0 0, L_0x1327d4890;  1 drivers
v0x1327c72b0_0 .net *"_ivl_26", 0 0, L_0x1327cdab0;  1 drivers
v0x1327c7350_0 .net *"_ivl_261", 15 0, L_0x1327d4d30;  1 drivers
v0x1327c8840_0 .net *"_ivl_262", 17 0, L_0x1327d45c0;  1 drivers
L_0x138088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1327c88f0_0 .net *"_ivl_265", 1 0, L_0x138088c28;  1 drivers
v0x1327c89a0_0 .net *"_ivl_268", 15 0, L_0x1327d4fe0;  1 drivers
L_0x138088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1327c8a50_0 .net *"_ivl_270", 1 0, L_0x138088c70;  1 drivers
v0x1327c8b00_0 .net *"_ivl_273", 0 0, L_0x1327d4f10;  1 drivers
L_0x138088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1327c8bb0_0 .net/2u *"_ivl_274", 13 0, L_0x138088cb8;  1 drivers
L_0x138088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c8c60_0 .net/2u *"_ivl_276", 13 0, L_0x138088d00;  1 drivers
v0x1327c8d10_0 .net *"_ivl_278", 13 0, L_0x1327d5080;  1 drivers
v0x1327c8dc0_0 .net *"_ivl_28", 31 0, L_0x1327cdbd0;  1 drivers
L_0x1380881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c8e70_0 .net *"_ivl_31", 25 0, L_0x1380881c0;  1 drivers
L_0x138088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1327c8f20_0 .net/2u *"_ivl_32", 31 0, L_0x138088208;  1 drivers
v0x1327c8fd0_0 .net *"_ivl_34", 0 0, L_0x1327cdcc0;  1 drivers
v0x1327c9070_0 .net *"_ivl_4", 31 0, L_0x1327cd470;  1 drivers
v0x1327c9120_0 .net *"_ivl_41", 2 0, L_0x1327cdfa0;  1 drivers
L_0x138088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1327c91d0_0 .net/2u *"_ivl_42", 2 0, L_0x138088250;  1 drivers
v0x1327c9280_0 .net *"_ivl_47", 2 0, L_0x1327ce280;  1 drivers
L_0x138088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1327c9330_0 .net/2u *"_ivl_48", 2 0, L_0x138088298;  1 drivers
v0x1327c93e0_0 .net *"_ivl_53", 0 0, L_0x1327ce470;  1 drivers
v0x1327c9480_0 .net *"_ivl_55", 0 0, L_0x1327ce320;  1 drivers
v0x1327c9520_0 .net *"_ivl_57", 0 0, L_0x1327ce5f0;  1 drivers
v0x1327c95c0_0 .net *"_ivl_59", 0 0, L_0x1327ce720;  1 drivers
v0x1327c9660_0 .net *"_ivl_61", 0 0, L_0x1327ce840;  1 drivers
v0x1327c9700_0 .net *"_ivl_65", 2 0, L_0x1327cea00;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1327c97b0_0 .net/2u *"_ivl_66", 2 0, L_0x1380882e0;  1 drivers
L_0x138088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c9860_0 .net *"_ivl_7", 25 0, L_0x138088010;  1 drivers
v0x1327c9910_0 .net *"_ivl_70", 31 0, L_0x1327cec90;  1 drivers
L_0x138088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c99c0_0 .net *"_ivl_73", 25 0, L_0x138088328;  1 drivers
L_0x138088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1327c9a70_0 .net/2u *"_ivl_74", 31 0, L_0x138088370;  1 drivers
v0x1327c9b20_0 .net *"_ivl_76", 0 0, L_0x1327ced30;  1 drivers
v0x1327c9bc0_0 .net *"_ivl_78", 31 0, L_0x1327ceef0;  1 drivers
L_0x138088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c9c70_0 .net/2u *"_ivl_8", 31 0, L_0x138088058;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c9d20_0 .net *"_ivl_81", 25 0, L_0x1380883b8;  1 drivers
L_0x138088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1327c9dd0_0 .net/2u *"_ivl_82", 31 0, L_0x138088400;  1 drivers
v0x1327c9e80_0 .net *"_ivl_84", 0 0, L_0x1327cef90;  1 drivers
v0x1327c9f20_0 .net *"_ivl_87", 0 0, L_0x1327cee50;  1 drivers
v0x1327c9fd0_0 .net *"_ivl_88", 31 0, L_0x1327cf160;  1 drivers
L_0x138088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327ca080_0 .net *"_ivl_91", 30 0, L_0x138088448;  1 drivers
L_0x138088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1327ca130_0 .net/2u *"_ivl_92", 31 0, L_0x138088490;  1 drivers
v0x1327ca1e0_0 .net *"_ivl_94", 0 0, L_0x1327cf0b0;  1 drivers
v0x1327ca280_0 .net *"_ivl_97", 0 0, L_0x1327cf480;  1 drivers
v0x1327ca320_0 .net "active", 0 0, L_0x1327d52c0;  alias, 1 drivers
v0x1327ca3c0_0 .net "alu_op1", 31 0, L_0x1327d2cb0;  1 drivers
v0x1327ca460_0 .net "alu_op2", 31 0, L_0x1327d2da0;  1 drivers
v0x1327ca500_0 .net "alui_instr", 0 0, L_0x1327ce390;  1 drivers
v0x1327ca5a0_0 .net "b_flag", 0 0, v0x1327c1680_0;  1 drivers
v0x1327ca650_0 .net "b_imm", 17 0, L_0x1327d4df0;  1 drivers
v0x1327ca6e0_0 .net "b_offset", 31 0, L_0x1327d51e0;  1 drivers
v0x1327ca770_0 .net "clk", 0 0, v0x1327cca80_0;  1 drivers
v0x1327ca800_0 .net "clk_enable", 0 0, v0x1327ccb90_0;  1 drivers
v0x1327ca890_0 .var "cpu_active", 0 0;
v0x1327ca920_0 .var "curr_addr", 31 0;
v0x1327ca9b0_0 .var "data_address", 31 0;
v0x1327caa50_0 .net "data_read", 0 0, L_0x1327d4900;  alias, 1 drivers
v0x1327caaf0_0 .net "data_readdata", 31 0, v0x1327ccd40_0;  1 drivers
v0x1327cabd0_0 .net "data_write", 0 0, L_0x1327d4390;  alias, 1 drivers
v0x1327cac70_0 .net "data_writedata", 31 0, v0x1327c37c0_0;  alias, 1 drivers
v0x1327cad10_0 .var "delay_slot", 31 0;
v0x1327cadb0_0 .net "effective_addr", 31 0, v0x1327c1a40_0;  1 drivers
v0x1327cae50_0 .net "funct_code", 5 0, L_0x1327cd3d0;  1 drivers
v0x1327caf00_0 .net "hi_out", 31 0, v0x1327c3b80_0;  1 drivers
v0x1327cafc0_0 .net "hl_reg_enable", 0 0, L_0x1327d25c0;  1 drivers
v0x1327cb090_0 .net "instr_address", 31 0, L_0x1327d53f0;  alias, 1 drivers
v0x1327cb130_0 .net "instr_opcode", 5 0, L_0x1327cd2b0;  1 drivers
v0x1327cb1d0_0 .net "instr_readdata", 31 0, v0x1327cd040_0;  1 drivers
v0x1327cb2a0_0 .net "j_imm", 0 0, L_0x1327d0040;  1 drivers
v0x1327cb340_0 .net "j_reg", 0 0, L_0x1327d0a10;  1 drivers
v0x1327cb3e0_0 .net "link_const", 0 0, L_0x1327cf570;  1 drivers
v0x1327cb480_0 .net "link_reg", 0 0, L_0x1327cfae0;  1 drivers
v0x1327cb520_0 .net "lo_out", 31 0, v0x1327c42b0_0;  1 drivers
v0x1327cb5c0_0 .net "load_data", 31 0, v0x1327c2b30_0;  1 drivers
v0x1327cb670_0 .net "load_instr", 0 0, L_0x1327ce1a0;  1 drivers
v0x1327cb700_0 .net "lw", 0 0, L_0x1327cd6c0;  1 drivers
v0x1327cb7a0_0 .net "mfhi", 0 0, L_0x1327d0e30;  1 drivers
v0x1327cb840_0 .net "mflo", 0 0, L_0x1327d1150;  1 drivers
v0x1327cb8e0_0 .net "movefrom", 0 0, L_0x1327cde00;  1 drivers
v0x1327cb980_0 .net "muldiv", 0 0, L_0x1327d0b00;  1 drivers
v0x1327cba20_0 .var "next_delay_slot", 31 0;
v0x1327cbad0_0 .net "partial_store", 0 0, L_0x1327d4000;  1 drivers
v0x1327cbb70_0 .net "r_format", 0 0, L_0x1327cd5a0;  1 drivers
v0x1327cbc10_0 .net "reg_a_read_data", 31 0, L_0x1327d28a0;  1 drivers
v0x1327cbcd0_0 .net "reg_a_read_index", 4 0, L_0x1327d1730;  1 drivers
v0x1327cbd80_0 .net "reg_b_read_data", 31 0, L_0x1327d2b50;  1 drivers
v0x1327cbe10_0 .net "reg_b_read_index", 4 0, L_0x1327d1370;  1 drivers
v0x1327cbed0_0 .net "reg_dst", 0 0, L_0x1327cdef0;  1 drivers
v0x1327cbf60_0 .net "reg_write", 0 0, L_0x1327ce8f0;  1 drivers
v0x1327cc000_0 .net "reg_write_data", 31 0, L_0x1327d2520;  1 drivers
v0x1327cc0c0_0 .net "reg_write_enable", 0 0, L_0x1327d1dc0;  1 drivers
v0x1327cc170_0 .net "reg_write_index", 4 0, L_0x1327d1bf0;  1 drivers
v0x1327cc220_0 .net "register_v0", 31 0, L_0x1327d2c40;  alias, 1 drivers
v0x1327cc2d0_0 .net "reset", 0 0, v0x1327cd1a0_0;  1 drivers
v0x1327cc360_0 .net "result", 31 0, v0x1327c1e90_0;  1 drivers
v0x1327cc410_0 .net "result_hi", 31 0, v0x1327c1830_0;  1 drivers
v0x1327cc4e0_0 .net "result_lo", 31 0, v0x1327c1990_0;  1 drivers
v0x1327cc5b0_0 .net "sb", 0 0, L_0x1327d4440;  1 drivers
v0x1327cc640_0 .net "sh", 0 0, L_0x1327d44e0;  1 drivers
v0x1327cc6d0_0 .var "state", 0 0;
v0x1327cc770_0 .net "store_instr", 0 0, L_0x1327ceac0;  1 drivers
v0x1327cc810_0 .net "sw", 0 0, L_0x1327cd830;  1 drivers
E_0x1327c04a0/0 .event edge, v0x1327c1680_0, v0x1327cad10_0, v0x1327ca6e0_0, v0x1327cb2a0_0;
E_0x1327c04a0/1 .event edge, v0x1327c18e0_0, v0x1327cb340_0, v0x1327c4f70_0;
E_0x1327c04a0 .event/or E_0x1327c04a0/0, E_0x1327c04a0/1;
E_0x1327c0dc0 .event edge, v0x1327c34a0_0, v0x1327c1a40_0;
L_0x1327cd2b0 .part v0x1327cd040_0, 26, 6;
L_0x1327cd3d0 .part v0x1327cd040_0, 0, 6;
L_0x1327cd470 .concat [ 6 26 0 0], L_0x1327cd2b0, L_0x138088010;
L_0x1327cd5a0 .cmp/eq 32, L_0x1327cd470, L_0x138088058;
L_0x1327cd6c0 .cmp/eq 6, L_0x1327cd2b0, L_0x1380880a0;
L_0x1327cd830 .cmp/eq 6, L_0x1327cd2b0, L_0x1380880e8;
L_0x1327cd910 .concat [ 6 26 0 0], L_0x1327cd2b0, L_0x138088130;
L_0x1327cdab0 .cmp/eq 32, L_0x1327cd910, L_0x138088178;
L_0x1327cdbd0 .concat [ 6 26 0 0], L_0x1327cd2b0, L_0x1380881c0;
L_0x1327cdcc0 .cmp/eq 32, L_0x1327cdbd0, L_0x138088208;
L_0x1327cdfa0 .part L_0x1327cd2b0, 3, 3;
L_0x1327ce1a0 .cmp/eq 3, L_0x1327cdfa0, L_0x138088250;
L_0x1327ce280 .part L_0x1327cd2b0, 3, 3;
L_0x1327ce390 .cmp/eq 3, L_0x1327ce280, L_0x138088298;
L_0x1327ce470 .reduce/nor L_0x1327d0b00;
L_0x1327cea00 .part L_0x1327cd2b0, 3, 3;
L_0x1327ceac0 .cmp/eq 3, L_0x1327cea00, L_0x1380882e0;
L_0x1327cec90 .concat [ 6 26 0 0], L_0x1327cd2b0, L_0x138088328;
L_0x1327ced30 .cmp/eq 32, L_0x1327cec90, L_0x138088370;
L_0x1327ceef0 .concat [ 6 26 0 0], L_0x1327cd2b0, L_0x1380883b8;
L_0x1327cef90 .cmp/eq 32, L_0x1327ceef0, L_0x138088400;
L_0x1327cee50 .part v0x1327cd040_0, 20, 1;
L_0x1327cf160 .concat [ 1 31 0 0], L_0x1327cee50, L_0x138088448;
L_0x1327cf0b0 .cmp/eq 32, L_0x1327cf160, L_0x138088490;
L_0x1327cf6f0 .concat [ 6 26 0 0], L_0x1327cd2b0, L_0x1380884d8;
L_0x1327cf260 .cmp/eq 32, L_0x1327cf6f0, L_0x138088520;
L_0x1327cf8e0 .part v0x1327cd040_0, 0, 6;
L_0x1327cf790 .cmp/eq 6, L_0x1327cf8e0, L_0x138088568;
L_0x1327cfc10 .concat [ 6 26 0 0], L_0x1327cd2b0, L_0x1380885b0;
L_0x1327cf980 .cmp/eq 32, L_0x1327cfc10, L_0x1380885f8;
L_0x1327cfe20 .concat [ 6 26 0 0], L_0x1327cd2b0, L_0x138088640;
L_0x1327cfcb0 .cmp/eq 32, L_0x1327cfe20, L_0x138088688;
L_0x1327d0190 .concat [ 6 26 0 0], L_0x1327cd2b0, L_0x1380886d0;
L_0x1327cff00 .cmp/eq 32, L_0x1327d0190, L_0x138088718;
L_0x1327d0540 .part v0x1327cd040_0, 0, 6;
L_0x1327d0430 .cmp/eq 6, L_0x1327d0540, L_0x138088760;
L_0x1327d0800 .part v0x1327cd040_0, 0, 6;
L_0x1327d06e0 .cmp/eq 6, L_0x1327d0800, L_0x1380887a8;
L_0x1327d0b70 .part L_0x1327cd3d0, 3, 2;
L_0x1327d08a0 .cmp/eq 2, L_0x1327d0b70, L_0x1380887f0;
L_0x1327d0d50 .cmp/eq 6, L_0x1327cd3d0, L_0x138088838;
L_0x1327d0f80 .cmp/eq 6, L_0x1327cd3d0, L_0x138088880;
L_0x1327d1290 .cmp/eq 6, L_0x1327cd3d0, L_0x1380888c8;
L_0x1327cf360 .cmp/eq 6, L_0x1327cd3d0, L_0x138088910;
L_0x1327d1730 .part v0x1327cd040_0, 21, 5;
L_0x1327d1370 .part v0x1327cd040_0, 16, 5;
L_0x1327d1980 .part v0x1327cd040_0, 11, 5;
L_0x1327d1810 .part v0x1327cd040_0, 16, 5;
L_0x1327d18b0 .functor MUXZ 5, L_0x1327d1810, L_0x1327d1980, L_0x1327cdef0, C4<>;
L_0x1327d1bf0 .functor MUXZ 5, L_0x1327d18b0, L_0x138088958, L_0x1327cf570, C4<>;
L_0x1327d0ee0 .arith/sum 32, v0x1327cad10_0, L_0x1380889a0;
L_0x1327d1a20 .functor MUXZ 32, v0x1327c1e90_0, v0x1327c2b30_0, L_0x1327ce1a0, C4<>;
L_0x1327d2290 .functor MUXZ 32, L_0x1327d1a20, v0x1327c42b0_0, L_0x1327d1150, C4<>;
L_0x1327d2150 .functor MUXZ 32, L_0x1327d2290, v0x1327c3b80_0, L_0x1327d0e30, C4<>;
L_0x1327d2520 .functor MUXZ 32, L_0x1327d2150, L_0x1327d0ee0, L_0x1327d1ef0, C4<>;
L_0x1327d3ec0 .concat [ 1 31 0 0], v0x1327cc6d0_0, L_0x138088ac0;
L_0x1327d3f60 .cmp/eq 32, L_0x1327d3ec0, L_0x138088b08;
L_0x1327d4440 .cmp/eq 6, L_0x1327cd2b0, L_0x138088b50;
L_0x1327d44e0 .cmp/eq 6, L_0x1327cd2b0, L_0x138088b98;
L_0x1327d40f0 .reduce/nor v0x1327cc6d0_0;
L_0x1327d4d30 .part v0x1327cd040_0, 0, 16;
L_0x1327d45c0 .concat [ 16 2 0 0], L_0x1327d4d30, L_0x138088c28;
L_0x1327d4fe0 .part L_0x1327d45c0, 0, 16;
L_0x1327d4df0 .concat [ 2 16 0 0], L_0x138088c70, L_0x1327d4fe0;
L_0x1327d4f10 .part L_0x1327d4df0, 17, 1;
L_0x1327d5080 .functor MUXZ 14, L_0x138088d00, L_0x138088cb8, L_0x1327d4f10, C4<>;
L_0x1327d51e0 .concat [ 18 14 0 0], L_0x1327d4df0, L_0x1327d5080;
S_0x1327c0df0 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x1327c0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1327c1150_0 .net *"_ivl_10", 15 0, L_0x1327d36a0;  1 drivers
L_0x138088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1327c1210_0 .net/2u *"_ivl_14", 15 0, L_0x138088a78;  1 drivers
v0x1327c12c0_0 .net *"_ivl_17", 15 0, L_0x1327d37e0;  1 drivers
v0x1327c1380_0 .net *"_ivl_5", 0 0, L_0x1327d2ff0;  1 drivers
v0x1327c1430_0 .net *"_ivl_6", 15 0, L_0x1327d05e0;  1 drivers
v0x1327c1520_0 .net *"_ivl_9", 15 0, L_0x1327d33a0;  1 drivers
v0x1327c15d0_0 .net "addr_rt", 4 0, L_0x1327d3a50;  1 drivers
v0x1327c1680_0 .var "b_flag", 0 0;
v0x1327c1720_0 .net "funct", 5 0, L_0x1327d1fe0;  1 drivers
v0x1327c1830_0 .var "hi", 31 0;
v0x1327c18e0_0 .net "instructionword", 31 0, v0x1327cd040_0;  alias, 1 drivers
v0x1327c1990_0 .var "lo", 31 0;
v0x1327c1a40_0 .var "memaddroffset", 31 0;
v0x1327c1af0_0 .var "multresult", 63 0;
v0x1327c1ba0_0 .net "op1", 31 0, L_0x1327d2cb0;  alias, 1 drivers
v0x1327c1c50_0 .net "op2", 31 0, L_0x1327d2da0;  alias, 1 drivers
v0x1327c1d00_0 .net "opcode", 5 0, L_0x1327d2f50;  1 drivers
v0x1327c1e90_0 .var "result", 31 0;
v0x1327c1f20_0 .net "shamt", 4 0, L_0x1327d39b0;  1 drivers
v0x1327c1fd0_0 .net/s "sign_op1", 31 0, L_0x1327d2cb0;  alias, 1 drivers
v0x1327c2090_0 .net/s "sign_op2", 31 0, L_0x1327d2da0;  alias, 1 drivers
v0x1327c2120_0 .net "simmediatedata", 31 0, L_0x1327d3740;  1 drivers
v0x1327c21b0_0 .net "simmediatedatas", 31 0, L_0x1327d3740;  alias, 1 drivers
v0x1327c2240_0 .net "uimmediatedata", 31 0, L_0x1327d3880;  1 drivers
v0x1327c22d0_0 .net "unsign_op1", 31 0, L_0x1327d2cb0;  alias, 1 drivers
v0x1327c23a0_0 .net "unsign_op2", 31 0, L_0x1327d2da0;  alias, 1 drivers
v0x1327c2480_0 .var "unsigned_result", 31 0;
E_0x1327c10c0/0 .event edge, v0x1327c1d00_0, v0x1327c1ba0_0, v0x1327c2120_0, v0x1327c1720_0;
E_0x1327c10c0/1 .event edge, v0x1327c1c50_0, v0x1327c1f20_0, v0x1327c1af0_0, v0x1327c15d0_0;
E_0x1327c10c0/2 .event edge, v0x1327c2240_0, v0x1327c2480_0;
E_0x1327c10c0 .event/or E_0x1327c10c0/0, E_0x1327c10c0/1, E_0x1327c10c0/2;
L_0x1327d2f50 .part v0x1327cd040_0, 26, 6;
L_0x1327d1fe0 .part v0x1327cd040_0, 0, 6;
L_0x1327d2ff0 .part v0x1327cd040_0, 15, 1;
LS_0x1327d05e0_0_0 .concat [ 1 1 1 1], L_0x1327d2ff0, L_0x1327d2ff0, L_0x1327d2ff0, L_0x1327d2ff0;
LS_0x1327d05e0_0_4 .concat [ 1 1 1 1], L_0x1327d2ff0, L_0x1327d2ff0, L_0x1327d2ff0, L_0x1327d2ff0;
LS_0x1327d05e0_0_8 .concat [ 1 1 1 1], L_0x1327d2ff0, L_0x1327d2ff0, L_0x1327d2ff0, L_0x1327d2ff0;
LS_0x1327d05e0_0_12 .concat [ 1 1 1 1], L_0x1327d2ff0, L_0x1327d2ff0, L_0x1327d2ff0, L_0x1327d2ff0;
L_0x1327d05e0 .concat [ 4 4 4 4], LS_0x1327d05e0_0_0, LS_0x1327d05e0_0_4, LS_0x1327d05e0_0_8, LS_0x1327d05e0_0_12;
L_0x1327d33a0 .part v0x1327cd040_0, 0, 16;
L_0x1327d36a0 .concat [ 16 0 0 0], L_0x1327d33a0;
L_0x1327d3740 .concat [ 16 16 0 0], L_0x1327d36a0, L_0x1327d05e0;
L_0x1327d37e0 .part v0x1327cd040_0, 0, 16;
L_0x1327d3880 .concat [ 16 16 0 0], L_0x1327d37e0, L_0x138088a78;
L_0x1327d39b0 .part v0x1327cd040_0, 6, 5;
L_0x1327d3a50 .part v0x1327cd040_0, 16, 5;
S_0x1327c25d0 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x1327c0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x1327c2870_0 .net "address", 31 0, v0x1327c1a40_0;  alias, 1 drivers
v0x1327c2920_0 .net "datafromMem", 31 0, v0x1327ccd40_0;  alias, 1 drivers
v0x1327c29c0_0 .net "instr_word", 31 0, v0x1327cd040_0;  alias, 1 drivers
v0x1327c2a90_0 .net "opcode", 5 0, L_0x1327d3b50;  1 drivers
v0x1327c2b30_0 .var "out_transformed", 31 0;
v0x1327c2c20_0 .net "regword", 31 0, L_0x1327d2b50;  alias, 1 drivers
v0x1327c2cd0_0 .net "whichbyte", 1 0, L_0x1327d3bf0;  1 drivers
E_0x1327c2810/0 .event edge, v0x1327c2a90_0, v0x1327c2920_0, v0x1327c2cd0_0, v0x1327c18e0_0;
E_0x1327c2810/1 .event edge, v0x1327c2c20_0;
E_0x1327c2810 .event/or E_0x1327c2810/0, E_0x1327c2810/1;
L_0x1327d3b50 .part v0x1327cd040_0, 26, 6;
L_0x1327d3bf0 .part v0x1327c1a40_0, 0, 2;
S_0x1327c2e00 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x1327c0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1327c30a0_0 .net *"_ivl_1", 1 0, L_0x1327d4af0;  1 drivers
L_0x138088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1327c3160_0 .net *"_ivl_5", 0 0, L_0x138088be0;  1 drivers
v0x1327c3210_0 .net "bytenum", 2 0, L_0x1327d47a0;  1 drivers
v0x1327c32d0_0 .net "dataword", 31 0, v0x1327ccd40_0;  alias, 1 drivers
v0x1327c3390_0 .net "eff_addr", 31 0, v0x1327c1a40_0;  alias, 1 drivers
v0x1327c34a0_0 .net "opcode", 5 0, L_0x1327cd2b0;  alias, 1 drivers
v0x1327c3530_0 .net "regbyte", 7 0, L_0x1327d4bd0;  1 drivers
v0x1327c35e0_0 .net "reghalfword", 15 0, L_0x1327d4c70;  1 drivers
v0x1327c3690_0 .net "regword", 31 0, L_0x1327d2b50;  alias, 1 drivers
v0x1327c37c0_0 .var "storedata", 31 0;
E_0x1327c3040/0 .event edge, v0x1327c34a0_0, v0x1327c2c20_0, v0x1327c3210_0, v0x1327c3530_0;
E_0x1327c3040/1 .event edge, v0x1327c2920_0, v0x1327c35e0_0;
E_0x1327c3040 .event/or E_0x1327c3040/0, E_0x1327c3040/1;
L_0x1327d4af0 .part v0x1327c1a40_0, 0, 2;
L_0x1327d47a0 .concat [ 2 1 0 0], L_0x1327d4af0, L_0x138088be0;
L_0x1327d4bd0 .part L_0x1327d2b50, 0, 8;
L_0x1327d4c70 .part L_0x1327d2b50, 0, 16;
S_0x1327c3890 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x1327c0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1327c3ad0_0 .net "clk", 0 0, v0x1327cca80_0;  alias, 1 drivers
v0x1327c3b80_0 .var "data", 31 0;
v0x1327c3c30_0 .net "data_in", 31 0, v0x1327c1830_0;  alias, 1 drivers
v0x1327c3d00_0 .net "data_out", 31 0, v0x1327c3b80_0;  alias, 1 drivers
v0x1327c3da0_0 .net "enable", 0 0, L_0x1327d25c0;  alias, 1 drivers
v0x1327c3e80_0 .net "reset", 0 0, v0x1327cd1a0_0;  alias, 1 drivers
S_0x1327c3fa0 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x1327c0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1327c4220_0 .net "clk", 0 0, v0x1327cca80_0;  alias, 1 drivers
v0x1327c42b0_0 .var "data", 31 0;
v0x1327c4340_0 .net "data_in", 31 0, v0x1327c1990_0;  alias, 1 drivers
v0x1327c4410_0 .net "data_out", 31 0, v0x1327c42b0_0;  alias, 1 drivers
v0x1327c44b0_0 .net "enable", 0 0, L_0x1327d25c0;  alias, 1 drivers
v0x1327c4580_0 .net "reset", 0 0, v0x1327cd1a0_0;  alias, 1 drivers
S_0x1327c4690 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x1327c0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1327d28a0 .functor BUFZ 32, L_0x1327d2430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1327d2b50 .functor BUFZ 32, L_0x1327d2990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1327c5320_2 .array/port v0x1327c5320, 2;
L_0x1327d2c40 .functor BUFZ 32, v0x1327c5320_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1327c49c0_0 .net *"_ivl_0", 31 0, L_0x1327d2430;  1 drivers
v0x1327c4a80_0 .net *"_ivl_10", 6 0, L_0x1327d2a30;  1 drivers
L_0x138088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1327c4b20_0 .net *"_ivl_13", 1 0, L_0x138088a30;  1 drivers
v0x1327c4bc0_0 .net *"_ivl_2", 6 0, L_0x1327d2780;  1 drivers
L_0x1380889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1327c4c70_0 .net *"_ivl_5", 1 0, L_0x1380889e8;  1 drivers
v0x1327c4d60_0 .net *"_ivl_8", 31 0, L_0x1327d2990;  1 drivers
v0x1327c4e10_0 .net "r_clk", 0 0, v0x1327cca80_0;  alias, 1 drivers
v0x1327c4ee0_0 .net "r_clk_enable", 0 0, v0x1327ccb90_0;  alias, 1 drivers
v0x1327c4f70_0 .net "read_data1", 31 0, L_0x1327d28a0;  alias, 1 drivers
v0x1327c5080_0 .net "read_data2", 31 0, L_0x1327d2b50;  alias, 1 drivers
v0x1327c5110_0 .net "read_reg1", 4 0, L_0x1327d1730;  alias, 1 drivers
v0x1327c51c0_0 .net "read_reg2", 4 0, L_0x1327d1370;  alias, 1 drivers
v0x1327c5270_0 .net "register_v0", 31 0, L_0x1327d2c40;  alias, 1 drivers
v0x1327c5320 .array "registers", 0 31, 31 0;
v0x1327c56c0_0 .net "reset", 0 0, v0x1327cd1a0_0;  alias, 1 drivers
v0x1327c5790_0 .net "write_control", 0 0, L_0x1327d1dc0;  alias, 1 drivers
v0x1327c5820_0 .net "write_data", 31 0, L_0x1327d2520;  alias, 1 drivers
v0x1327c59b0_0 .net "write_reg", 4 0, L_0x1327d1bf0;  alias, 1 drivers
L_0x1327d2430 .array/port v0x1327c5320, L_0x1327d2780;
L_0x1327d2780 .concat [ 5 2 0 0], L_0x1327d1730, L_0x1380889e8;
L_0x1327d2990 .array/port v0x1327c5320, L_0x1327d2a30;
L_0x1327d2a30 .concat [ 5 2 0 0], L_0x1327d1370, L_0x138088a30;
    .scope S_0x132795a30;
T_0 ;
    %wait E_0x1327b4990;
    %load/vec4 v0x1327bfe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1327bfbf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1327bfca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1327bfd50_0;
    %assign/vec4 v0x1327bfbf0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1327c4690;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1327c5320, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x1327c4690;
T_2 ;
    %wait E_0x13278fee0;
    %load/vec4 v0x1327c56c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1327c4ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1327c5790_0;
    %load/vec4 v0x1327c59b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x1327c5820_0;
    %load/vec4 v0x1327c59b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1327c5320, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1327c0df0;
T_3 ;
    %wait E_0x1327c10c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
    %load/vec4 v0x1327c1d00_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x1327c1fd0_0;
    %load/vec4 v0x1327c2120_0;
    %add;
    %store/vec4 v0x1327c1a40_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x1327c1d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x1327c1720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x1327c2090_0;
    %ix/getv 4, v0x1327c1f20_0;
    %shiftl 4;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x1327c2090_0;
    %ix/getv 4, v0x1327c1f20_0;
    %shiftr 4;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x1327c2090_0;
    %ix/getv 4, v0x1327c1f20_0;
    %shiftr/s 4;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x1327c2090_0;
    %load/vec4 v0x1327c22d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x1327c2090_0;
    %load/vec4 v0x1327c22d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x1327c2090_0;
    %load/vec4 v0x1327c22d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x1327c1fd0_0;
    %pad/s 64;
    %load/vec4 v0x1327c2090_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1327c1af0_0, 0, 64;
    %load/vec4 v0x1327c1af0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1327c1830_0, 0, 32;
    %load/vec4 v0x1327c1af0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1327c1990_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x1327c22d0_0;
    %pad/u 64;
    %load/vec4 v0x1327c23a0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1327c1af0_0, 0, 64;
    %load/vec4 v0x1327c1af0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1327c1830_0, 0, 32;
    %load/vec4 v0x1327c1af0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1327c1990_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x1327c1fd0_0;
    %load/vec4 v0x1327c2090_0;
    %mod/s;
    %store/vec4 v0x1327c1830_0, 0, 32;
    %load/vec4 v0x1327c1fd0_0;
    %load/vec4 v0x1327c2090_0;
    %div/s;
    %store/vec4 v0x1327c1990_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c23a0_0;
    %mod;
    %store/vec4 v0x1327c1830_0, 0, 32;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c23a0_0;
    %div;
    %store/vec4 v0x1327c1990_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x1327c1ba0_0;
    %store/vec4 v0x1327c1830_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x1327c1ba0_0;
    %store/vec4 v0x1327c1990_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x1327c1fd0_0;
    %load/vec4 v0x1327c2090_0;
    %add;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c23a0_0;
    %add;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c23a0_0;
    %sub;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c23a0_0;
    %and;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c23a0_0;
    %or;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c23a0_0;
    %xor;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c23a0_0;
    %or;
    %inv;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x1327c1fd0_0;
    %load/vec4 v0x1327c2090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c23a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x1327c15d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x1327c1fd0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x1327c1fd0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x1327c1fd0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x1327c1fd0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x1327c1fd0_0;
    %load/vec4 v0x1327c2090_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x1327c1fd0_0;
    %load/vec4 v0x1327c1c50_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x1327c1fd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x1327c1fd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327c1680_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x1327c1fd0_0;
    %load/vec4 v0x1327c2120_0;
    %add;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c2120_0;
    %add;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x1327c1fd0_0;
    %load/vec4 v0x1327c2120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c21b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c2240_0;
    %and;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c2240_0;
    %or;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x1327c22d0_0;
    %load/vec4 v0x1327c2240_0;
    %xor;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x1327c2240_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1327c2480_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x1327c2480_0;
    %store/vec4 v0x1327c1e90_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1327c25d0;
T_4 ;
    %wait E_0x1327c2810;
    %load/vec4 v0x1327c2a90_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x1327c2cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1327c2cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1327c2cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1327c2920_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1327c2920_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1327c2cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1327c2920_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1327c2920_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1327c29c0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1327c2cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x1327c2c20_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x1327c2c20_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x1327c2c20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x1327c2cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2c20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c2c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x1327c2920_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1327c2c20_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c2b30_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1327c3fa0;
T_5 ;
    %wait E_0x13278fee0;
    %load/vec4 v0x1327c4580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1327c42b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1327c44b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1327c4340_0;
    %assign/vec4 v0x1327c42b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1327c3890;
T_6 ;
    %wait E_0x13278fee0;
    %load/vec4 v0x1327c3e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1327c3b80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1327c3da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1327c3c30_0;
    %assign/vec4 v0x1327c3b80_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1327c2e00;
T_7 ;
    %wait E_0x1327c3040;
    %load/vec4 v0x1327c34a0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1327c3690_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1327c37c0_0, 4, 8;
    %load/vec4 v0x1327c3690_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1327c37c0_0, 4, 8;
    %load/vec4 v0x1327c3690_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1327c37c0_0, 4, 8;
    %load/vec4 v0x1327c3690_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1327c37c0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1327c34a0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1327c3210_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x1327c3530_0;
    %load/vec4 v0x1327c32d0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c37c0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x1327c32d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1327c3530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c32d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1327c37c0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x1327c32d0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1327c3530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c32d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c37c0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1327c32d0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1327c3530_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c37c0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1327c34a0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1327c3210_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x1327c35e0_0;
    %load/vec4 v0x1327c32d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c37c0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1327c32d0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1327c35e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c37c0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1327c0a30;
T_8 ;
    %wait E_0x1327c0dc0;
    %load/vec4 v0x1327cb130_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1327cadb0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1327ca9b0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1327c0a30;
T_9 ;
    %wait E_0x1327c04a0;
    %load/vec4 v0x1327ca5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1327cad10_0;
    %load/vec4 v0x1327ca6e0_0;
    %add;
    %store/vec4 v0x1327cba20_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1327cb2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1327cad10_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1327cb1d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1327cba20_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1327cb340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1327cbc10_0;
    %store/vec4 v0x1327cba20_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1327cad10_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1327cba20_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1327c0a30;
T_10 ;
    %wait E_0x13278fee0;
    %load/vec4 v0x1327ca800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1327cc2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1327ca920_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1327cad10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1327ca890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1327cc6d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1327ca890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1327cc6d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1327cc6d0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x1327cc6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1327cc6d0_0, 0;
    %load/vec4 v0x1327cad10_0;
    %assign/vec4 v0x1327ca920_0, 0;
    %load/vec4 v0x1327cba20_0;
    %assign/vec4 v0x1327cad10_0, 0;
    %load/vec4 v0x1327ca920_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1327ca890_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1327c0a30;
T_11 ;
    %wait E_0x13278fee0;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x1327cc2d0_0, v0x1327ca800_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x1327cb1d0_0, v0x1327ca320_0, v0x1327cc0c0_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x1327cbcd0_0, v0x1327cbe10_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x1327cbc10_0, v0x1327cbd80_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x1327cc000_0, v0x1327cc360_0, v0x1327cc170_0, v0x1327cb670_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x1327cb980_0, v0x1327cc4e0_0, v0x1327cc410_0, v0x1327cb520_0, v0x1327caf00_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x1327ca5a0_0, v0x1327ca6e0_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x1327ca920_0, v0x1327cc6d0_0, v0x1327cad10_0, v0x1327cba20_0, v0x1327cb340_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x1327cb090_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x1327a8fb0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327cca80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1327cca80_0;
    %inv;
    %store/vec4 v0x1327cca80_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x1327a8fb0;
T_13 ;
    %fork t_1, S_0x1327bff60;
    %jmp t_0;
    .scope S_0x1327bff60;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327cd1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1327ccb90_0, 0, 1;
    %wait E_0x13278fee0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1327cd1a0_0, 0, 1;
    %wait E_0x13278fee0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1327c02a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1327ccd40_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1327c0500_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1327c0710_0, 0, 5;
    %load/vec4 v0x1327c02a0_0;
    %store/vec4 v0x1327c0820_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1327c0360_0, 0, 16;
    %load/vec4 v0x1327c0500_0;
    %load/vec4 v0x1327c0710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c0820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c0360_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c0410_0, 0, 32;
    %load/vec4 v0x1327c0410_0;
    %store/vec4 v0x1327cd040_0, 0, 32;
    %load/vec4 v0x1327ccd40_0;
    %load/vec4 v0x1327c02a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1327ccd40_0, 0, 32;
    %wait E_0x13278fee0;
    %delay 2, 0;
    %load/vec4 v0x1327ccdd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1327cccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x1327c02a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1327c02a0_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1327c02a0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1327c0500_0, 0, 6;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x1327c01f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1327c08d0_0, 0, 5;
    %load/vec4 v0x1327c02a0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1327c0710_0, 0, 5;
    %load/vec4 v0x1327c02a0_0;
    %store/vec4 v0x1327c0820_0, 0, 5;
    %load/vec4 v0x1327c02a0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1327c0660_0, 0, 5;
    %load/vec4 v0x1327c0500_0;
    %load/vec4 v0x1327c0710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c0820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c0660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c08d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c01f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c05b0_0, 0, 32;
    %load/vec4 v0x1327c05b0_0;
    %store/vec4 v0x1327cd040_0, 0, 32;
    %wait E_0x13278fee0;
    %delay 2, 0;
    %load/vec4 v0x1327c02a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1327c02a0_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1327c02a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1327c0980_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1327c0500_0, 0, 6;
    %load/vec4 v0x1327c02a0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1327c0710_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1327c0820_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1327c0360_0, 0, 16;
    %load/vec4 v0x1327c0500_0;
    %load/vec4 v0x1327c0710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c0820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1327c0360_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1327c0410_0, 0, 32;
    %load/vec4 v0x1327c0410_0;
    %store/vec4 v0x1327cd040_0, 0, 32;
    %wait E_0x13278fee0;
    %delay 2, 0;
    %load/vec4 v0x1327c02a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %load/vec4 v0x1327c0980_0;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %load/vec4 v0x1327c0980_0;
    %load/vec4 v0x1327c02a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %xor;
    %store/vec4 v0x1327c0130_0, 0, 32;
    %load/vec4 v0x1327c0980_0;
    %load/vec4 v0x1327c02a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1327c0980_0, 0, 32;
    %load/vec4 v0x1327cd0d0_0;
    %load/vec4 v0x1327c0130_0;
    %cmp/e;
    %jmp/0xz  T_13.12, 4;
    %jmp T_13.13;
T_13.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1327c0130_0, v0x1327cd0d0_0 {0 0 0};
T_13.13 ;
    %load/vec4 v0x1327c02a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1327c02a0_0, 0, 5;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1327a8fb0;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/xor_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
