#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x127f1e5b0 .scope module, "matrix_tb" "matrix_tb" 2 55;
 .timescale -9 -11;
v0x127f3a0c0_0 .var "clk", 0 0;
v0x127f3a1e0_0 .var/i "clock_count", 31 0;
v0x127f3a270_0 .var "data_inA", 511 0;
v0x127f3a300_0 .var "data_inB", 511 0;
v0x127f3a3b0_0 .var "data_out", 1215 0;
v0x127f3a480_0 .var/i "i", 31 0;
v0x127f3a520_0 .var/i "j", 31 0;
v0x127f3a5d0_0 .var/i "k", 31 0;
v0x127f3a680_0 .net/s "mac_out", 18 0, v0x127f38e30_0;  1 drivers
v0x127f3a7c0_0 .var "macc_clear", 0 0;
v0x127f3a850 .array/s "matA", 63 0, 7 0;
v0x127f3a8e0 .array/s "matB", 63 0, 7 0;
v0x127f3a980 .array/s "matrixC", 63 0, 18 0;
v0x127f3aa20 .array/s "result_matrix", 63 0, 18 0;
v0x127f3aac0_0 .var "rst", 0 0;
L_0x127f3b0b0 .part v0x127f3a270_0, 0, 8;
L_0x127f3b190 .part v0x127f3a300_0, 0, 8;
S_0x127f0b060 .scope module, "MAC0" "MAC" 2 92, 2 13 0, S_0x127f1e5b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 19 "out";
v0x127f38770_0 .net/s *"_ivl_0", 18 0, L_0x127f3ab50;  1 drivers
v0x127f38830_0 .net/s *"_ivl_2", 18 0, L_0x127f3ac10;  1 drivers
v0x127f388d0_0 .net/s "add_out", 18 0, L_0x127f3ae50;  1 drivers
v0x127f389a0_0 .net "clk", 0 0, v0x127f3a0c0_0;  1 drivers
v0x127f38a30_0 .net/s "inA", 7 0, L_0x127f3b0b0;  1 drivers
v0x127f38b10_0 .net/s "inB", 7 0, L_0x127f3b190;  1 drivers
v0x127f38bc0_0 .net "macc_clear", 0 0, v0x127f3a7c0_0;  1 drivers
v0x127f38c50_0 .net/s "mult_out", 18 0, L_0x127f3acf0;  1 drivers
v0x127f38d00_0 .net/s "mux_out", 18 0, L_0x127f3af90;  1 drivers
v0x127f38e30_0 .var/s "out", 18 0;
E_0x127f1f540 .event posedge, v0x127f389a0_0;
L_0x127f3ab50 .extend/s 19, L_0x127f3b0b0;
L_0x127f3ac10 .extend/s 19, L_0x127f3b190;
L_0x127f3acf0 .arith/mult 19, L_0x127f3ab50, L_0x127f3ac10;
L_0x127f3ae50 .arith/sum 19, L_0x127f3acf0, v0x127f38e30_0;
S_0x127f0b1d0 .scope module, "mux0" "mux2x1" 2 26, 2 3 0, S_0x127f0b060;
 .timescale -9 -11;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0x127f1dbf0_0 .net/s "a", 18 0, L_0x127f3ae50;  alias, 1 drivers
v0x127f38500_0 .net/s "b", 18 0, L_0x127f3acf0;  alias, 1 drivers
v0x127f385b0_0 .net/s "muxout", 18 0, L_0x127f3af90;  alias, 1 drivers
v0x127f38670_0 .net "sel", 0 0, v0x127f3a7c0_0;  alias, 1 drivers
L_0x127f3af90 .functor MUXZ 19, L_0x127f3ae50, L_0x127f3acf0, v0x127f3a7c0_0, C4<>;
S_0x127f38f10 .scope module, "RAM0" "matrix_RAM" 2 71, 2 38 0, S_0x127f1e5b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_0x127f390e0 .param/l "WIDTH" 0 2 38, +C4<00000000000000000000000000001000>;
v0x127f39260_0 .net "clk", 0 0, v0x127f3a0c0_0;  alias, 1 drivers
v0x127f39310_0 .net "data_in", 511 0, v0x127f3a270_0;  1 drivers
v0x127f393a0_0 .var "data_out", 511 0;
v0x127f39430_0 .net "rst", 0 0, v0x127f3aac0_0;  1 drivers
S_0x127f394e0 .scope module, "RAM1" "matrix_RAM" 2 78, 2 38 0, S_0x127f1e5b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 512 "data_out";
P_0x127f396a0 .param/l "WIDTH" 0 2 38, +C4<00000000000000000000000000001000>;
v0x127f39840_0 .net "clk", 0 0, v0x127f3a0c0_0;  alias, 1 drivers
v0x127f39910_0 .net "data_in", 511 0, v0x127f3a300_0;  1 drivers
v0x127f399a0_0 .var "data_out", 511 0;
v0x127f39a30_0 .net "rst", 0 0, v0x127f3aac0_0;  alias, 1 drivers
S_0x127f39ae0 .scope module, "RAM2" "matrix_RAM" 2 85, 2 38 0, S_0x127f1e5b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1216 "data_in";
    .port_info 3 /OUTPUT 1216 "data_out";
P_0x127f39ca0 .param/l "WIDTH" 0 2 38, +C4<00000000000000000000000000010011>;
v0x127f39e20_0 .net "clk", 0 0, v0x127f3a0c0_0;  alias, 1 drivers
v0x127f39ec0_0 .net "data_in", 1215 0, v0x127f3a3b0_0;  1 drivers
v0x127f39f60_0 .var "data_out", 1215 0;
v0x127f39ff0_0 .net "rst", 0 0, v0x127f3aac0_0;  alias, 1 drivers
    .scope S_0x127f38f10;
T_0 ;
    %wait E_0x127f1f540;
    %load/vec4 v0x127f39430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x127f393a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x127f39310_0;
    %assign/vec4 v0x127f393a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x127f394e0;
T_1 ;
    %wait E_0x127f1f540;
    %load/vec4 v0x127f39a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x127f399a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x127f39910_0;
    %assign/vec4 v0x127f399a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x127f39ae0;
T_2 ;
    %wait E_0x127f1f540;
    %load/vec4 v0x127f39ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1216;
    %assign/vec4 v0x127f39f60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x127f39ec0_0;
    %assign/vec4 v0x127f39f60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127f0b060;
T_3 ;
    %wait E_0x127f1f540;
    %load/vec4 v0x127f38bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x127f38e30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x127f38d00_0;
    %assign/vec4 v0x127f38e30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x127f1e5b0;
T_4 ;
    %delay 500, 0;
    %load/vec4 v0x127f3a0c0_0;
    %inv;
    %store/vec4 v0x127f3a0c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x127f1e5b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f3a0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f3a7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f3aac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3a1e0_0, 0, 32;
    %vpi_call 2 109 "$readmemb", "ram_a_init.txt", v0x127f3a850 {0 0 0};
    %vpi_call 2 110 "$readmemb", "ram_b_init.txt", v0x127f3a8e0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f3aac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f3a7c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3a480_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x127f3a480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3a520_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x127f3a520_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a520_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x127f3a980, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3a5d0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x127f3a5d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a520_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a980, 4;
    %load/vec4 v0x127f3a5d0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a480_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a850, 4;
    %pad/s 19;
    %load/vec4 v0x127f3a520_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a5d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a8e0, 4;
    %pad/s 19;
    %mul;
    %add;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a520_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x127f3a980, 4, 0;
    %load/vec4 v0x127f3a5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127f3a5d0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v0x127f3a520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127f3a520_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v0x127f3a480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127f3a480_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3a520_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x127f3a520_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3a480_0, 0, 32;
T_5.8 ;
    %load/vec4 v0x127f3a480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.9, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a520_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x127f3aa20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3a5d0_0, 0, 32;
T_5.10 ;
    %load/vec4 v0x127f3a5d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0x127f3a5d0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a480_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a850, 4;
    %pad/s 512;
    %store/vec4 v0x127f3a270_0, 0, 512;
    %load/vec4 v0x127f3a520_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a5d0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a8e0, 4;
    %pad/s 512;
    %store/vec4 v0x127f3a300_0, 0, 512;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f3a7c0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127f3a7c0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a520_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3aa20, 4;
    %load/vec4 v0x127f3a680_0;
    %add;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x127f3a520_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x127f3aa20, 4, 0;
    %load/vec4 v0x127f3a1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127f3a1e0_0, 0, 32;
    %load/vec4 v0x127f3a5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127f3a5d0_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %load/vec4 v0x127f3a480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127f3a480_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %load/vec4 v0x127f3a520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127f3a520_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call 2 154 "$display", "\012Expected Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3a480_0, 0, 32;
T_5.12 ;
    %load/vec4 v0x127f3a480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a980, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 1, 0, 2;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a980, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 2, 0, 3;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a980, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 3, 0, 3;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a980, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 4, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a980, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 5, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a980, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 6, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a980, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 7, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3a980, 4;
    %vpi_call 2 156 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v0x127f3a480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127f3a480_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %vpi_call 2 161 "$display", "\012Generated Result:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127f3a480_0, 0, 32;
T_5.14 ;
    %load/vec4 v0x127f3a480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.15, 5;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3aa20, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 1, 0, 2;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3aa20, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 2, 0, 3;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3aa20, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 3, 0, 3;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3aa20, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 4, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3aa20, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 5, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3aa20, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 6, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3aa20, 4;
    %load/vec4 v0x127f3a480_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %pushi/vec4 7, 0, 4;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x127f3aa20, 4;
    %vpi_call 2 163 "$display", S<7,vec4,s19>, S<6,vec4,s19>, S<5,vec4,s19>, S<4,vec4,s19>, S<3,vec4,s19>, S<2,vec4,s19>, S<1,vec4,s19>, S<0,vec4,s19> {8 0 0};
    %load/vec4 v0x127f3a480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127f3a480_0, 0, 32;
    %jmp T_5.14;
T_5.15 ;
    %vpi_call 2 168 "$display", "\012Total Clock Cycles: %d", v0x127f3a1e0_0 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127f3a7c0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 174 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb2.v";
