Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct  5 11:24:57 2023
| Host         : DESKTOP-22E4S6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   42          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (18)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.290        0.000                      0                  124        0.254        0.000                      0                  124        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 6.290        0.000                      0                  124        0.254        0.000                      0                  124        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        6.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[0]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.706    slc/RegFile/registerOne/Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[11]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.706    slc/RegFile/registerOne/Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[15]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.706    slc/RegFile/registerOne/Dout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[9]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.706    slc/RegFile/registerOne/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[10]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X60Y66         FDRE (Setup_fdre_C_CE)      -0.169    14.742    slc/RegFile/registerOne/Dout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[4]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X60Y66         FDRE (Setup_fdre_C_CE)      -0.169    14.742    slc/RegFile/registerOne/Dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[5]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X60Y66         FDRE (Setup_fdre_C_CE)      -0.169    14.742    slc/RegFile/registerOne/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[6]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X60Y66         FDRE (Setup_fdre_C_CE)      -0.169    14.742    slc/RegFile/registerOne/Dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[7]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X60Y66         FDRE (Setup_fdre_C_CE)      -0.169    14.742    slc/RegFile/registerOne/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.956ns (27.327%)  route 2.542ns (72.673%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.550     4.918    slc/state_controller/CLK
    SLICE_X57Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456     5.374 f  slc/state_controller/FSM_sequential_State_reg[0]/Q
                         net (fo=13, routed)          1.259     6.632    slc/state_controller/FSM_sequential_State_reg[2]_0[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.152     6.784 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=33, routed)          0.720     7.504    slc/IR_register/Dout_reg[0]_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.348     7.852 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.564     8.416    slc/RegFile/registerOne/E[0]
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.698    slc/RegFile/registerOne/CLK
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[8]/C
                         clock pessimism              0.249    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X60Y66         FDRE (Setup_fdre_C_CE)      -0.169    14.742    slc/RegFile/registerOne/Dout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slc/HexB/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexB/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.626    slc/HexB/CLK
    SLICE_X64Y63         FDRE                                         r  slc/HexB/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.790 r  slc/HexB/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.905    slc/HexB/counter_reg_n_0_[10]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.015 r  slc/HexB/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.015    slc/HexB/counter_reg[8]_i_1__0_n_5
    SLICE_X64Y63         FDRE                                         r  slc/HexB/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.281    slc/HexB/CLK
    SLICE_X64Y63         FDRE                                         r  slc/HexB/counter_reg[10]/C
                         clock pessimism             -0.655     1.626    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.134     1.760    slc/HexB/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slc/HexB/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexB/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.626    slc/HexB/CLK
    SLICE_X64Y64         FDRE                                         r  slc/HexB/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.790 r  slc/HexB/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.905    slc/HexB/counter_reg_n_0_[14]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.015 r  slc/HexB/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.015    slc/HexB/counter_reg[12]_i_1__0_n_5
    SLICE_X64Y64         FDRE                                         r  slc/HexB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.281    slc/HexB/CLK
    SLICE_X64Y64         FDRE                                         r  slc/HexB/counter_reg[14]/C
                         clock pessimism             -0.655     1.626    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.134     1.760    slc/HexB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slc/HexB/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexB/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.590     1.627    slc/HexB/CLK
    SLICE_X64Y62         FDRE                                         r  slc/HexB/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.791 r  slc/HexB/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.906    slc/HexB/counter_reg_n_0_[6]
    SLICE_X64Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.016 r  slc/HexB/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.016    slc/HexB/counter_reg[4]_i_1__0_n_5
    SLICE_X64Y62         FDRE                                         r  slc/HexB/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.859     2.282    slc/HexB/CLK
    SLICE_X64Y62         FDRE                                         r  slc/HexB/counter_reg[6]/C
                         clock pessimism             -0.655     1.627    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.134     1.761    slc/HexB/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slc/HexB/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexB/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.591     1.628    slc/HexB/CLK
    SLICE_X64Y61         FDRE                                         r  slc/HexB/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  slc/HexB/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.907    slc/HexB/counter_reg_n_0_[2]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.017 r  slc/HexB/counter_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.017    slc/HexB/counter_reg[0]_i_1__0_n_5
    SLICE_X64Y61         FDRE                                         r  slc/HexB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.861     2.284    slc/HexB/CLK
    SLICE_X64Y61         FDRE                                         r  slc/HexB/counter_reg[2]/C
                         clock pessimism             -0.656     1.628    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.762    slc/HexB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slc/IR_register/Dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/state_controller/FSM_sequential_State_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.231ns (62.039%)  route 0.141ns (37.961%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.624    slc/IR_register/CLK
    SLICE_X59Y66         FDRE                                         r  slc/IR_register/Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.765 f  slc/IR_register/Dout_reg[15]/Q
                         net (fo=12, routed)          0.083     1.848    slc/IR_register/IR[15]
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.893 r  slc/IR_register/FSM_sequential_State[2]_i_2/O
                         net (fo=1, routed)           0.059     1.952    slc/state_controller/FSM_sequential_State_reg[2]_1
    SLICE_X58Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  slc/state_controller/FSM_sequential_State[2]_i_1/O
                         net (fo=1, routed)           0.000     1.997    slc/state_controller/Next_state[2]
    SLICE_X58Y66         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.277    slc/state_controller/CLK
    SLICE_X58Y66         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
                         clock pessimism             -0.640     1.637    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.091     1.728    slc/state_controller/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.590     1.627    slc/HexA/CLK
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  slc/HexA/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.890    slc/HexA/counter_reg_n_0_[2]
    SLICE_X58Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.001 r  slc/HexA/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.001    slc/HexA/counter_reg[0]_i_1_n_5
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.860     2.282    slc/HexA/CLK
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[2]/C
                         clock pessimism             -0.655     1.627    
    SLICE_X58Y61         FDRE (Hold_fdre_C_D)         0.105     1.732    slc/HexA/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.625    slc/HexA/CLK
    SLICE_X58Y63         FDRE                                         r  slc/HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  slc/HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.888    slc/HexA/counter_reg_n_0_[10]
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.999 r  slc/HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    slc/HexA/counter_reg[8]_i_1_n_5
    SLICE_X58Y63         FDRE                                         r  slc/HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     2.279    slc/HexA/CLK
    SLICE_X58Y63         FDRE                                         r  slc/HexA/counter_reg[10]/C
                         clock pessimism             -0.654     1.625    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.105     1.730    slc/HexA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.588     1.625    slc/HexA/CLK
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  slc/HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.888    slc/HexA/counter_reg_n_0_[14]
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.999 r  slc/HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    slc/HexA/counter_reg[12]_i_1_n_5
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     2.279    slc/HexA/CLK
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[14]/C
                         clock pessimism             -0.654     1.625    
    SLICE_X58Y64         FDRE (Hold_fdre_C_D)         0.105     1.730    slc/HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.626    slc/HexA/CLK
    SLICE_X58Y62         FDRE                                         r  slc/HexA/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  slc/HexA/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.889    slc/HexA/counter_reg_n_0_[6]
    SLICE_X58Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.000 r  slc/HexA/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    slc/HexA/counter_reg[4]_i_1_n_5
    SLICE_X58Y62         FDRE                                         r  slc/HexA/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.858     2.280    slc/HexA/CLK
    SLICE_X58Y62         FDRE                                         r  slc/HexA/counter_reg[6]/C
                         clock pessimism             -0.654     1.626    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.105     1.731    slc/HexA/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 slc/PC_register/Dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.584     1.621    slc/PC_register/CLK
    SLICE_X63Y70         FDRE                                         r  slc/PC_register/Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  slc/PC_register/Dout_reg[15]/Q
                         net (fo=9, routed)           0.122     1.884    slc/PC_register/Q[15]
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.995 r  slc/PC_register/Dout_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.995    slc/PC_register/PCincrement[15]
    SLICE_X63Y70         FDRE                                         r  slc/PC_register/Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.852     2.275    slc/PC_register/CLK
    SLICE_X63Y70         FDRE                                         r  slc/PC_register/Dout_reg[15]/C
                         clock pessimism             -0.654     1.621    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.105     1.726    slc/PC_register/Dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   button_sync[1]/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y61   slc/HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   slc/HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   slc/HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   slc/HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   slc/HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   slc/HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   slc/HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y65   slc/HexA/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   slc/HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   slc/HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   slc/HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   slc/HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   slc/HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   slc/HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   slc/HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   slc/HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   button_sync[1]/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   slc/HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   slc/HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   slc/HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   slc/HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   slc/HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   slc/HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   slc/HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   slc/HexA/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.253ns  (logic 4.340ns (42.330%)  route 5.913ns (57.670%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.292     4.609    slc/IR_register/Reset_IBUF
    SLICE_X59Y68         LUT5 (Prop_lut5_I1_O)        0.124     4.733 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.621     7.353    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    10.253 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.253    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.067ns  (logic 4.358ns (43.287%)  route 5.709ns (56.713%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.292     4.609    slc/IR_register/Reset_IBUF
    SLICE_X58Y68         LUT5 (Prop_lut5_I0_O)        0.124     4.733 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.417     7.150    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    10.067 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.067    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.030ns  (logic 4.348ns (43.352%)  route 5.682ns (56.648%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         2.996     4.312    slc/IR_register/Reset_IBUF
    SLICE_X60Y69         LUT5 (Prop_lut5_I3_O)        0.124     4.436 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.686     7.122    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    10.030 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.030    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.896ns  (logic 4.356ns (44.020%)  route 5.540ns (55.980%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         2.887     4.203    slc/IR_register/Reset_IBUF
    SLICE_X58Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.327 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.653     6.980    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916     9.896 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.896    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 4.355ns (44.082%)  route 5.524ns (55.918%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.107     4.423    slc/IR_register/Reset_IBUF
    SLICE_X59Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.547 r  slc/IR_register/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.417     6.964    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914     9.879 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.879    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 4.345ns (44.176%)  route 5.491ns (55.824%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.006     4.322    slc/IR_register/Reset_IBUF
    SLICE_X61Y68         LUT5 (Prop_lut5_I1_O)        0.124     4.446 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.485     6.931    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905     9.836 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.836    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.769ns  (logic 4.587ns (46.955%)  route 5.182ns (53.045%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.062     4.378    slc/HexA/Reset_IBUF
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.150     4.528 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.120     6.648    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.120     9.769 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.769    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.660ns  (logic 4.352ns (45.052%)  route 5.308ns (54.948%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.062     4.378    slc/HexA/Reset_IBUF
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.124     4.502 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.246     6.748    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911     9.660 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.660    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 4.350ns (45.133%)  route 5.288ns (54.867%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         2.830     4.146    slc/IR_register/Reset_IBUF
    SLICE_X60Y67         LUT5 (Prop_lut5_I1_O)        0.124     4.270 r  slc/IR_register/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.458     6.728    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909     9.637 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.637    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.209ns  (logic 4.346ns (47.196%)  route 4.862ns (52.804%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         2.560     3.877    slc/PC_register/Reset_IBUF
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.001 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.302     6.303    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906     9.209 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.209    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.603ns (63.330%)  route 0.928ns (36.670%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         0.492     0.886    slc/HexA/Reset_IBUF
    SLICE_X64Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.931 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.436     1.367    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     2.531 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.531    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.674ns (62.740%)  route 0.994ns (37.260%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         0.492     0.886    slc/HexA/Reset_IBUF
    SLICE_X64Y60         LUT3 (Prop_lut3_I0_O)        0.043     0.929 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.431    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.237     2.668 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.668    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.780ns  (logic 1.603ns (57.652%)  route 1.177ns (42.348%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         0.846     1.240    slc/HexB/Reset_IBUF
    SLICE_X65Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.285 r  slc/HexB/hex_gridB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.616    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     2.780 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.780    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.604ns (53.308%)  route 1.405ns (46.692%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         0.986     1.380    slc/PC_register/Reset_IBUF
    SLICE_X64Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.843    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.009 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.009    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.013ns  (logic 1.665ns (55.263%)  route 1.348ns (44.737%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         0.846     1.240    slc/HexB/Reset_IBUF
    SLICE_X65Y65         LUT3 (Prop_lut3_I0_O)        0.046     1.286 r  slc/HexB/hex_gridB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.788    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.013 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.013    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.015ns  (logic 1.581ns (52.444%)  route 1.434ns (47.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         1.015     1.409    slc/PC_register/Reset_IBUF
    SLICE_X65Y67         LUT5 (Prop_lut5_I1_O)        0.045     1.454 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.872    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     3.015 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.015    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.038ns  (logic 1.602ns (52.735%)  route 1.436ns (47.265%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         1.060     1.454    slc/PC_register/Reset_IBUF
    SLICE_X62Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.499 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.376     1.875    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     3.038 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.038    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.615ns (52.072%)  route 1.487ns (47.928%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         1.074     1.468    slc/HexB/Reset_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.513 r  slc/HexB/hex_gridB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.925    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     3.102 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.102    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.112ns  (logic 1.621ns (52.088%)  route 1.491ns (47.912%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         1.104     1.498    slc/PC_register/Reset_IBUF
    SLICE_X65Y68         LUT5 (Prop_lut5_I3_O)        0.045     1.543 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     1.930    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     3.112 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.112    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.686ns (53.679%)  route 1.455ns (46.321%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         1.074     1.468    slc/HexB/Reset_IBUF
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.046     1.514 r  slc/HexB/hex_gridB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.381     1.895    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.247     3.142 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.142    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 3.620ns (40.601%)  route 5.295ns (59.399%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     4.988    slc/HexA/CLK
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  slc/HexA/counter_reg[15]/Q
                         net (fo=33, routed)          1.972     7.416    slc/IR_register/p_0_in[0]
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.670     8.210    slc/IR_register/hex_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X58Y69         LUT5 (Prop_lut5_I0_O)        0.124     8.334 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.653    10.987    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    13.903 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.903    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 3.612ns (40.740%)  route 5.254ns (59.260%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     4.988    slc/HexA/CLK
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.444 f  slc/HexA/counter_reg[15]/Q
                         net (fo=33, routed)          1.758     7.202    slc/IR_register/p_0_in[0]
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.326 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.809     8.135    slc/IR_register/hex_seg_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I2_O)        0.124     8.259 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.686    10.945    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    13.853 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.853    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 3.672ns (43.103%)  route 4.846ns (56.897%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     4.989    slc/HexB/CLK
    SLICE_X64Y64         FDRE                                         r  slc/HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     5.507 r  slc/HexB/counter_reg[15]/Q
                         net (fo=33, routed)          1.584     7.091    slc/PC_register/p_0_in[0]
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.960     8.175    slc/PC_register/hex_segB_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I4_O)        0.124     8.299 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.302    10.601    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    13.507 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.507    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 3.621ns (42.776%)  route 4.845ns (57.224%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     4.988    slc/HexA/CLK
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.444 f  slc/HexA/counter_reg[15]/Q
                         net (fo=33, routed)          1.641     7.085    slc/IR_register/p_0_in[0]
    SLICE_X58Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.209 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.786     7.995    slc/IR_register/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I1_O)        0.124     8.119 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.417    10.536    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    13.454 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.454    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 3.613ns (42.803%)  route 4.828ns (57.197%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     4.988    slc/HexA/CLK
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.444 f  slc/HexA/counter_reg[15]/Q
                         net (fo=33, routed)          1.560     7.004    slc/IR_register/p_0_in[0]
    SLICE_X60Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.128 r  slc/IR_register/hex_seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.810     7.938    slc/IR_register/hex_seg_OBUF[2]_inst_i_4_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.124     8.062 r  slc/IR_register/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.458    10.520    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    13.429 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.429    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 3.604ns (42.916%)  route 4.793ns (57.084%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     4.988    slc/HexA/CLK
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.444 f  slc/HexA/counter_reg[15]/Q
                         net (fo=33, routed)          1.396     6.840    slc/IR_register/p_0_in[0]
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124     6.964 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.776     7.740    slc/IR_register/hex_seg_OBUF[0]_inst_i_4_n_0
    SLICE_X59Y68         LUT5 (Prop_lut5_I3_O)        0.124     7.864 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.621    10.485    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    13.385 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.385    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 3.618ns (43.138%)  route 4.770ns (56.862%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     4.988    slc/HexA/CLK
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.444 f  slc/HexA/counter_reg[15]/Q
                         net (fo=33, routed)          1.400     6.844    slc/IR_register/p_0_in[0]
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.968 r  slc/IR_register/hex_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.952     7.920    slc/IR_register/hex_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X59Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.044 r  slc/IR_register/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.417    10.461    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    13.376 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.376    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 3.664ns (43.746%)  route 4.711ns (56.254%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     4.989    slc/HexB/CLK
    SLICE_X64Y64         FDRE                                         r  slc/HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     5.507 r  slc/HexB/counter_reg[15]/Q
                         net (fo=33, routed)          1.824     7.331    slc/PC_register/p_0_in[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.455 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.670     8.125    slc/PC_register/hex_segB_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y68         LUT5 (Prop_lut5_I3_O)        0.124     8.249 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.217    10.466    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    13.363 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.363    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 3.609ns (44.116%)  route 4.571ns (55.884%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.620     4.988    slc/HexA/CLK
    SLICE_X58Y64         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.456     5.444 r  slc/HexA/counter_reg[15]/Q
                         net (fo=33, routed)          1.428     6.872    slc/IR_register/p_0_in[0]
    SLICE_X60Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.996 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.658     7.654    slc/IR_register/hex_seg_OBUF[5]_inst_i_4_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I3_O)        0.124     7.778 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.485    10.263    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.168 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.168    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexB/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.052ns  (logic 3.644ns (45.260%)  route 4.408ns (54.740%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.621     4.989    slc/HexB/CLK
    SLICE_X64Y64         FDRE                                         r  slc/HexB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.518     5.507 r  slc/HexB/counter_reg[15]/Q
                         net (fo=33, routed)          1.683     7.190    slc/PC_register/p_0_in[0]
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.314 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.867     8.181    slc/PC_register/hex_segB_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y67         LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.858    10.163    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    13.041 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.041    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.293%)  route 0.144ns (43.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.624    slc/MDR_register/CLK
    SLICE_X65Y67         FDRE                                         r  slc/MDR_register/Dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc/MDR_register/Dout_reg[10]/Q
                         net (fo=1, routed)           0.144     1.910    slc/state_controller/Dout_reg[15][10]
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.955 r  slc/state_controller/myOutput_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.955    slc/bus_mux/D[10]
    SLICE_X61Y67         LDCE                                         r  slc/bus_mux/myOutput_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.901%)  route 0.179ns (49.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.587     1.624    slc/MDR_register/CLK
    SLICE_X65Y67         FDRE                                         r  slc/MDR_register/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc/MDR_register/Dout_reg[4]/Q
                         net (fo=1, routed)           0.179     1.945    slc/state_controller/Dout_reg[15][4]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.990 r  slc/state_controller/myOutput_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.990    slc/bus_mux/D[4]
    SLICE_X63Y66         LDCE                                         r  slc/bus_mux/myOutput_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (49.959%)  route 0.186ns (50.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.623    slc/MDR_register/CLK
    SLICE_X65Y68         FDRE                                         r  slc/MDR_register/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/MDR_register/Dout_reg[12]/Q
                         net (fo=1, routed)           0.186     1.951    slc/state_controller/Dout_reg[15][12]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.996 r  slc/state_controller/myOutput_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.996    slc/bus_mux/D[12]
    SLICE_X63Y66         LDCE                                         r  slc/bus_mux/myOutput_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.854%)  route 0.187ns (50.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.623    slc/MDR_register/CLK
    SLICE_X65Y68         FDRE                                         r  slc/MDR_register/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/MDR_register/Dout_reg[11]/Q
                         net (fo=1, routed)           0.187     1.951    slc/state_controller/Dout_reg[15][11]
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.996 r  slc/state_controller/myOutput_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.996    slc/bus_mux/D[11]
    SLICE_X61Y67         LDCE                                         r  slc/bus_mux/myOutput_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.872%)  route 0.219ns (54.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.623    slc/PC_register/CLK
    SLICE_X63Y68         FDRE                                         r  slc/PC_register/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/PC_register/Dout_reg[7]/Q
                         net (fo=9, routed)           0.219     1.984    slc/state_controller/Q[7]
    SLICE_X61Y67         LUT6 (Prop_lut6_I1_O)        0.045     2.029 r  slc/state_controller/myOutput_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.029    slc/bus_mux/D[7]
    SLICE_X61Y67         LDCE                                         r  slc/bus_mux/myOutput_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.281%)  route 0.225ns (54.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.623    slc/PC_register/CLK
    SLICE_X63Y68         FDRE                                         r  slc/PC_register/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/PC_register/Dout_reg[5]/Q
                         net (fo=9, routed)           0.225     1.989    slc/state_controller/Q[5]
    SLICE_X62Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.034 r  slc/state_controller/myOutput_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.034    slc/bus_mux/D[5]
    SLICE_X62Y66         LDCE                                         r  slc/bus_mux/myOutput_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.644%)  route 0.231ns (55.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.623    slc/PC_register/CLK
    SLICE_X63Y68         FDRE                                         r  slc/PC_register/Dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/PC_register/Dout_reg[6]/Q
                         net (fo=9, routed)           0.231     1.995    slc/state_controller/Q[6]
    SLICE_X62Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.040 r  slc/state_controller/myOutput_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.040    slc/bus_mux/D[6]
    SLICE_X62Y66         LDCE                                         r  slc/bus_mux/myOutput_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.631%)  route 0.240ns (56.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.623    slc/MDR_register/CLK
    SLICE_X65Y68         FDRE                                         r  slc/MDR_register/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/MDR_register/Dout_reg[9]/Q
                         net (fo=1, routed)           0.240     2.005    slc/state_controller/Dout_reg[15][9]
    SLICE_X63Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.050 r  slc/state_controller/myOutput_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.050    slc/bus_mux/D[9]
    SLICE_X63Y66         LDCE                                         r  slc/bus_mux/myOutput_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.765%)  route 0.249ns (57.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.589     1.626    slc/MDR_register/CLK
    SLICE_X63Y65         FDRE                                         r  slc/MDR_register/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  slc/MDR_register/Dout_reg[2]/Q
                         net (fo=1, routed)           0.137     1.904    slc/state_controller/Dout_reg[15][2]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  slc/state_controller/myOutput_reg[2]_i_1/O
                         net (fo=1, routed)           0.112     2.061    slc/bus_mux/D[2]
    SLICE_X62Y65         LDCE                                         r  slc/bus_mux/myOutput_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.824%)  route 0.281ns (60.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.586     1.623    slc/MDR_register/CLK
    SLICE_X62Y68         FDRE                                         r  slc/MDR_register/Dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/MDR_register/Dout_reg[14]/Q
                         net (fo=1, routed)           0.281     2.045    slc/state_controller/Dout_reg[15][14]
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.045     2.090 r  slc/state_controller/myOutput_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.090    slc/bus_mux/D[14]
    SLICE_X61Y67         LDCE                                         r  slc/bus_mux/myOutput_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.447ns  (logic 1.316ns (29.603%)  route 3.131ns (70.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.131     4.447    slc/IR_register/Reset_IBUF
    SLICE_X61Y65         FDRE                                         r  slc/IR_register/Dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.502     4.699    slc/IR_register/CLK
    SLICE_X61Y65         FDRE                                         r  slc/IR_register/Dout_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.316ns (30.190%)  route 3.044ns (69.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.044     4.361    slc/HexA/Reset_IBUF
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.505     4.702    slc/HexA/CLK
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.316ns (30.190%)  route 3.044ns (69.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.044     4.361    slc/HexA/Reset_IBUF
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.505     4.702    slc/HexA/CLK
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.316ns (30.190%)  route 3.044ns (69.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.044     4.361    slc/HexA/Reset_IBUF
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.505     4.702    slc/HexA/CLK
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/HexA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.361ns  (logic 1.316ns (30.190%)  route 3.044ns (69.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.044     4.361    slc/HexA/Reset_IBUF
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.505     4.702    slc/HexA/CLK
    SLICE_X58Y61         FDRE                                         r  slc/HexA/counter_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.316ns (30.348%)  route 3.021ns (69.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.021     4.338    slc/IR_register/Reset_IBUF
    SLICE_X59Y68         FDRE                                         r  slc/IR_register/Dout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.498     4.695    slc/IR_register/CLK
    SLICE_X59Y68         FDRE                                         r  slc/IR_register/Dout_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.316ns (30.348%)  route 3.021ns (69.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.021     4.338    slc/IR_register/Reset_IBUF
    SLICE_X59Y68         FDRE                                         r  slc/IR_register/Dout_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.498     4.695    slc/IR_register/CLK
    SLICE_X59Y68         FDRE                                         r  slc/IR_register/Dout_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.316ns (30.348%)  route 3.021ns (69.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.021     4.338    slc/IR_register/Reset_IBUF
    SLICE_X59Y68         FDRE                                         r  slc/IR_register/Dout_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.498     4.695    slc/IR_register/CLK
    SLICE_X59Y68         FDRE                                         r  slc/IR_register/Dout_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/state_controller/FSM_sequential_State_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.331ns  (logic 1.316ns (30.400%)  route 3.014ns (69.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.014     4.331    slc/state_controller/Reset_IBUF
    SLICE_X58Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.500     4.697    slc/state_controller/CLK
    SLICE_X58Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/state_controller/FSM_sequential_State_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.331ns  (logic 1.316ns (30.400%)  route 3.014ns (69.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=125, routed)         3.014     4.331    slc/state_controller/Reset_IBUF
    SLICE_X58Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.500     4.697    slc/state_controller/CLK
    SLICE_X58Y67         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.651%)  route 0.121ns (43.349%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[14]/G
    SLICE_X61Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[14]/Q
                         net (fo=2, routed)           0.121     0.279    slc/IR_register/Dout_reg[15]_2[14]
    SLICE_X60Y68         FDRE                                         r  slc/IR_register/Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.853     2.275    slc/IR_register/CLK
    SLICE_X60Y68         FDRE                                         r  slc/IR_register/Dout_reg[14]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.400%)  route 0.122ns (43.600%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[11]/G
    SLICE_X61Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[11]/Q
                         net (fo=2, routed)           0.122     0.280    slc/RegFile/registerOne/Dout_reg[15]_0[11]
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.277    slc/RegFile/registerOne/CLK
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[11]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.158ns (55.670%)  route 0.126ns (44.330%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[4]/G
    SLICE_X63Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[4]/Q
                         net (fo=2, routed)           0.126     0.284    slc/RegFile/registerOne/Dout_reg[15]_0[4]
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.277    slc/RegFile/registerOne/CLK
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[4]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.158ns (55.384%)  route 0.127ns (44.616%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[15]/G
    SLICE_X63Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[15]/Q
                         net (fo=2, routed)           0.127     0.285    slc/RegFile/registerOne/Dout_reg[15]_0[15]
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.277    slc/RegFile/registerOne/CLK
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[15]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.158ns (55.373%)  route 0.127ns (44.627%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[9]/G
    SLICE_X63Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[9]/Q
                         net (fo=2, routed)           0.127     0.285    slc/RegFile/registerOne/Dout_reg[15]_0[9]
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.277    slc/RegFile/registerOne/CLK
    SLICE_X61Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[9]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.158ns (55.187%)  route 0.128ns (44.813%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[14]/G
    SLICE_X61Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[14]/Q
                         net (fo=2, routed)           0.128     0.286    slc/RegFile/registerOne/Dout_reg[15]_0[14]
    SLICE_X60Y67         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.854     2.276    slc/RegFile/registerOne/CLK
    SLICE_X60Y67         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[14]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.825%)  route 0.130ns (45.175%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[6]/G
    SLICE_X62Y66         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[6]/Q
                         net (fo=2, routed)           0.130     0.288    slc/RegFile/registerOne/Dout_reg[15]_0[6]
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.277    slc/RegFile/registerOne/CLK
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[6]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.158ns (53.144%)  route 0.139ns (46.856%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[11]/G
    SLICE_X61Y67         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[11]/Q
                         net (fo=2, routed)           0.139     0.297    slc/IR_register/Dout_reg[15]_2[11]
    SLICE_X59Y67         FDRE                                         r  slc/IR_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.854     2.276    slc/IR_register/CLK
    SLICE_X59Y67         FDRE                                         r  slc/IR_register/Dout_reg[11]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.178ns (59.347%)  route 0.122ns (40.653%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[8]/G
    SLICE_X60Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  slc/bus_mux/myOutput_reg[8]/Q
                         net (fo=2, routed)           0.122     0.300    slc/RegFile/registerOne/Dout_reg[15]_0[8]
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.855     2.277    slc/RegFile/registerOne/CLK
    SLICE_X60Y66         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[8]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.178ns (59.293%)  route 0.122ns (40.707%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[3]/G
    SLICE_X60Y65         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  slc/bus_mux/myOutput_reg[3]/Q
                         net (fo=2, routed)           0.122     0.300    slc/RegFile/registerOne/Dout_reg[15]_0[3]
    SLICE_X60Y64         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.856     2.279    slc/RegFile/registerOne/CLK
    SLICE_X60Y64         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[3]/C





