 URL : "https://github.com/ucb-bar/chisel-tutorial/issues/105" TITLE : cann't generate verilog BODY : hi, when i follow the wiki try to generate verilog: tester_backends=verilator ./run-examples.sh gcd. it only generate gcd.anno, gcd.fir and gcd.lo.fir, and i get the following information: process_args java_version = '1.7' executing command line: java -xms1024m -xmx1024m -xx:reservedcodecachesize=128m -xx:maxpermsize=256m -jar /usr/share/sbt/bin/sbt-launch.jar test:run-main examples.launcher gcd info loading project definition from /home/zhangyl/project/chisel/chisel-tutorial/project info set current project to chisel-tutorial in build file:/home/zhangyl/project/chisel/chisel-tutorial/ info running examples.launcher gcd starting tutorial gcd info 0.004 elaborating design... info 0.282 done elaborating. total firrtl compile time: 2140.0 ms total firrtl compile time: 68.9 ms end of dependency graph circuit state created info 0.001 seed 1508412833942 test gcd success: 3 tests passed in 29 cycles taking 0.057114 seconds info 0.042 ran 24 cycles passed tutorials passing: 1 success total time: 6 s, completed oct 19, 2017 7:33:57 pm my ubuntu's version is 14.04, and i have installed verilator.