int F_1 ( void )\r\n{\r\nint V_1 ;\r\nF_2 ( V_2 , V_3 ) ;\r\nF_2 ( V_4 , V_5 ) ;\r\nF_2 ( V_6 , V_7 ) ;\r\nF_2 ( V_8 , V_9 ) ;\r\nF_2 ( V_10 , V_11 ) ;\r\nF_2 ( V_12 , V_13 ) ;\r\nF_2 ( V_14 , V_15 ) ;\r\nfor ( V_1 = 0 ; V_1 < 10 ; V_1 ++ ) {\r\nif ( ( F_3 ( V_16 ) & V_17 )\r\n== V_17 )\r\nbreak;\r\nF_4 ( 100 ) ;\r\n}\r\nF_2 ( V_2 , V_18 ) ;\r\nreturn 0 ;\r\n}\r\nint F_5 ( void )\r\n{\r\nF_2 ( V_19 , V_13 ) ;\r\nF_2 ( V_20 , V_11 ) ;\r\nreturn 0 ;\r\n}\r\nint F_6 ( void )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nF_2 ( V_25 , V_26 + V_27 ) ;\r\nF_2 ( V_28 , V_26 + V_29 ) ;\r\nF_2 ( V_30 , V_26 + V_31 ) ;\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nT_1 F_10 ( unsigned int V_32 )\r\n{\r\nreturn F_3 ( V_26 + V_32 ) ;\r\n}\r\nvoid F_11 ( unsigned int V_32 , T_1 V_33 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_34 , V_21 ) ;\r\nF_2 ( V_33 , ( V_26 + V_32 ) ) ;\r\nF_9 ( & V_34 , V_21 ) ;\r\n}\r\nvoid F_12 ( unsigned int V_32 , T_1 V_35 , T_1 V_33 )\r\n{\r\nT_1 V_36 ;\r\nunsigned long V_21 ;\r\nF_7 ( & V_34 , V_21 ) ;\r\nV_36 = F_3 ( V_26 + V_32 ) ;\r\nV_36 = ( ( V_36 & ~ V_35 ) | ( V_33 & V_35 ) ) ;\r\nF_2 ( V_36 , ( V_26 + V_32 ) ) ;\r\nF_9 ( & V_34 , V_21 ) ;\r\n}\r\nstruct V_37 * F_13 ( void )\r\n{\r\nreturn V_38 . V_39 ? & V_38 . V_40 : NULL ;\r\n}\r\nbool F_14 ( void )\r\n{\r\nreturn ( F_15 ( V_41 + V_42 ) &\r\nV_43 ) == V_43 ;\r\n}\r\nint F_16 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_44 ) ;\r\n}\r\nint F_17 ( enum V_45 V_36 )\r\n{\r\nif ( V_36 < V_46 || V_36 > V_47 )\r\nreturn - V_48 ;\r\nF_18 ( V_36 , ( V_41 + V_49 ) ) ;\r\nreturn 0 ;\r\n}\r\nenum V_50 F_19 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_51 ) ;\r\n}\r\nenum V_52 F_20 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_53 ) ;\r\n}\r\nint F_21 ( T_2 V_54 , T_2 V_55 , T_2 div )\r\n{\r\nstatic int V_56 [ 2 ] ;\r\nint V_57 = 0 ;\r\nunsigned long V_21 ;\r\nT_1 V_36 ;\r\nT_1 V_58 ;\r\nT_1 V_35 ;\r\nT_1 V_59 ;\r\nF_22 ( V_54 > 1 ) ;\r\nF_22 ( div > 63 ) ;\r\nF_22 ( ( V_54 == 0 ) && ( V_55 > V_60 ) ) ;\r\nif ( ! div && ! V_56 [ V_54 ] )\r\nreturn - V_48 ;\r\nswitch ( V_54 ) {\r\ncase 0 :\r\nV_59 = V_61 ;\r\nV_35 = ( V_61 | V_62 ) ;\r\nV_58 = ( ( V_55 << V_63 ) |\r\n( div << V_64 ) ) ;\r\nbreak;\r\ncase 1 :\r\nV_59 = V_65 ;\r\nV_35 = ( V_65 | V_66 |\r\nV_67 ) ;\r\nV_58 = ( ( V_55 << V_68 ) |\r\n( div << V_69 ) ) ;\r\nbreak;\r\n}\r\nV_58 &= V_35 ;\r\nF_7 ( & V_70 , V_21 ) ;\r\nV_36 = F_3 ( V_71 ) ;\r\nif ( V_36 & V_59 ) {\r\nif ( div ) {\r\nif ( ( V_36 & V_35 ) != V_58 ) {\r\nV_57 = - V_72 ;\r\ngoto V_73;\r\n}\r\n} else {\r\nif ( ( V_36 & V_35 & ~ V_59 ) != V_58 ) {\r\nV_57 = - V_48 ;\r\ngoto V_73;\r\n}\r\n}\r\n}\r\nF_2 ( ( V_58 | ( V_36 & ~ V_35 ) ) , V_71 ) ;\r\nV_56 [ V_54 ] += ( div ? 1 : - 1 ) ;\r\nV_73:\r\nF_9 ( & V_70 , V_21 ) ;\r\nreturn V_57 ;\r\n}\r\nint F_23 ( T_2 V_74 , bool V_75 , bool V_76 )\r\n{\r\nunsigned long V_21 ;\r\nF_22 ( ( V_74 < V_77 ) || ( V_78 < V_74 ) ) ;\r\nF_7 ( & V_79 . V_80 , V_21 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 0 ) )\r\nF_8 () ;\r\nF_18 ( V_82 , ( V_41 + V_83 ) ) ;\r\nF_18 ( V_74 , ( V_41 + V_84 ) ) ;\r\nF_18 ( ( V_76 ? 1 : 0 ) , ( V_41 + V_85 ) ) ;\r\nF_18 ( ( V_75 ? 1 : 0 ) ,\r\n( V_41 + V_86 ) ) ;\r\nF_18 ( 0 , ( V_41 + V_87 ) ) ;\r\nF_2 ( F_24 ( 0 ) , V_88 ) ;\r\nF_9 ( & V_79 . V_80 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nT_2 F_25 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_89 ) ;\r\n}\r\nstatic void F_26 ( void )\r\n{\r\nconst T_2 V_90 [ 2 ] = {\r\nV_91 ,\r\nV_92\r\n} ;\r\nstatic T_1 V_93 ;\r\nstatic T_1 V_94 ;\r\nT_1 V_95 ;\r\nT_1 V_96 ;\r\nunsigned int V_1 ;\r\nV_95 = V_79 . V_97 . V_98 | V_79 . V_97 . V_99 ;\r\nV_95 |= ( V_100 | V_101 ) ;\r\nV_96 = V_79 . V_97 . V_96 ;\r\nif ( ( V_95 == V_93 ) && ( V_96 == V_94 ) )\r\nreturn;\r\nfor ( V_1 = 0 ; V_1 < 2 ; V_1 ++ ) {\r\nwhile ( F_3 ( V_81 ) & F_24 ( 0 ) )\r\nF_8 () ;\r\nF_2 ( V_95 , ( V_41 + V_102 ) ) ;\r\nF_2 ( V_96 , ( V_41 + V_103 ) ) ;\r\nF_18 ( V_90 [ V_1 ] , ( V_41 + V_83 ) ) ;\r\nF_2 ( F_24 ( 0 ) , V_88 ) ;\r\n}\r\nV_93 = V_95 ;\r\nV_94 = V_96 ;\r\n}\r\nvoid F_27 ( T_1 V_104 )\r\n{\r\nunsigned long V_21 ;\r\nT_1 V_58 ;\r\nint V_1 ;\r\nF_22 ( V_104 != ( V_104 & V_105 ) ) ;\r\nfor ( V_1 = 0 , V_58 = 0 ; V_1 < V_106 ; V_1 ++ ) {\r\nif ( V_104 & F_28 ( V_1 ) )\r\nV_58 |= V_107 [ V_1 ] ;\r\n}\r\nF_7 ( & V_79 . V_80 , V_21 ) ;\r\nV_79 . V_97 . V_99 = V_58 ;\r\nF_26 () ;\r\nF_9 ( & V_79 . V_80 , V_21 ) ;\r\n}\r\nvoid F_29 ( T_1 V_96 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_79 . V_80 , V_21 ) ;\r\nV_79 . V_97 . V_96 = V_96 ;\r\nF_26 () ;\r\nF_9 ( & V_79 . V_80 , V_21 ) ;\r\n}\r\nvoid F_30 ( void T_3 * * V_108 )\r\n{\r\nif ( F_15 ( V_41 + V_109 ) & 1 )\r\n* V_108 = ( V_41 + V_110 ) ;\r\nelse\r\n* V_108 = ( V_41 + V_111 ) ;\r\n}\r\nint F_31 ( T_2 V_112 )\r\n{\r\nint V_57 ;\r\nif ( V_112 < V_113 || V_112 > V_114 )\r\nreturn - V_48 ;\r\nV_57 = 0 ;\r\nF_32 ( & V_115 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 1 ) )\r\nF_8 () ;\r\nF_18 ( V_116 , ( V_41 + V_117 ) ) ;\r\nF_18 ( V_112 , ( V_41 + V_118 ) ) ;\r\nF_18 ( V_119 , ( V_41 + V_120 ) ) ;\r\nF_2 ( F_24 ( 1 ) , V_88 ) ;\r\nF_33 ( & V_115 . V_121 ) ;\r\nif ( ( V_115 . V_122 . V_90 != V_116 ) ||\r\n( V_115 . V_122 . V_123 != V_112 ) )\r\nV_57 = - V_124 ;\r\nF_34 ( & V_115 . V_80 ) ;\r\nreturn V_57 ;\r\n}\r\nint F_35 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_125 ) ;\r\n}\r\nint F_36 ( void )\r\n{\r\nreturn F_15 ( V_126 ) ;\r\n}\r\nint F_37 ( T_2 V_112 )\r\n{\r\nif ( V_112 < V_127 || V_112 > V_128 )\r\nreturn - V_48 ;\r\nif ( V_129 )\r\nF_18 ( V_112 , V_126 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_38 ( bool V_130 )\r\n{\r\nT_1 V_131 [] = {\r\nV_132 ,\r\nV_133\r\n} ;\r\nunsigned long V_21 ;\r\nunsigned int V_1 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nfor ( V_1 = 0 ; V_1 < F_39 ( V_131 ) ; V_1 ++ ) {\r\nT_1 V_36 ;\r\nT_1 div ;\r\nV_36 = F_3 ( V_26 + V_131 [ V_1 ] ) ;\r\ndiv = ( V_36 & V_134 ) ;\r\nif ( V_130 ) {\r\nif ( ( div <= 1 ) || ( div > 15 ) ) {\r\nF_40 ( L_1 ,\r\ndiv , V_135 ) ;\r\ngoto V_73;\r\n}\r\ndiv <<= 1 ;\r\n} else {\r\nif ( div <= 2 )\r\ngoto V_73;\r\ndiv >>= 1 ;\r\n}\r\nV_36 = ( ( V_36 & ~ V_134 ) |\r\n( div & V_134 ) ) ;\r\nF_2 ( V_36 , V_26 + V_131 [ V_1 ] ) ;\r\n}\r\nV_73:\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\n}\r\nint F_41 ( T_2 V_112 )\r\n{\r\nint V_57 = 0 ;\r\nif ( V_112 == V_115 . V_136 )\r\nreturn 0 ;\r\nF_32 ( & V_115 . V_80 ) ;\r\nif ( V_115 . V_136 == V_137 )\r\nF_38 ( false ) ;\r\nif ( ( V_112 != V_138 ) && ( V_115 . V_136 != V_138 ) )\r\ngoto V_139;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 1 ) )\r\nF_8 () ;\r\nF_18 ( V_116 , ( V_41 + V_117 ) ) ;\r\nF_18 ( V_113 , ( V_41 + V_118 ) ) ;\r\nF_18 ( ( ( V_112 == V_137 ) ? V_140 : V_112 ) ,\r\n( V_41 + V_120 ) ) ;\r\nF_2 ( F_24 ( 1 ) , V_88 ) ;\r\nF_33 ( & V_115 . V_121 ) ;\r\nif ( ( V_115 . V_122 . V_90 != V_116 ) ||\r\n( V_115 . V_122 . V_136 != V_112 ) )\r\nV_57 = - V_124 ;\r\nV_139:\r\nif ( ( ! V_57 && ( V_112 == V_137 ) ) ||\r\n( V_57 && ( V_115 . V_136 == V_137 ) ) )\r\nF_38 ( true ) ;\r\nif ( ! V_57 )\r\nV_115 . V_136 = V_112 ;\r\nF_34 ( & V_115 . V_80 ) ;\r\nreturn V_57 ;\r\n}\r\nint F_42 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_141 ) ;\r\n}\r\nint F_43 ( bool V_130 )\r\n{\r\nint V_57 = 0 ;\r\nT_2 V_90 ;\r\nstatic unsigned int V_56 ;\r\nF_32 ( & V_115 . V_80 ) ;\r\nif ( V_130 ) {\r\nif ( 0 != V_56 ++ )\r\ngoto V_73;\r\nV_90 = V_142 ;\r\n} else {\r\nif ( V_56 == 0 ) {\r\nV_57 = - V_124 ;\r\ngoto V_73;\r\n} else if ( 1 != V_56 -- ) {\r\ngoto V_73;\r\n}\r\nV_90 = V_143 ;\r\n}\r\nwhile ( F_3 ( V_81 ) & F_24 ( 1 ) )\r\nF_8 () ;\r\nF_18 ( V_90 , ( V_41 + V_117 ) ) ;\r\nF_2 ( F_24 ( 1 ) , V_88 ) ;\r\nF_33 ( & V_115 . V_121 ) ;\r\nif ( ( V_115 . V_122 . V_90 != V_90 ) ||\r\n( ( V_115 . V_122 . V_144 & F_28 ( 0 ) ) != 0 ) )\r\nV_57 = - V_124 ;\r\nV_73:\r\nF_34 ( & V_115 . V_80 ) ;\r\nreturn V_57 ;\r\n}\r\nint F_44 ( void )\r\n{\r\nint V_57 = 0 ;\r\nF_32 ( & V_115 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 1 ) )\r\nF_8 () ;\r\nF_18 ( V_145 ,\r\n( V_41 + V_117 ) ) ;\r\nF_2 ( F_24 ( 1 ) , V_88 ) ;\r\nF_33 ( & V_115 . V_121 ) ;\r\nif ( ( V_115 . V_122 . V_90 != V_145 ) ||\r\n( ( V_115 . V_122 . V_144 & F_28 ( 0 ) ) != 0 ) )\r\nV_57 = - V_124 ;\r\nF_34 ( & V_115 . V_80 ) ;\r\nreturn V_57 ;\r\n}\r\nstatic int F_45 ( T_2 clock , bool V_130 )\r\n{\r\nint V_57 = 0 ;\r\nif ( clock == V_146 )\r\nclock = ( V_130 ? V_147 : V_148 ) ;\r\nelse if ( clock == V_149 )\r\nclock = ( V_130 ? V_150 : V_151 ) ;\r\nelse\r\nreturn - V_48 ;\r\nF_32 ( & V_115 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 1 ) )\r\nF_8 () ;\r\nF_18 ( V_152 , ( V_41 + V_117 ) ) ;\r\nF_18 ( clock , ( V_41 + V_153 ) ) ;\r\nF_2 ( F_24 ( 1 ) , V_88 ) ;\r\nF_33 ( & V_115 . V_121 ) ;\r\nif ( V_115 . V_122 . V_90 != V_152 )\r\nV_57 = - V_124 ;\r\nF_34 ( & V_115 . V_80 ) ;\r\nreturn V_57 ;\r\n}\r\nint F_46 ( T_4 V_154 , T_2 V_155 )\r\n{\r\nint V_57 = 0 ;\r\nbool V_156 = false ;\r\nint V_1 ;\r\nF_22 ( V_154 >= V_157 ) ;\r\nswitch ( V_154 ) {\r\ncase V_158 :\r\ncase V_159 :\r\ncase V_160 :\r\ncase V_161 :\r\nV_156 = true ;\r\nbreak;\r\n}\r\nF_22 ( V_155 > V_162 ) ;\r\nF_22 ( V_155 == V_163 && ! V_156 ) ;\r\nF_32 ( & V_164 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 2 ) )\r\nF_8 () ;\r\nfor ( V_1 = 0 ; V_1 < V_157 ; V_1 ++ )\r\nF_18 ( V_165 , ( V_41 + V_166 + V_1 ) ) ;\r\nF_18 ( V_155 , ( V_41 + V_166 + V_154 ) ) ;\r\nF_18 ( V_167 , ( V_41 + V_168 ) ) ;\r\nF_2 ( F_24 ( 2 ) , V_88 ) ;\r\nif ( ! F_47 ( & V_164 . V_121 ,\r\nF_48 ( 20000 ) ) ) {\r\nF_40 ( L_2 ,\r\nV_135 ) ;\r\nV_57 = - V_124 ;\r\ngoto V_73;\r\n}\r\nif ( V_164 . V_122 . V_169 != V_170 )\r\nV_57 = - V_124 ;\r\nV_73:\r\nF_34 ( & V_164 . V_80 ) ;\r\nreturn V_57 ;\r\n}\r\nvoid F_49 ( struct V_171 * V_172 ,\r\nstruct V_171 * V_173 )\r\n{\r\nT_1 V_174 ;\r\nT_1 V_175 ;\r\nunsigned long V_21 ;\r\nF_22 ( ( V_172 == NULL ) || ( V_173 == NULL ) ) ;\r\nV_174 = ( V_172 -> V_176 & 0xF ) ;\r\nV_174 = ( ( V_174 << 4 ) | ( V_172 -> V_177 & 0xF ) ) ;\r\nV_174 = ( ( V_174 << 8 ) | ( V_172 -> V_178 & 0xFF ) ) ;\r\nV_174 = ( ( V_174 << 8 ) | ( V_172 -> V_179 & 0xFF ) ) ;\r\nV_174 = ( ( V_174 << 4 ) | ( V_172 -> V_180 & 0xF ) ) ;\r\nV_174 = ( ( V_174 << 4 ) | ( V_172 -> V_181 & 0xF ) ) ;\r\nV_175 = ( V_173 -> V_176 & 0xF ) ;\r\nV_175 = ( ( V_175 << 4 ) | ( V_173 -> V_177 & 0xF ) ) ;\r\nV_175 = ( ( V_175 << 8 ) | ( V_173 -> V_178 & 0xFF ) ) ;\r\nV_175 = ( ( V_175 << 8 ) | ( V_173 -> V_179 & 0xFF ) ) ;\r\nV_175 = ( ( V_175 << 4 ) | ( V_173 -> V_180 & 0xF ) ) ;\r\nV_175 = ( ( V_175 << 4 ) | ( V_173 -> V_181 & 0xF ) ) ;\r\nF_7 ( & V_164 . V_182 , V_21 ) ;\r\nF_2 ( V_174 , ( V_41 + V_183 ) ) ;\r\nF_2 ( V_175 , ( V_41 + V_184 ) ) ;\r\nV_164 . V_185 =\r\n( ( V_172 -> V_176 == V_186 ) ||\r\n( V_172 -> V_177 == V_186 ) ||\r\n( V_173 -> V_176 == V_186 ) ||\r\n( V_173 -> V_177 == V_186 ) ) ;\r\nF_9 ( & V_164 . V_182 , V_21 ) ;\r\n}\r\nbool F_50 ( void )\r\n{\r\nreturn V_164 . V_185 ;\r\n}\r\nstatic int F_51 ( bool V_130 )\r\n{\r\nint V_57 ;\r\nunsigned long V_21 ;\r\nV_57 = 0 ;\r\nF_32 ( & V_187 . V_188 ) ;\r\nF_7 ( & V_187 . V_80 , V_21 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 3 ) )\r\nF_8 () ;\r\nF_18 ( ( V_130 ? V_189 : V_190 ) , ( V_41 + V_191 ) ) ;\r\nF_18 ( V_192 , ( V_41 + V_193 ) ) ;\r\nF_2 ( F_24 ( 3 ) , V_88 ) ;\r\nF_9 ( & V_187 . V_80 , V_21 ) ;\r\nif ( V_130 && ! F_47 ( & V_187 . V_194 ,\r\nF_48 ( 20000 ) ) ) {\r\nF_40 ( L_2 ,\r\nV_135 ) ;\r\nV_57 = - V_124 ;\r\n}\r\nF_34 ( & V_187 . V_188 ) ;\r\nreturn V_57 ;\r\n}\r\nstatic int F_52 ( bool V_130 )\r\n{\r\nT_1 V_36 = ( V_195 | V_196 ) ;\r\nif ( ! V_130 )\r\nV_36 |= V_197 ;\r\nF_2 ( V_36 , V_198 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_53 ( T_2 clock , bool V_130 )\r\n{\r\nT_1 V_36 ;\r\nunsigned long V_21 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nV_36 = F_3 ( V_26 + V_199 [ clock ] . V_200 ) ;\r\nif ( V_130 ) {\r\nV_36 |= ( V_201 | V_199 [ clock ] . V_202 ) ;\r\n} else {\r\nV_199 [ clock ] . V_202 = ( V_36 & V_203 ) ;\r\nV_36 &= ~ ( V_201 | V_203 ) ;\r\n}\r\nF_2 ( V_36 , V_26 + V_199 [ clock ] . V_200 ) ;\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_54 ( T_2 clock , bool V_130 )\r\n{\r\nT_1 V_36 ;\r\nint V_204 ;\r\nif ( V_130 ) {\r\nV_36 = F_3 ( V_205 ) ;\r\nF_2 ( V_36 | V_206 , V_205 ) ;\r\n}\r\nV_204 = F_53 ( clock , V_130 ) ;\r\nif ( ! V_204 && ! V_130 ) {\r\nV_36 = F_3 ( V_205 ) ;\r\nF_2 ( V_36 & ~ V_206 , V_205 ) ;\r\n}\r\nreturn V_204 ;\r\n}\r\nstatic inline bool F_55 ( void )\r\n{\r\nreturn ( F_3 ( V_16 ) &\r\n( V_207 |\r\nV_208 ) ) ==\r\n( V_207 |\r\nV_208 ) ;\r\n}\r\nstatic int F_56 ( bool V_130 )\r\n{\r\nint V_57 = 0 ;\r\nT_1 V_36 ;\r\nF_2 ( ( V_209 |\r\nV_210 ) , ( V_130 ?\r\nV_5 : V_211 ) ) ;\r\nV_36 = F_3 ( V_13 ) ;\r\nif ( V_130 )\r\nV_36 |= V_212 ;\r\nelse\r\nV_36 &= ~ V_212 ;\r\nF_2 ( V_36 , V_13 ) ;\r\nif ( V_130 ) {\r\nunsigned int V_1 ;\r\nbool V_213 = F_55 () ;\r\nfor ( V_1 = 10 ; ! V_213 && ( V_1 > 0 ) ; -- V_1 ) {\r\nF_4 ( 100 ) ;\r\nV_213 = F_55 () ;\r\n}\r\nif ( V_213 ) {\r\nF_2 ( V_214 ,\r\nV_18 ) ;\r\n} else {\r\nF_2 ( ( V_209 |\r\nV_210 ) ,\r\nV_211 ) ;\r\nV_36 &= ~ V_212 ;\r\nF_2 ( V_36 , V_13 ) ;\r\nV_57 = - V_215 ;\r\n}\r\n} else {\r\nF_2 ( V_214 , V_3 ) ;\r\n}\r\nreturn V_57 ;\r\n}\r\nstatic int F_57 ( T_2 V_216 , bool V_130 )\r\n{\r\nT_1 V_36 ;\r\nV_36 = F_3 ( V_9 ) ;\r\nV_36 &= ~ V_217 [ V_216 ] . V_218 ;\r\nV_36 |= ( ( V_130 ? V_217 [ V_216 ] . V_219 : V_220 ) <<\r\nV_217 [ V_216 ] . V_221 ) ;\r\nF_2 ( V_36 , V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_58 ( T_2 V_216 , bool V_130 )\r\n{\r\nT_1 V_36 ;\r\nV_36 = F_3 ( V_11 ) ;\r\nV_130 ? ( V_36 |= V_222 [ V_216 ] . V_223 ) : ( V_36 &= ~ V_222 [ V_216 ] . V_223 ) ;\r\nF_2 ( V_36 , V_11 ) ;\r\nreturn 0 ;\r\n}\r\nint F_59 ( T_2 clock , bool V_130 )\r\n{\r\nif ( clock == V_224 )\r\nreturn F_54 ( clock , V_130 ) ;\r\nelse if ( clock < V_225 )\r\nreturn F_53 ( clock , V_130 ) ;\r\nelse if ( clock == V_226 )\r\nreturn F_52 ( V_130 ) ;\r\nelse if ( ( clock == V_227 ) || ( clock == V_228 ) )\r\nreturn F_57 ( ( clock - V_227 ) , V_130 ) ;\r\nelse if ( ( V_229 <= clock ) && ( clock <= V_230 ) )\r\nreturn F_58 ( ( clock - V_229 ) , V_130 ) ;\r\nelse if ( clock == V_231 )\r\nreturn F_56 ( V_130 ) ;\r\nelse if ( clock == V_232 )\r\nreturn F_51 ( V_130 ) ;\r\nelse if ( ( clock == V_146 ) || ( clock == V_149 ) )\r\nreturn F_45 ( clock , V_130 ) ;\r\nelse\r\nreturn - V_48 ;\r\n}\r\nstatic unsigned long F_60 ( void T_3 * V_32 , unsigned long V_233 ,\r\nint V_234 )\r\n{\r\nT_5 V_235 ;\r\nT_1 V_36 ;\r\nT_1 V_236 ;\r\nT_1 div = 1 ;\r\nV_36 = F_3 ( V_32 ) ;\r\nV_235 = V_233 ;\r\nV_235 *= ( ( V_36 & V_237 ) >> V_238 ) ;\r\nV_236 = ( ( V_36 & V_239 ) >> V_240 ) ;\r\nif ( V_236 > 1 )\r\ndiv *= V_236 ;\r\nV_236 = ( ( V_36 & V_241 ) >> V_242 ) ;\r\nif ( V_236 > 1 )\r\ndiv *= V_236 ;\r\nif ( V_36 & V_243 )\r\ndiv *= 2 ;\r\nif ( ( V_234 == V_244 ) || ( ( V_234 == V_245 ) &&\r\n( V_36 & V_246 ) &&\r\n( ( V_32 == V_247 ) ||\r\n( V_32 == V_248 ) ||\r\n( V_32 == V_249 ) ) ) )\r\ndiv *= 2 ;\r\n( void ) F_61 ( V_235 , div ) ;\r\nreturn ( unsigned long ) V_235 ;\r\n}\r\nstatic unsigned long F_62 ( T_2 clock )\r\n{\r\nT_1 V_36 ;\r\nT_1 V_202 ;\r\nunsigned long V_235 = V_250 ;\r\nV_36 = F_3 ( V_26 + V_199 [ clock ] . V_200 ) ;\r\nif ( V_36 & V_251 ) {\r\nif ( V_199 [ clock ] . V_252 && ( V_36 & V_253 ) )\r\nV_235 /= 2 ;\r\nreturn V_235 ;\r\n}\r\nV_36 |= V_199 [ clock ] . V_202 ;\r\nV_202 = ( V_36 & V_203 ) ;\r\nif ( V_202 == V_254 )\r\nV_235 = F_60 ( V_247 , V_235 , V_199 [ clock ] . V_234 ) ;\r\nelse if ( V_202 == V_255 )\r\nV_235 = F_60 ( V_256 , V_235 , V_199 [ clock ] . V_234 ) ;\r\nelse if ( V_202 == V_257 )\r\nV_235 = F_60 ( V_249 , V_235 , V_199 [ clock ] . V_234 ) ;\r\nelse\r\nreturn 0 ;\r\nif ( ( clock == V_224 ) &&\r\n( V_36 & V_258 ) ) {\r\nT_5 V_57 = ( V_235 * 10 ) ;\r\n( void ) F_61 ( V_57 , 25 ) ;\r\nreturn ( unsigned long ) V_57 ;\r\n}\r\nV_36 &= V_134 ;\r\nif ( V_36 )\r\nreturn V_235 / V_36 ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic unsigned long F_63 ( void )\r\n{\r\nT_1 V_57 ;\r\nunsigned long V_235 ;\r\nV_57 = F_3 ( V_259 ) ;\r\nif ( V_57 & V_260 ) {\r\nV_235 = F_60 ( V_249 , V_250 , V_244 ) ;\r\nif ( ! ( V_57 & V_261 ) )\r\nV_235 /= 2 ;\r\nV_57 = F_3 ( V_262 ) ;\r\nV_57 &= V_134 ;\r\nV_235 /= V_57 ;\r\n} else {\r\nV_235 = F_60 ( V_248 , V_250 , V_245 ) ;\r\n}\r\nreturn V_235 ;\r\n}\r\nstatic unsigned long F_64 ( T_2 V_216 )\r\n{\r\nT_1 V_219 ;\r\nT_1 div = 1 ;\r\nV_219 = F_3 ( V_9 ) ;\r\nV_219 = ( ( V_219 & V_217 [ V_216 ] . V_218 ) >> V_217 [ V_216 ] . V_221 ) ;\r\nif ( V_219 == V_220 )\r\nV_219 = V_217 [ V_216 ] . V_219 ;\r\nelse\r\nV_217 [ V_216 ] . V_219 = V_219 ;\r\nswitch ( V_219 ) {\r\ncase V_263 :\r\ndiv *= 2 ;\r\ncase V_264 :\r\ndiv *= 2 ;\r\ncase V_265 :\r\nreturn F_60 ( V_7 , F_62 ( V_266 ) ,\r\nV_267 ) / div ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic unsigned long F_65 ( T_2 V_216 )\r\n{\r\nT_1 div ;\r\ndiv = F_3 ( V_11 ) ;\r\ndiv = ( ( div & V_222 [ V_216 ] . V_59 ) >> ( V_222 [ V_216 ] . V_268 ) ) ;\r\nreturn F_62 ( V_269 ) / F_66 ( ( T_1 ) 1 , div ) ;\r\n}\r\nunsigned long F_67 ( T_2 clock )\r\n{\r\nif ( clock < V_225 )\r\nreturn F_62 ( clock ) ;\r\nelse if ( clock == V_226 )\r\nreturn V_250 / 16 ;\r\nelse if ( clock == V_232 )\r\nreturn V_250 ;\r\nelse if ( clock == V_146 )\r\nreturn F_60 ( V_247 , V_250 , V_267 ) ;\r\nelse if ( clock == V_149 )\r\nreturn F_60 ( V_256 , V_250 , V_267 ) ;\r\nelse if ( clock == V_270 )\r\nreturn F_63 () ;\r\nelse if ( clock == V_271 )\r\nreturn F_60 ( V_249 , V_250 , V_267 ) ;\r\nelse if ( clock == V_231 )\r\nreturn F_60 ( V_7 , F_62 ( V_266 ) ,\r\nV_267 ) ;\r\nelse if ( ( clock == V_227 ) || ( clock == V_228 ) )\r\nreturn F_64 ( clock - V_227 ) ;\r\nelse if ( ( V_229 <= clock ) && ( clock <= V_230 ) )\r\nreturn F_65 ( clock - V_229 ) ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic unsigned long F_68 ( T_1 V_272 , int V_234 )\r\n{\r\nif ( V_272 & V_251 )\r\nreturn V_250 ;\r\nV_272 &= V_203 ;\r\nif ( V_272 == V_254 )\r\nreturn F_60 ( V_247 , V_250 , V_234 ) ;\r\nelse if ( V_272 == V_255 )\r\nreturn F_60 ( V_256 , V_250 , V_234 ) ;\r\nelse if ( V_272 == V_257 )\r\nreturn F_60 ( V_249 , V_250 , V_234 ) ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_69 ( unsigned long V_233 , unsigned long V_235 )\r\n{\r\nT_1 div ;\r\ndiv = ( V_233 / V_235 ) ;\r\nif ( div == 0 )\r\nreturn 1 ;\r\nif ( V_235 < ( V_233 / div ) )\r\ndiv ++ ;\r\nreturn div ;\r\n}\r\nstatic long F_70 ( T_2 clock , unsigned long V_235 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\nunsigned long V_233 ;\r\nlong V_273 ;\r\nV_36 = F_3 ( V_26 + V_199 [ clock ] . V_200 ) ;\r\nV_233 = F_68 ( ( V_36 | V_199 [ clock ] . V_202 ) ,\r\nV_199 [ clock ] . V_234 ) ;\r\ndiv = F_69 ( V_233 , V_235 ) ;\r\nif ( V_36 & V_251 ) {\r\nif ( V_199 [ clock ] . V_252 ) {\r\nif ( div > 2 )\r\ndiv = 2 ;\r\n} else {\r\ndiv = 1 ;\r\n}\r\n} else if ( ( clock == V_224 ) && ( div == 3 ) ) {\r\nT_5 V_57 = ( V_233 * 10 ) ;\r\n( void ) F_61 ( V_57 , 25 ) ;\r\nif ( V_57 <= V_235 )\r\nreturn ( unsigned long ) V_57 ;\r\n}\r\nV_273 = ( V_233 / F_71 ( div , ( T_1 ) 31 ) ) ;\r\nreturn V_273 ;\r\n}\r\nstatic long F_72 ( unsigned long V_235 )\r\n{\r\nstruct V_274 * V_275 ;\r\nlong V_276 = 0 ;\r\nV_235 = V_235 / 1000 ;\r\nF_73 (pos, db8500_cpufreq_table) {\r\nV_276 = V_275 -> V_277 ;\r\nif ( V_276 == V_235 )\r\nbreak;\r\n}\r\nreturn V_276 * 1000 ;\r\n}\r\nstatic long F_74 ( unsigned long V_235 )\r\n{\r\nlong V_273 = 0 ;\r\nunsigned long V_233 ;\r\nunsigned long V_278 ;\r\nT_1 V_57 ;\r\nV_233 = F_62 ( V_266 ) ;\r\nV_278 = V_235 ;\r\nfor ( V_57 = 7 ; ( V_278 > 0 ) && ( V_57 > 0 ) ; V_57 -- ) {\r\nT_5 V_236 ;\r\nV_236 = ( V_57 * V_235 ) ;\r\n( void ) F_61 ( V_236 , V_233 ) ;\r\nif ( V_236 < 6 )\r\nV_236 = 6 ;\r\nelse if ( V_236 > 255 )\r\nV_236 = 255 ;\r\nV_236 *= V_233 ;\r\nif ( ( ( 2 * V_236 ) < ( V_57 * V_279 ) ) ||\r\n( ( V_57 * V_280 ) < ( 2 * V_236 ) ) )\r\ncontinue;\r\n( void ) F_61 ( V_236 , V_57 ) ;\r\nif ( V_235 < V_236 ) {\r\nif ( V_273 == 0 )\r\nV_273 = ( long ) V_236 ;\r\nbreak;\r\n}\r\nif ( ( V_235 - V_236 ) < V_278 ) {\r\nV_278 = ( V_235 - V_236 ) ;\r\nV_273 = ( long ) V_236 ;\r\n}\r\n}\r\nreturn V_273 ;\r\n}\r\nstatic long F_75 ( unsigned long V_235 )\r\n{\r\nT_1 div ;\r\nunsigned long V_233 ;\r\nlong V_273 ;\r\nV_233 = F_60 ( V_7 , F_62 ( V_266 ) ,\r\nV_267 ) ;\r\ndiv = F_69 ( V_233 , V_235 ) ;\r\nV_273 = ( V_233 / ( ( div > 2 ) ? 4 : div ) ) ;\r\nreturn V_273 ;\r\n}\r\nstatic long F_76 ( unsigned long V_235 )\r\n{\r\nT_1 div ;\r\nunsigned long V_233 ;\r\nlong V_273 ;\r\nV_233 = F_62 ( V_269 ) ;\r\ndiv = F_69 ( V_233 , V_235 ) ;\r\nV_273 = ( V_233 / F_71 ( div , ( T_1 ) 255 ) ) ;\r\nreturn V_273 ;\r\n}\r\nlong F_77 ( T_2 clock , unsigned long V_235 )\r\n{\r\nif ( clock < V_225 )\r\nreturn F_70 ( clock , V_235 ) ;\r\nelse if ( clock == V_270 )\r\nreturn F_72 ( V_235 ) ;\r\nelse if ( clock == V_231 )\r\nreturn F_74 ( V_235 ) ;\r\nelse if ( ( clock == V_227 ) || ( clock == V_228 ) )\r\nreturn F_75 ( V_235 ) ;\r\nelse if ( ( V_229 <= clock ) && ( clock <= V_230 ) )\r\nreturn F_76 ( V_235 ) ;\r\nelse\r\nreturn ( long ) F_67 ( clock ) ;\r\n}\r\nstatic void F_78 ( T_2 clock , unsigned long V_235 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\nunsigned long V_233 ;\r\nunsigned long V_21 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nV_36 = F_3 ( V_26 + V_199 [ clock ] . V_200 ) ;\r\nV_233 = F_68 ( ( V_36 | V_199 [ clock ] . V_202 ) ,\r\nV_199 [ clock ] . V_234 ) ;\r\ndiv = F_69 ( V_233 , V_235 ) ;\r\nif ( V_36 & V_251 ) {\r\nif ( V_199 [ clock ] . V_252 ) {\r\nif ( div > 1 )\r\nV_36 |= V_253 ;\r\nelse\r\nV_36 &= ~ V_253 ;\r\n}\r\n} else if ( clock == V_224 ) {\r\nV_36 &= ~ ( V_134 |\r\nV_258 ) ;\r\nif ( div == 3 ) {\r\nT_5 V_57 = ( V_233 * 10 ) ;\r\n( void ) F_61 ( V_57 , 25 ) ;\r\nif ( V_57 <= V_235 ) {\r\nV_36 |= V_258 ;\r\ndiv = 0 ;\r\n}\r\n}\r\nV_36 |= F_71 ( div , ( T_1 ) 31 ) ;\r\n} else {\r\nV_36 &= ~ V_134 ;\r\nV_36 |= F_71 ( div , ( T_1 ) 31 ) ;\r\n}\r\nF_2 ( V_36 , V_26 + V_199 [ clock ] . V_200 ) ;\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\n}\r\nstatic int F_79 ( unsigned long V_235 )\r\n{\r\nstruct V_274 * V_275 ;\r\nV_235 = V_235 / 1000 ;\r\nF_73 (pos, db8500_cpufreq_table)\r\nif ( V_275 -> V_277 == V_235 )\r\nbreak;\r\nif ( V_275 -> V_277 != V_235 )\r\nreturn - V_48 ;\r\nreturn F_31 ( V_275 -> V_281 ) ;\r\n}\r\nstatic int F_80 ( unsigned long V_235 )\r\n{\r\nunsigned long V_233 ;\r\nunsigned long V_278 ;\r\nT_1 V_282 = 0 ;\r\nT_1 V_57 ;\r\nV_233 = F_62 ( V_266 ) ;\r\nV_278 = V_235 ;\r\nfor ( V_57 = 7 ; ( V_278 > 0 ) && ( V_57 > 0 ) ; V_57 -- ) {\r\nT_5 V_236 ;\r\nT_5 V_283 ;\r\nV_236 = ( V_57 * V_235 ) ;\r\n( void ) F_61 ( V_236 , V_233 ) ;\r\nif ( V_236 < 6 )\r\nV_236 = 6 ;\r\nelse if ( V_236 > 255 )\r\nV_236 = 255 ;\r\nV_283 = ( V_236 * V_233 ) ;\r\nif ( ( ( 2 * V_283 ) < ( V_57 * V_279 ) ) ||\r\n( ( V_57 * V_280 ) < ( 2 * V_283 ) ) )\r\ncontinue;\r\n( void ) F_61 ( V_283 , V_57 ) ;\r\nif ( V_235 < V_283 ) {\r\nif ( V_282 == 0 )\r\nV_282 = ( ( ( T_1 ) V_236 << V_238 ) |\r\n( V_57 << V_242 ) ) ;\r\nbreak;\r\n}\r\nif ( ( V_235 - V_283 ) < V_278 ) {\r\nV_278 = ( V_235 - V_283 ) ;\r\nV_282 = ( ( ( T_1 ) V_236 << V_238 ) |\r\n( V_57 << V_242 ) ) ;\r\n}\r\n}\r\nif ( V_282 == 0 )\r\nreturn - V_48 ;\r\nV_282 |= ( 1 << V_240 ) ;\r\nF_2 ( V_282 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_81 ( T_2 V_216 , unsigned long V_235 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\ndiv = F_69 ( F_60 ( V_7 ,\r\nF_62 ( V_266 ) , V_267 ) , V_235 ) ;\r\nV_217 [ V_216 ] . V_219 = ( div == 1 ) ? V_265 :\r\n( div == 2 ) ? V_264 :\r\nV_263 ;\r\nV_36 = F_3 ( V_9 ) ;\r\nV_36 &= ~ V_217 [ V_216 ] . V_218 ;\r\nV_36 |= ( V_217 [ V_216 ] . V_219 << V_217 [ V_216 ] . V_221 ) ;\r\nF_2 ( V_36 , V_9 ) ;\r\n}\r\nstatic void F_82 ( T_2 V_216 , unsigned long V_235 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\ndiv = F_69 ( F_62 ( V_269 ) , V_235 ) ;\r\nV_36 = F_3 ( V_11 ) ;\r\nV_36 &= ~ V_222 [ V_216 ] . V_59 ;\r\nV_36 |= ( F_71 ( div , ( T_1 ) 255 ) << V_222 [ V_216 ] . V_268 ) ;\r\nF_2 ( V_36 , V_11 ) ;\r\n}\r\nint F_83 ( T_2 clock , unsigned long V_235 )\r\n{\r\nif ( clock < V_225 )\r\nF_78 ( clock , V_235 ) ;\r\nelse if ( clock == V_270 )\r\nreturn F_79 ( V_235 ) ;\r\nelse if ( clock == V_231 )\r\nreturn F_80 ( V_235 ) ;\r\nelse if ( ( clock == V_227 ) || ( clock == V_228 ) )\r\nF_81 ( ( clock - V_227 ) , V_235 ) ;\r\nelse if ( ( V_229 <= clock ) && ( clock <= V_230 ) )\r\nF_82 ( ( clock - V_229 ) , V_235 ) ;\r\nreturn 0 ;\r\n}\r\nint F_84 ( T_2 V_74 )\r\n{\r\nif ( ( V_74 > V_284 ) ||\r\n( V_74 < V_285 ) )\r\nreturn - V_48 ;\r\nF_32 ( & V_286 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 4 ) )\r\nF_8 () ;\r\nF_18 ( V_287 , ( V_41 + V_288 ) ) ;\r\nF_18 ( ( ( V_289 << 4 ) | V_290 ) ,\r\n( V_41 + V_291 ) ) ;\r\nF_18 ( V_290 ,\r\n( V_41 + V_292 ) ) ;\r\nF_18 ( V_74 , ( V_41 + V_293 ) ) ;\r\nF_2 ( F_24 ( 4 ) , V_88 ) ;\r\nF_33 ( & V_286 . V_121 ) ;\r\nF_34 ( & V_286 . V_80 ) ;\r\nreturn 0 ;\r\n}\r\nint F_85 ( T_2 V_294 )\r\n{\r\nF_32 ( & V_286 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 4 ) )\r\nF_8 () ;\r\nF_18 ( V_294 , ( V_41 + V_295 ) ) ;\r\nF_18 ( V_296 , ( V_41 + V_288 ) ) ;\r\nF_2 ( F_24 ( 4 ) , V_88 ) ;\r\nF_33 ( & V_286 . V_121 ) ;\r\nF_34 ( & V_286 . V_80 ) ;\r\nreturn 0 ;\r\n}\r\nint F_86 ( T_2 V_297 , T_2 V_298 )\r\n{\r\nF_32 ( & V_286 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 4 ) )\r\nF_8 () ;\r\nF_18 ( V_297 , ( V_41 + V_299 ) ) ;\r\nF_18 ( V_298 , ( V_41 + V_300 ) ) ;\r\nF_18 ( ( V_301 | V_302 ) ,\r\n( V_41 + V_303 ) ) ;\r\nF_18 ( V_304 , ( V_41 + V_288 ) ) ;\r\nF_2 ( F_24 ( 4 ) , V_88 ) ;\r\nF_33 ( & V_286 . V_121 ) ;\r\nF_34 ( & V_286 . V_80 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_87 ( T_4 V_36 )\r\n{\r\nF_32 ( & V_286 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 4 ) )\r\nF_8 () ;\r\nF_88 ( V_36 , ( V_41 + V_305 ) ) ;\r\nF_18 ( V_306 , ( V_41 + V_288 ) ) ;\r\nF_2 ( F_24 ( 4 ) , V_88 ) ;\r\nF_33 ( & V_286 . V_121 ) ;\r\nF_34 ( & V_286 . V_80 ) ;\r\nreturn 0 ;\r\n}\r\nint F_89 ( T_4 V_307 )\r\n{\r\nif ( V_307 == 0xFFFF )\r\nreturn - V_48 ;\r\nreturn F_87 ( V_307 ) ;\r\n}\r\nint F_90 ( void )\r\n{\r\nreturn F_87 ( 0xFFFF ) ;\r\n}\r\nstatic int F_91 ( T_2 V_308 , T_2 V_309 , T_2 V_310 , T_2 V_311 , T_2 V_312 )\r\n{\r\nF_32 ( & V_286 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 4 ) )\r\nF_8 () ;\r\nF_18 ( V_309 , ( V_41 + V_313 ) ) ;\r\nF_18 ( V_310 , ( V_41 + V_314 ) ) ;\r\nF_18 ( V_311 , ( V_41 + V_315 ) ) ;\r\nF_18 ( V_312 , ( V_41 + V_316 ) ) ;\r\nF_18 ( V_308 , ( V_41 + V_288 ) ) ;\r\nF_2 ( F_24 ( 4 ) , V_88 ) ;\r\nF_33 ( & V_286 . V_121 ) ;\r\nF_34 ( & V_286 . V_80 ) ;\r\nreturn 0 ;\r\n}\r\nint F_92 ( T_2 V_317 , bool V_318 )\r\n{\r\nF_22 ( V_317 == 0 || V_317 > 0xf ) ;\r\nreturn F_91 ( V_319 , V_317 , 0 , 0 ,\r\nV_318 ? V_320 :\r\nV_321 ) ;\r\n}\r\nint F_93 ( T_2 V_322 )\r\n{\r\nreturn F_91 ( V_323 , V_322 , 0 , 0 , 0 ) ;\r\n}\r\nint F_94 ( T_2 V_322 )\r\n{\r\nreturn F_91 ( V_324 , V_322 , 0 , 0 , 0 ) ;\r\n}\r\nint F_95 ( T_2 V_322 )\r\n{\r\nreturn F_91 ( V_325 , V_322 , 0 , 0 , 0 ) ;\r\n}\r\nint F_96 ( T_2 V_322 , T_1 V_326 )\r\n{\r\nreturn F_91 ( V_327 ,\r\n( V_322 & V_328 ) |\r\n( T_2 ) ( ( V_326 << 4 ) & 0xf0 ) ,\r\n( T_2 ) ( ( V_326 >> 4 ) & 0xff ) ,\r\n( T_2 ) ( ( V_326 >> 12 ) & 0xff ) ,\r\n( T_2 ) ( ( V_326 >> 20 ) & 0xff ) ) ;\r\n}\r\nint F_97 ( T_2 V_329 , T_2 V_32 , T_2 * V_33 , T_2 V_330 )\r\n{\r\nint V_57 ;\r\nif ( V_330 != 1 )\r\nreturn - V_48 ;\r\nF_32 ( & V_331 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 5 ) )\r\nF_8 () ;\r\nF_18 ( 0 , ( V_41 + V_332 ) ) ;\r\nF_18 ( F_98 ( V_329 ) , ( V_41 + V_333 ) ) ;\r\nF_18 ( V_334 , ( V_41 + V_335 ) ) ;\r\nF_18 ( V_32 , ( V_41 + V_336 ) ) ;\r\nF_18 ( 0 , ( V_41 + V_337 ) ) ;\r\nF_2 ( F_24 ( 5 ) , V_88 ) ;\r\nif ( ! F_47 ( & V_331 . V_121 ,\r\nF_48 ( 20000 ) ) ) {\r\nF_40 ( L_2 ,\r\nV_135 ) ;\r\nV_57 = - V_124 ;\r\n} else {\r\nV_57 = ( ( V_331 . V_122 . V_169 == V_338 ) ? 0 : - V_124 ) ;\r\n}\r\nif ( ! V_57 )\r\n* V_33 = V_331 . V_122 . V_33 ;\r\nF_34 ( & V_331 . V_80 ) ;\r\nreturn V_57 ;\r\n}\r\nint F_99 ( T_2 V_329 , T_2 V_32 , T_2 * V_33 , T_2 * V_35 , T_2 V_330 )\r\n{\r\nint V_57 ;\r\nif ( V_330 != 1 )\r\nreturn - V_48 ;\r\nF_32 ( & V_331 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 5 ) )\r\nF_8 () ;\r\nF_18 ( ~ * V_35 , ( V_41 + V_332 ) ) ;\r\nF_18 ( F_100 ( V_329 ) , ( V_41 + V_333 ) ) ;\r\nF_18 ( V_334 , ( V_41 + V_335 ) ) ;\r\nF_18 ( V_32 , ( V_41 + V_336 ) ) ;\r\nF_18 ( * V_33 , ( V_41 + V_337 ) ) ;\r\nF_2 ( F_24 ( 5 ) , V_88 ) ;\r\nif ( ! F_47 ( & V_331 . V_121 ,\r\nF_48 ( 20000 ) ) ) {\r\nF_40 ( L_2 ,\r\nV_135 ) ;\r\nV_57 = - V_124 ;\r\n} else {\r\nV_57 = ( ( V_331 . V_122 . V_169 == V_339 ) ? 0 : - V_124 ) ;\r\n}\r\nF_34 ( & V_331 . V_80 ) ;\r\nreturn V_57 ;\r\n}\r\nint F_101 ( T_2 V_329 , T_2 V_32 , T_2 * V_33 , T_2 V_330 )\r\n{\r\nT_2 V_35 = ~ 0 ;\r\nreturn F_99 ( V_329 , V_32 , V_33 , & V_35 , V_330 ) ;\r\n}\r\nint F_102 ( void )\r\n{\r\nT_1 V_36 ;\r\nint V_204 = 0 ;\r\nF_32 ( & V_79 . V_340 ) ;\r\nV_36 = F_3 ( V_341 ) ;\r\nif ( V_36 & V_342 )\r\ngoto V_73;\r\nF_103 ( & V_343 , 1 ) ;\r\nV_36 |= V_344 ;\r\nF_2 ( V_36 , V_341 ) ;\r\nF_4 ( 31 ) ;\r\nV_36 |= V_342 ;\r\nF_2 ( V_36 , V_341 ) ;\r\nif ( ! F_47 ( & V_79 . V_345 ,\r\nF_48 ( 5000 ) ) ) {\r\nF_104 ( L_3 ,\r\nV_135 ) ;\r\nV_204 = - V_346 ;\r\n}\r\nV_73:\r\nF_34 ( & V_79 . V_340 ) ;\r\nreturn V_204 ;\r\n}\r\nvoid F_105 ( void )\r\n{\r\nT_1 V_36 ;\r\nF_32 ( & V_79 . V_340 ) ;\r\nV_36 = F_3 ( V_341 ) ;\r\nif ( ! ( V_36 & V_342 ) )\r\ngoto V_73;\r\nF_2 ( ( V_36 & ~ V_342 ) ,\r\nV_341 ) ;\r\nif ( ! F_47 ( & V_79 . V_345 ,\r\nF_48 ( 5000 ) ) ) {\r\nF_104 ( L_3 ,\r\nV_135 ) ;\r\n}\r\nF_103 ( & V_343 , 0 ) ;\r\nV_73:\r\nF_34 ( & V_79 . V_340 ) ;\r\n}\r\nbool F_106 ( void )\r\n{\r\nreturn ( F_107 ( & V_343 ) != 0 ) ;\r\n}\r\nvoid F_108 ( T_4 V_347 )\r\n{\r\nF_88 ( V_347 , ( V_41 + V_348 ) ) ;\r\nF_2 ( 1 , V_349 ) ;\r\n}\r\nT_4 F_109 ( void )\r\n{\r\nreturn F_110 ( V_41 + V_348 ) ;\r\n}\r\nvoid F_111 ( void )\r\n{\r\nF_32 ( & V_115 . V_80 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 1 ) )\r\nF_8 () ;\r\nF_18 ( V_350 , ( V_41 + V_117 ) ) ;\r\nF_2 ( F_24 ( 1 ) , V_88 ) ;\r\nF_33 ( & V_115 . V_121 ) ;\r\nF_34 ( & V_115 . V_80 ) ;\r\n}\r\nstatic void F_112 ( void )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_79 . V_80 , V_21 ) ;\r\nwhile ( F_3 ( V_81 ) & F_24 ( 0 ) )\r\nF_8 () ;\r\nF_18 ( V_351 , ( V_41 + V_83 ) ) ;\r\nF_2 ( F_24 ( 0 ) , V_88 ) ;\r\nF_9 ( & V_79 . V_80 , V_21 ) ;\r\n}\r\nstatic inline void F_113 ( T_2 V_216 , T_2 V_90 )\r\n{\r\nF_114 ( L_4 ,\r\nV_90 , V_216 ) ;\r\n}\r\nstatic bool F_115 ( void )\r\n{\r\nbool V_57 ;\r\nT_1 V_352 ;\r\nunsigned int V_216 ;\r\nT_2 V_90 ;\r\nV_90 = F_15 ( V_41 + V_353 ) ;\r\nswitch ( V_90 ) {\r\ncase V_354 :\r\ncase V_355 :\r\nif ( F_15 ( V_41 + V_109 ) & 1 )\r\nV_352 = F_3 ( V_41 + V_356 ) ;\r\nelse\r\nV_352 = F_3 ( V_41 + V_357 ) ;\r\nif ( V_352 & ( V_100 | V_101 ) )\r\nF_116 ( & V_79 . V_345 ) ;\r\nif ( V_352 & V_358 )\r\nF_116 ( & V_187 . V_194 ) ;\r\nV_352 &= V_79 . V_97 . V_98 ;\r\nfor ( V_216 = 0 ; V_216 < V_359 ; V_216 ++ ) {\r\nif ( V_352 & V_360 [ V_216 ] )\r\nF_117 ( F_118 ( V_361 , V_216 ) ) ;\r\n}\r\nV_57 = true ;\r\nbreak;\r\ndefault:\r\nF_113 ( 0 , V_90 ) ;\r\nV_57 = false ;\r\nbreak;\r\n}\r\nF_2 ( F_24 ( 0 ) , V_362 ) ;\r\nreturn V_57 ;\r\n}\r\nstatic bool F_119 ( void )\r\n{\r\nV_115 . V_122 . V_90 = F_15 ( V_41 + V_117 ) ;\r\nV_115 . V_122 . V_123 = F_15 ( V_41 +\r\nV_125 ) ;\r\nV_115 . V_122 . V_136 = F_15 ( V_41 +\r\nV_141 ) ;\r\nV_115 . V_122 . V_144 = F_15 ( V_41 +\r\nV_363 ) ;\r\nF_2 ( F_24 ( 1 ) , V_362 ) ;\r\nF_116 ( & V_115 . V_121 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_120 ( void )\r\n{\r\nV_164 . V_122 . V_169 = F_15 ( V_41 + V_364 ) ;\r\nF_2 ( F_24 ( 2 ) , V_362 ) ;\r\nF_116 ( & V_164 . V_121 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_121 ( void )\r\n{\r\nF_2 ( F_24 ( 3 ) , V_362 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_122 ( void )\r\n{\r\nT_2 V_90 ;\r\nbool V_365 = true ;\r\nV_90 = F_15 ( V_41 + V_288 ) ;\r\nswitch ( V_90 ) {\r\ncase V_287 :\r\ncase V_296 :\r\ncase V_304 :\r\ncase V_306 :\r\ncase V_319 :\r\ncase V_323 :\r\ncase V_324 :\r\ncase V_327 :\r\ncase V_325 :\r\nbreak;\r\ndefault:\r\nF_113 ( 4 , V_90 ) ;\r\nV_365 = false ;\r\nbreak;\r\n}\r\nF_2 ( F_24 ( 4 ) , V_362 ) ;\r\nif ( V_365 )\r\nF_116 ( & V_286 . V_121 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_123 ( void )\r\n{\r\nV_331 . V_122 . V_169 = F_15 ( V_41 + V_366 ) ;\r\nV_331 . V_122 . V_33 = F_15 ( V_41 + V_367 ) ;\r\nF_2 ( F_24 ( 5 ) , V_362 ) ;\r\nF_116 ( & V_331 . V_121 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_124 ( void )\r\n{\r\nF_2 ( F_24 ( 6 ) , V_362 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_125 ( void )\r\n{\r\nF_2 ( F_24 ( 7 ) , V_362 ) ;\r\nreturn false ;\r\n}\r\nstatic T_6 F_126 ( int V_368 , void * V_369 )\r\n{\r\nT_1 V_58 ;\r\nT_2 V_216 ;\r\nT_6 V_57 ;\r\nV_58 = ( F_3 ( V_370 ) & V_371 ) ;\r\nif ( F_127 ( ! V_58 ) )\r\nreturn V_372 ;\r\nV_57 = V_373 ;\r\nfor ( V_216 = 0 ; V_58 ; V_216 ++ ) {\r\nif ( V_58 & F_24 ( V_216 ) ) {\r\nV_58 -= F_24 ( V_216 ) ;\r\nif ( V_374 [ V_216 ] ( ) )\r\nV_57 = V_375 ;\r\n}\r\n}\r\nreturn V_57 ;\r\n}\r\nstatic T_6 F_128 ( int V_368 , void * V_369 )\r\n{\r\nF_112 () ;\r\nreturn V_373 ;\r\n}\r\nstatic void F_129 ( struct V_376 * V_121 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_79 . V_80 , V_21 ) ;\r\nF_26 () ;\r\nF_9 ( & V_79 . V_80 , V_21 ) ;\r\n}\r\nstatic void F_130 ( struct V_377 * V_236 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_79 . V_378 , V_21 ) ;\r\nV_79 . V_97 . V_98 &= ~ V_360 [ V_236 -> V_379 ] ;\r\nF_9 ( & V_79 . V_378 , V_21 ) ;\r\nif ( V_236 -> V_368 != V_380 )\r\nF_131 ( & V_79 . V_381 ) ;\r\n}\r\nstatic void F_132 ( struct V_377 * V_236 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_79 . V_378 , V_21 ) ;\r\nV_79 . V_97 . V_98 |= V_360 [ V_236 -> V_379 ] ;\r\nF_9 ( & V_79 . V_378 , V_21 ) ;\r\nif ( V_236 -> V_368 != V_380 )\r\nF_131 ( & V_79 . V_381 ) ;\r\n}\r\nstatic void F_133 ( struct V_377 * V_236 )\r\n{\r\n}\r\nstatic T_7 char * F_134 ( T_1 V_382 )\r\n{\r\nswitch ( V_382 ) {\r\ncase V_383 :\r\nreturn L_5 ;\r\ncase V_384 :\r\nreturn L_6 ;\r\ncase V_385 :\r\nreturn L_7 ;\r\ncase V_386 :\r\nreturn L_8 ;\r\ncase V_387 :\r\nreturn L_9 ;\r\ncase V_388 :\r\nreturn L_10 ;\r\ncase V_389 :\r\nreturn L_11 ;\r\ncase V_390 :\r\nreturn L_12 ;\r\ncase V_391 :\r\nreturn L_13 ;\r\ncase V_392 :\r\nreturn L_14 ;\r\ncase V_393 :\r\nreturn L_15 ;\r\ncase V_394 :\r\nreturn L_16 ;\r\ncase V_395 :\r\nreturn L_17 ;\r\ncase V_396 :\r\nreturn L_18 ;\r\ncase V_397 :\r\nreturn L_19 ;\r\ncase V_398 :\r\nreturn L_20 ;\r\ncase V_399 :\r\nreturn L_21 ;\r\ndefault:\r\nreturn L_22 ;\r\n}\r\n}\r\nstatic int F_135 ( struct V_400 * V_236 , unsigned int V_401 ,\r\nT_8 V_379 )\r\n{\r\nF_136 ( V_401 , & V_402 ,\r\nV_403 ) ;\r\nF_137 ( V_401 , V_404 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_138 ( struct V_405 * V_406 )\r\n{\r\nint V_1 ;\r\nV_361 = F_139 (\r\nV_406 , V_359 , 0 ,\r\n& V_407 , NULL ) ;\r\nif ( ! V_361 ) {\r\nF_40 ( L_23 ) ;\r\nreturn - V_408 ;\r\n}\r\nfor ( V_1 = 0 ; V_1 < V_359 ; V_1 ++ )\r\nF_140 ( V_361 , V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_141 ( struct V_409 * V_410 ,\r\nT_1 V_411 )\r\n{\r\nstruct V_412 * V_413 ;\r\nvoid T_3 * V_414 ;\r\nT_1 V_40 ;\r\nV_413 = F_142 ( V_410 , V_415 ,\r\nL_24 ) ;\r\nif ( ! V_413 ) {\r\nF_143 ( & V_410 -> V_416 ,\r\nL_25 ) ;\r\nreturn;\r\n}\r\nV_414 = F_144 ( V_413 -> V_417 , F_145 ( V_413 ) ) ;\r\nif ( ! V_414 ) {\r\nF_143 ( & V_410 -> V_416 , L_26 ) ;\r\nreturn;\r\n}\r\nV_40 = F_3 ( V_414 + V_411 ) ;\r\nV_38 . V_40 . V_382 = ( V_40 & 0xFF ) ;\r\nV_38 . V_40 . V_418 = ( V_40 >> 8 ) & 0xFF ;\r\nV_38 . V_40 . V_419 = ( V_40 >> 16 ) & 0xFF ;\r\nV_38 . V_40 . V_420 = ( V_40 >> 24 ) & 0xFF ;\r\nstrncpy ( V_38 . V_40 . V_421 ,\r\nF_134 ( V_38 . V_40 . V_382 ) ,\r\nV_422 ) ;\r\nV_38 . V_39 = true ;\r\nF_146 ( L_27 ,\r\nV_38 . V_40 . V_421 ,\r\nV_38 . V_40 . V_382 ,\r\nV_38 . V_40 . V_418 ,\r\nV_38 . V_40 . V_419 ,\r\nV_38 . V_40 . V_420 ) ;\r\nF_147 ( V_414 ) ;\r\n}\r\nvoid T_7 F_148 ( T_1 V_423 , T_1 V_330 )\r\n{\r\nV_26 = F_144 ( V_423 , V_330 ) ;\r\nif ( ! V_26 )\r\nF_40 ( L_28 , V_135 ) ;\r\nF_149 ( & V_79 . V_80 ) ;\r\nF_149 ( & V_79 . V_378 ) ;\r\nF_150 ( & V_79 . V_340 ) ;\r\nF_151 ( & V_79 . V_345 ) ;\r\nF_150 ( & V_115 . V_80 ) ;\r\nF_151 ( & V_115 . V_121 ) ;\r\nV_115 . V_136 = V_119 ;\r\nF_150 ( & V_164 . V_80 ) ;\r\nF_151 ( & V_164 . V_121 ) ;\r\nF_149 ( & V_164 . V_182 ) ;\r\nF_149 ( & V_187 . V_80 ) ;\r\nF_150 ( & V_187 . V_188 ) ;\r\nF_151 ( & V_187 . V_194 ) ;\r\nF_150 ( & V_286 . V_80 ) ;\r\nF_151 ( & V_286 . V_121 ) ;\r\nF_150 ( & V_331 . V_80 ) ;\r\nF_151 ( & V_331 . V_121 ) ;\r\nF_152 ( & V_79 . V_381 , F_129 ) ;\r\n}\r\nstatic void T_7 F_153 ( void )\r\n{\r\nT_1 V_36 ;\r\nV_36 = F_3 ( V_424 ) ;\r\nV_36 &= ~ ( V_425 |\r\nV_426 ) ;\r\nF_2 ( V_36 , ( V_424 ) ) ;\r\n}\r\nstatic void F_154 ( void )\r\n{\r\nif ( F_14 () ) {\r\nV_427 [ 3 ] . V_277 = 1000000 ;\r\nV_427 [ 3 ] . V_281 = V_428 ;\r\n}\r\n}\r\nstatic int F_155 ( struct V_429 * V_430 ,\r\nstruct V_431 * V_432 )\r\n{\r\nstruct V_405 * V_406 ;\r\nstruct V_412 V_433 ;\r\nconst struct V_434 V_435 = {\r\n. V_436 = L_29 ,\r\n. V_437 = L_30 ,\r\n. V_322 = V_438 ,\r\n. V_439 = V_432 ,\r\n. V_440 = sizeof( struct V_431 ) ,\r\n. V_441 = & V_433 ,\r\n. V_442 = 1 ,\r\n} ;\r\nif ( ! V_430 -> V_443 )\r\nreturn - V_444 ;\r\nF_156 (parent->of_node, np) {\r\nif ( F_157 ( V_406 , V_435 . V_437 ) )\r\nbreak;\r\n}\r\nif ( ! V_406 ) {\r\nF_158 ( V_430 , L_31 ) ;\r\nreturn - V_444 ;\r\n}\r\nF_159 ( V_406 , & V_433 , 1 ) ;\r\nreturn F_160 ( V_430 , 0 , & V_435 , 1 , NULL , 0 , NULL ) ;\r\n}\r\nstatic int F_161 ( struct V_409 * V_410 )\r\n{\r\nstruct V_405 * V_406 = V_410 -> V_416 . V_443 ;\r\nstruct V_445 * V_432 = F_162 ( & V_410 -> V_416 ) ;\r\nint V_368 = 0 , V_446 = 0 ;\r\nstruct V_412 * V_413 ;\r\nV_413 = F_142 ( V_410 , V_415 , L_32 ) ;\r\nif ( ! V_413 ) {\r\nF_143 ( & V_410 -> V_416 , L_33 ) ;\r\nreturn - V_447 ;\r\n}\r\nV_26 = F_163 ( & V_410 -> V_416 , V_413 -> V_417 , F_145 ( V_413 ) ) ;\r\nif ( ! V_26 ) {\r\nF_143 ( & V_410 -> V_416 ,\r\nL_34 ) ;\r\nreturn - V_447 ;\r\n}\r\nF_153 () ;\r\nF_141 ( V_410 , V_432 -> V_411 ) ;\r\nV_413 = F_142 ( V_410 , V_415 , L_35 ) ;\r\nif ( ! V_413 ) {\r\nF_143 ( & V_410 -> V_416 , L_36 ) ;\r\nreturn - V_447 ;\r\n}\r\nV_41 = F_163 ( & V_410 -> V_416 , V_413 -> V_417 ,\r\nF_145 ( V_413 ) ) ;\r\nF_2 ( V_371 , V_362 ) ;\r\nV_368 = F_164 ( V_410 , 0 ) ;\r\nif ( V_368 <= 0 ) {\r\nF_143 ( & V_410 -> V_416 , L_37 ) ;\r\nreturn - V_447 ;\r\n}\r\nV_446 = F_165 ( V_368 , F_126 ,\r\nF_128 , V_448 , L_32 , NULL ) ;\r\nif ( V_446 < 0 ) {\r\nF_40 ( L_38 ) ;\r\nV_446 = - V_72 ;\r\ngoto V_449;\r\n}\r\nF_138 ( V_406 ) ;\r\nF_166 ( V_284 ) ;\r\nF_154 () ;\r\nV_446 = F_160 ( & V_410 -> V_416 , 0 , V_450 ,\r\nF_39 ( V_450 ) , NULL , 0 , V_361 ) ;\r\nif ( V_446 ) {\r\nF_40 ( L_39 ) ;\r\nreturn V_446 ;\r\n}\r\nif ( ! F_167 ( L_40 ) ) {\r\nV_446 = F_160 ( & V_410 -> V_416 , 0 , V_451 ,\r\nF_39 ( V_451 ) , NULL , 0 ,\r\nV_361 ) ;\r\nif ( V_446 ) {\r\nF_168 ( & V_410 -> V_416 ) ;\r\nF_40 ( L_39 ) ;\r\ngoto V_449;\r\n}\r\n}\r\nV_446 = F_155 ( & V_410 -> V_416 , V_432 -> V_452 ) ;\r\nif ( V_446 ) {\r\nF_168 ( & V_410 -> V_416 ) ;\r\nF_40 ( L_41 ) ;\r\ngoto V_449;\r\n}\r\nF_146 ( L_42 ) ;\r\nV_449:\r\nreturn V_446 ;\r\n}\r\nstatic int T_7 F_169 ( void )\r\n{\r\nreturn F_170 ( & V_453 ) ;\r\n}
