#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  9 07:02:57 2025
# Process ID         : 19944
# Current directory  : C:/Users/mulla/Documents/thesis/hardware/kalman_vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent36760 C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.xpr
# Log file           : C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/vivado.log
# Journal file       : C:/Users/mulla/Documents/thesis/hardware/kalman_vivado\vivado.jou
# Running On         : Laptop45877481
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1355U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 15626 MB
# Total Virtual      : 32503 MB
# Available Virtual  : 6883 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.816 ; gain = 552.418
update_compile_order -fileset sources_1
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -import_from_project -use_project_cache
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP kf_bd_KF_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP kf_bd_axi_iic_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP kf_bd_smartconnect_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP kf_bd_processing_system7_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP kf_bd_axi_dma_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP kf_bd_rst_ps7_0_50M_0
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'.
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
launch_runs synth_1 -jobs 8
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Jun  9 07:06:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1/runme.log
open_bd_design {C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd}
Reading block design file <C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:user:KF:1.0 - KF_0
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <kf_bd> from block design file <C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd>
startgroup
set_property CONFIG.C_M00_AXIS_START_COUNT {31} [get_bd_cells KF_0]
endgroup
startgroup
endgroup
startgroup
set_property CONFIG.c_sg_length_width {9} [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property CONFIG.c_sg_length_width {8} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Wrote  : <C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/ui/bd_8f60b3a6.ui> 
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/hdl/KF.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/hdl/KF_master_stream_v1_0_M00_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/hdl/KF_slave_stream_v1_0_S01_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/gain.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/kalman.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/kalman_predict.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/kalman_update.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/matrix_add.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/matrix_inverse.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/matrix_multiplication.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/matrix_subtract.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/matrix_transpose.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/0ee9/src/vector_add_sub.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/hdl/KF.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/hdl/KF_master_stream_v1_0_M00_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/hdl/KF_slave_stream_v1_0_S01_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/gain.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/kalman.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/kalman_predict.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/kalman_update.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/matrix_add.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/matrix_inverse.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/matrix_multiplication.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/matrix_subtract.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/matrix_transpose.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/555c/src/vector_add_sub.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/hdl/KF.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/hdl/KF_master_stream_v1_0_M00_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/hdl/KF_slave_stream_v1_0_S01_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/gain.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/kalman.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/kalman_predict.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/kalman_update.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/matrix_add.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/matrix_inverse.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/matrix_multiplication.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/matrix_subtract.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/matrix_transpose.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/564a/src/vector_add_sub.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/hdl/KF.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/hdl/KF_master_stream_v1_0_M00_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/hdl/KF_slave_stream_v1_0_S01_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/gain.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/kalman.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/kalman_predict.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/kalman_update.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/matrix_add.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/matrix_inverse.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/matrix_multiplication.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/matrix_subtract.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/matrix_transpose.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/573d/src/vector_add_sub.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/hdl/KF.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/hdl/KF_master_stream_v1_0_M00_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/hdl/KF_slave_stream_v1_0_S01_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/gain.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/kalman.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/kalman_predict.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/kalman_update.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/matrix_add.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/matrix_inverse.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/matrix_multiplication.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/matrix_subtract.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/matrix_transpose.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/59ba/src/vector_add_sub.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/5ec1/simulation/blk_mem_gen_v8_4.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/hdl/KF.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/hdl/KF_master_stream_v1_0_M00_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/hdl/KF_slave_stream_v1_0_S01_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/gain.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/kalman.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/kalman_predict.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/kalman_update.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/matrix_add.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/matrix_inverse.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/matrix_multiplication.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/matrix_subtract.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/matrix_transpose.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/7873/src/vector_add_sub.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/hdl/KF.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/hdl/KF_master_stream_v1_0_M00_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/hdl/KF_slave_stream_v1_0_S01_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/gain.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/kalman.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/kalman_predict.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/kalman_update.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/matrix_add.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/matrix_inverse.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/matrix_multiplication.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/matrix_subtract.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/matrix_transpose.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/81df/src/vector_add_sub.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/97ae/hdl/KF.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/97ae/hdl/KF_master_stream_v1_0_M00_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/97ae/hdl/KF_slave_stream_v1_0_S01_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9ceb/hdl/KF.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9ceb/hdl/KF_master_stream_v1_0_M00_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9ceb/hdl/KF_slave_stream_v1_0_S01_AXIS.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9ceb/src/gain.v' is not registered in generated file cache.
WARNING: [IP_Flow 19-11785] File 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9ceb/src/kalman.v' is not registered in generated file cache.
INFO: [Common 17-14] Message 'IP_Flow 19-11785' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
startgroup
set_property CONFIG.c_sg_length_width {9} [get_bd_cells axi_dma_0]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
save_bd_design
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
reset_run kf_bd_processing_system7_0_0_synth_1
reset_run kf_bd_KF_0_0_synth_1
reset_run kf_bd_axi_dma_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-2670] Found an incomplete address path from address space '/KF_0/M00_AXIS' to master interface '/KF_0/M00_AXIS'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_S2MM> are excluded.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_MM2S> are excluded.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x4160_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4040_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] kf_bd_smartconnect_0_0: SmartConnect kf_bd_smartconnect_0_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/sim/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/hw_handoff/kf_bd_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/synth/kf_bd_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block KF_0 .
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hw_handoff/kf_bd.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP kf_bd_KF_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP kf_bd_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP kf_bd_smartconnect_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_smartconnect_0_0
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Jun  9 07:11:34 2025] Launched kf_bd_processing_system7_0_0_synth_1, kf_bd_KF_0_0_synth_1, kf_bd_axi_dma_0_0_synth_1, kf_bd_smartconnect_0_0_synth_1...
Run output will be captured here:
kf_bd_processing_system7_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_processing_system7_0_0_synth_1/runme.log
kf_bd_KF_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1/runme.log
kf_bd_axi_dma_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_axi_dma_0_0_synth_1/runme.log
kf_bd_smartconnect_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_smartconnect_0_0_synth_1/runme.log
[Mon Jun  9 07:11:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 2208.684 ; gain = 153.133
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_KF_0_0/kf_bd_KF_0_0.dcp' for cell 'kf_bd_i/KF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.dcp' for cell 'kf_bd_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0.dcp' for cell 'kf_bd_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.dcp' for cell 'kf_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.dcp' for cell 'kf_bd_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp' for cell 'kf_bd_i/smartconnect_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 2453.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3543 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.xdc] for cell 'kf_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.xdc] for cell 'kf_bd_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0_board.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0_board.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/smartconnect.xdc] for cell 'kf_bd_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/smartconnect.xdc] for cell 'kf_bd_i/smartconnect_0/inst'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0_board.xdc] for cell 'kf_bd_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0_board.xdc] for cell 'kf_bd_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0_board.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0_board.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0_clocks.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0_clocks.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
INFO: [Project 1-1714] 65 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3232.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3475.637 ; gain = 1263.980
report_utilization -name utilization_1
open_bd_design {C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd}
startgroup
set_property CONFIG.C_M00_AXIS_START_COUNT {8} [get_bd_cells KF_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.c_mm2s_burst_size {8} \
  CONFIG.c_s2mm_burst_size {8} \
  CONFIG.c_sg_length_width {8} \
] [get_bd_cells axi_dma_0]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
save_bd_design
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Wrote  : <C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/ui/bd_8f60b3a6.ui> 
reset_run kf_bd_KF_0_0_synth_1
reset_run kf_bd_axi_dma_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-2670] Found an incomplete address path from address space '/KF_0/M00_AXIS' to master interface '/KF_0/M00_AXIS'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_S2MM> are excluded.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_MM2S> are excluded.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x4160_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4040_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] kf_bd_smartconnect_0_0: SmartConnect kf_bd_smartconnect_0_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3617.781 ; gain = 0.000
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/sim/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/hw_handoff/kf_bd_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/synth/kf_bd_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block KF_0 .
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hw_handoff/kf_bd.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP kf_bd_KF_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP kf_bd_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP kf_bd_smartconnect_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_smartconnect_0_0
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Jun  9 07:23:52 2025] Launched kf_bd_KF_0_0_synth_1, kf_bd_axi_dma_0_0_synth_1, kf_bd_smartconnect_0_0_synth_1...
Run output will be captured here:
kf_bd_KF_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1/runme.log
kf_bd_axi_dma_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_axi_dma_0_0_synth_1/runme.log
kf_bd_smartconnect_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_smartconnect_0_0_synth_1/runme.log
[Mon Jun  9 07:23:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3641.289 ; gain = 24.789
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:KF:1.0 [get_ips  kf_bd_KF_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd'
INFO: [IP_Flow 19-3422] Upgraded kf_bd_KF_0_0 (KF_v1.0 1.0) from revision 12 to revision 13
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Wrote  : <C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/ui/bd_8f60b3a6.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips kf_bd_KF_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
generate_target all [get_files  C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/KF_0/M00_AXIS' to master interface '/KF_0/M00_AXIS'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_S2MM> are excluded.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_MM2S> are excluded.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x4160_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4040_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] kf_bd_smartconnect_0_0: SmartConnect kf_bd_smartconnect_0_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/sim/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/hw_handoff/kf_bd_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/synth/kf_bd_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block KF_0 .
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hw_handoff/kf_bd.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3735.273 ; gain = 93.188
export_ip_user_files -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/modelsim} {questa=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/questa} {riviera=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/riviera} {activehdl=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -directory C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files -ipstatic_source_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
endgroup
startgroup
endgroup
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Jun  9 07:42:40 2025] Launched synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1/runme.log
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY full [get_runs synth_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1

set_property STEPS.SYNTH_DESIGN.ARGS.BUFG 12 [get_runs synth_1]
startgroup
set_property CONFIG.c_mm2s_burst_size {16} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
generate_target all [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/KF_0/M00_AXIS' to master interface '/KF_0/M00_AXIS'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_S2MM> are excluded.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_MM2S> are excluded.
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x4160_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4040_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] kf_bd_smartconnect_0_0: SmartConnect kf_bd_smartconnect_0_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/sim/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd
INFO: [Common 17-681] Processing pending cancel.
INFO: [Vivado 12-4360] Open of elaborated design is canceled
synth_design -top kf_bd_wrapper -part xc7z007sclg400-1 -lint 
Command: synth_design -top kf_bd_wrapper -part xc7z007sclg400-1 -lint
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd

WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40928
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4862.363 ; gain = 454.395
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9d9c/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9d9c/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9d9c/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9d9c/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9d9c/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
WARNING: [Synth 8-10929] literal value 'd8 truncated to fit in 3 bits [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/9d9c/src/kalman_update.v:40]
INFO: [Synth 8-6157] synthesizing module 'kf_bd_wrapper' [C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v:13]
ERROR: [Synth 8-439] module 'kf_bd' not found [C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v:91]
ERROR: [Synth 8-6156] failed synthesizing module 'kf_bd_wrapper' [C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 5132.812 ; gain = 724.844
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 8 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 5132.895 ; gain = 724.926
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'kf_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/sim/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/hw_handoff/kf_bd_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/synth/kf_bd_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hw_handoff/kf_bd.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.hwdef
INFO: [Runs 36-568] The incremental synthesis mode is currently set as OFF, the incremental reference file will not be loaded, and the synthesis will run in the default flow.
[Mon Jun  9 08:09:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 5153.297 ; gain = 19.852
report_ip_status -name ip_status 
reset_run synth_1
set_property strategy {Vivado Implementation Defaults} [get_runs impl_1]
set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
set_property STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY rebuilt [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING auto [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD 1 [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE default [get_runs synth_1]
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
delete_runs "synth_1_copy_1"
launch_runs synth_1 -jobs 6
[Mon Jun  9 08:21:12 2025] Launched synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1/runme.log
report_utilization -name utilization_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.339 . Memory (MB): peak = 8023.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3536 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.xdc] for cell 'kf_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.xdc] for cell 'kf_bd_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0_board.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0_board.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/smartconnect.xdc] for cell 'kf_bd_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/smartconnect.xdc] for cell 'kf_bd_i/smartconnect_0/inst'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0_board.xdc] for cell 'kf_bd_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0_board.xdc] for cell 'kf_bd_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0_board.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0_board.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc:50]
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0_clocks.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0_clocks.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
INFO: [Project 1-1714] 65 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 8023.930 ; gain = 0.000
set_property synth_checkpoint_mode Hierarchical [get_files  C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
generate_target all [get_files  C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
INFO: [BD 41-1662] The design 'kf_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/sim/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/hw_handoff/kf_bd_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/synth/kf_bd_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block KF_0 .
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hw_handoff/kf_bd.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 8023.930 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all kf_bd_smartconnect_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_smartconnect_0_0
catch { config_ip_cache -export [get_ips -all kf_bd_axi_iic_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_axi_iic_0_0
catch { config_ip_cache -export [get_ips -all kf_bd_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_rst_ps7_0_50M_0
catch { config_ip_cache -export [get_ips -all kf_bd_axi_dma_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_axi_dma_0_0
catch { config_ip_cache -export [get_ips -all kf_bd_KF_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
export_ip_user_files -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
launch_runs kf_bd_KF_0_0_synth_1 kf_bd_axi_dma_0_0_synth_1 kf_bd_axi_iic_0_0_synth_1 kf_bd_processing_system7_0_0_synth_1 kf_bd_rst_ps7_0_50M_0_synth_1 kf_bd_smartconnect_0_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_axi_iic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_rst_ps7_0_50M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_smartconnect_0_0
[Mon Jun  9 08:56:18 2025] Launched kf_bd_KF_0_0_synth_1, kf_bd_axi_dma_0_0_synth_1, kf_bd_axi_iic_0_0_synth_1, kf_bd_processing_system7_0_0_synth_1, kf_bd_rst_ps7_0_50M_0_synth_1, kf_bd_smartconnect_0_0_synth_1...
Run output will be captured here:
kf_bd_KF_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1/runme.log
kf_bd_axi_dma_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_axi_dma_0_0_synth_1/runme.log
kf_bd_axi_iic_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_axi_iic_0_0_synth_1/runme.log
kf_bd_processing_system7_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_processing_system7_0_0_synth_1/runme.log
kf_bd_rst_ps7_0_50M_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_rst_ps7_0_50M_0_synth_1/runme.log
kf_bd_smartconnect_0_0_synth_1: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_smartconnect_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 8023.930 ; gain = 0.000
export_simulation -lib_map_path [list {modelsim=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/modelsim} {questa=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/questa} {riviera=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/riviera} {activehdl=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -directory C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files -ipstatic_source_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:KF:1.0 [get_ips  kf_bd_KF_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd'
INFO: [IP_Flow 19-3422] Upgraded kf_bd_KF_0_0 (KF_v1.0 1.0) from revision 13 to revision 14
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Wrote  : <C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/ui/bd_8f60b3a6.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips kf_bd_KF_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/KF_0/M00_AXIS' to master interface '/KF_0/M00_AXIS'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_S2MM> are excluded.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_MM2S> are excluded.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x4160_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4040_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] kf_bd_smartconnect_0_0: SmartConnect kf_bd_smartconnect_0_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/sim/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/hw_handoff/kf_bd_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/synth/kf_bd_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block KF_0 .
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hw_handoff/kf_bd.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 8023.930 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all kf_bd_smartconnect_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_smartconnect_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 15f5ec0c8ebf5d9c to dir: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0.dcp to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_sim_netlist.v to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_sim_netlist.vhdl to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_stub.v to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_stub.vhdl to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP kf_bd_smartconnect_0_0, cache-ID = 15f5ec0c8ebf5d9c; cache size = 77.192 MB.
catch { [ delete_ip_run [get_ips -all kf_bd_smartconnect_0_0] ] }
catch { config_ip_cache -export [get_ips -all kf_bd_KF_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
export_ip_user_files -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
launch_runs kf_bd_KF_0_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
[Mon Jun  9 09:09:02 2025] Launched kf_bd_KF_0_0_synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/modelsim} {questa=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/questa} {riviera=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/riviera} {activehdl=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -directory C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files -ipstatic_source_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_utilization -name utilization_1
set_property strategy Flow_AreaOptimized_high [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY full [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.GLOBAL_RETIMING off [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Jun  9 09:20:48 2025] Launched synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jun  9 09:22:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_KF_0_0/kf_bd_KF_0_0.dcp' for cell 'kf_bd_i/KF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.dcp' for cell 'kf_bd_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0.dcp' for cell 'kf_bd_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.dcp' for cell 'kf_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.dcp' for cell 'kf_bd_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp' for cell 'kf_bd_i/smartconnect_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.404 . Memory (MB): peak = 8023.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.xdc] for cell 'kf_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.xdc] for cell 'kf_bd_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0_board.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0_board.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/smartconnect.xdc] for cell 'kf_bd_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/smartconnect.xdc] for cell 'kf_bd_i/smartconnect_0/inst'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0_board.xdc] for cell 'kf_bd_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0_board.xdc] for cell 'kf_bd_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0_board.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0_board.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0_clocks.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0_clocks.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
INFO: [Project 1-1714] 65 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 8023.930 ; gain = 0.000
set_property STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION gray [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jun  9 09:25:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_KF_0_0/kf_bd_KF_0_0.dcp' for cell 'kf_bd_i/KF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.dcp' for cell 'kf_bd_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0.dcp' for cell 'kf_bd_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.dcp' for cell 'kf_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.dcp' for cell 'kf_bd_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp' for cell 'kf_bd_i/smartconnect_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 8023.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'kf_bd_processing_system7_0_0' for instance 'kf_bd_i/processing_system7_0'. The XDC file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'bd_b51c_psr_aclk_0' for instance 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk'. The XDC file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'bd_b51c_psr_aclk_0' for instance 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk'. The XDC file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'kf_bd_smartconnect_0_0' for instance 'kf_bd_i/smartconnect_0'. The XDC file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/smartconnect.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'kf_bd_axi_iic_0_0' for instance 'kf_bd_i/axi_iic_0'. The XDC file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'kf_bd_rst_ps7_0_50M_0' for instance 'kf_bd_i/rst_ps7_0_50M'. The XDC file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'kf_bd_rst_ps7_0_50M_0' for instance 'kf_bd_i/rst_ps7_0_50M'. The XDC file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'kf_bd_axi_dma_0_0' for instance 'kf_bd_i/axi_dma_0'. The XDC file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'kf_bd_axi_dma_0_0' for instance 'kf_bd_i/axi_dma_0'. The XDC file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0_clocks.xdc will not be read for this cell.
INFO: [Project 1-1714] 65 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 8023.930 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:KF:1.0 [get_ips  kf_bd_KF_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd'
INFO: [IP_Flow 19-3422] Upgraded kf_bd_KF_0_0 (KF_v1.0 1.0) from revision 14 to revision 15
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips kf_bd_KF_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/KF_0/M00_AXIS' to master interface '/KF_0/M00_AXIS'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_S2MM> are excluded.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_MM2S> are excluded.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x4160_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4040_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] kf_bd_smartconnect_0_0: SmartConnect kf_bd_smartconnect_0_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/sim/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/hw_handoff/kf_bd_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/synth/kf_bd_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block KF_0 .
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hw_handoff/kf_bd.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 8023.930 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all kf_bd_smartconnect_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_smartconnect_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 15f5ec0c8ebf5d9c to dir: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0.dcp to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_sim_netlist.v to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_sim_netlist.vhdl to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_stub.v to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_stub.vhdl to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP kf_bd_smartconnect_0_0, cache-ID = 15f5ec0c8ebf5d9c; cache size = 100.015 MB.
catch { config_ip_cache -export [get_ips -all kf_bd_KF_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
export_ip_user_files -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
launch_runs kf_bd_KF_0_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
[Mon Jun  9 09:41:05 2025] Launched kf_bd_KF_0_0_synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/modelsim} {questa=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/questa} {riviera=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/riviera} {activehdl=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -directory C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files -ipstatic_source_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:KF:1.0 [get_ips  kf_bd_KF_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd'
INFO: [IP_Flow 19-3422] Upgraded kf_bd_KF_0_0 (KF_v1.0 1.0) from revision 15 to revision 16
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips kf_bd_KF_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/KF_0/M00_AXIS' to master interface '/KF_0/M00_AXIS'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_S2MM> are excluded.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </axi_dma_0/Data_MM2S> are excluded.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x4160_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4040_0000 [ 64K ]> from slave interface '/smartconnect_0/S00_AXI' to master interface '/smartconnect_0/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] kf_bd_smartconnect_0_0: SmartConnect kf_bd_smartconnect_0_0 is in Low-Area Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_iic_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
WARNING: [BD 41-2671] The dangling interface net <m00_aw_node_M_AXIS_ARB> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <m01_aw_node_M_AXIS_ARB> will not be written out to the BD file.
Wrote  : <C:\Users\mulla\Documents\thesis\hardware\kalman_vivado\kalman_vivado.srcs\sources_1\bd\kf_bd\kf_bd.bd> 
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/sim/kf_bd.v
Verilog Output written to : c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hdl/kf_bd_wrapper.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(147) to pin: '/s00_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_nodes/s01_ar_node/s_sc_payld'(147) to pin: '/s01_nodes/S_SC_AR_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_nodes/s02_aw_node/s_sc_payld'(147) to pin: '/s02_nodes/S_SC_AW_payld'(143) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(58) to pin: '/m00_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(12) to pin: '/m00_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(58) to pin: '/m01_nodes/S_SC_R_payld'(56) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(12) to pin: '/m01_nodes/S_SC_B_payld'(10) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(56) to pin: '/s00_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(10) to pin: '/s00_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s01_axi2sc/s_sc_r_payld'(56) to pin: '/s01_nodes/M_SC_R_payld'(58) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s02_axi2sc/s_sc_b_payld'(10) to pin: '/s02_nodes/M_SC_B_payld'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(143) to pin: '/m00_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(143) to pin: '/m00_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(143) to pin: '/m01_nodes/M_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(143) to pin: '/m01_nodes/M_SC_AW_payld'(147) - Only lower order bits will be connected.
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/hw_handoff/kf_bd_smartconnect_0_0.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/synth/kf_bd_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block KF_0 .
Exporting to file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/hw_handoff/kf_bd.hwh
Generated Hardware Definition File c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/synth/kf_bd.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 8023.930 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all kf_bd_smartconnect_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_smartconnect_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 15f5ec0c8ebf5d9c to dir: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0.dcp to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_sim_netlist.v to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_sim_netlist.vhdl to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_stub.v to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/ip/2024.2/1/5/15f5ec0c8ebf5d9c/kf_bd_smartconnect_0_0_stub.vhdl to c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP kf_bd_smartconnect_0_0, cache-ID = 15f5ec0c8ebf5d9c; cache size = 100.015 MB.
catch { config_ip_cache -export [get_ips -all kf_bd_KF_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
export_ip_user_files -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd]
launch_runs kf_bd_KF_0_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
[Mon Jun  9 10:12:52 2025] Launched kf_bd_KF_0_0_synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/modelsim} {questa=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/questa} {riviera=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/riviera} {activehdl=C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.srcs/sources_1/bd/kf_bd/kf_bd.bd] -directory C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files -ipstatic_source_dir C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 6
[Mon Jun  9 10:19:01 2025] Launched synth_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/synth_1/runme.log
[Mon Jun  9 10:19:01 2025] Launched impl_1...
Run output will be captured here: C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.239 . Memory (MB): peak = 8023.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 448 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 8023.930 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 8023.930 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 8023.930 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 8023.930 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8023.930 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 8023.930 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.455 . Memory (MB): peak = 8023.930 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.458 . Memory (MB): peak = 8023.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 8023.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 8023.930 ; gain = 0.000
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_methodology -name ultrafast_methodology_1
Command: report_methodology -name ultrafast_methodology_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
report_utilization -name utilization_2
create_dataflow_design
INFO: [Vivado_Tcl 4-1924] Creating dataflow design from design 'impl_1'. Use the current_design command to change the design from which dataflow design is created.
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/S_SC_AW_payld[2].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/S_SC_AW_payld[3].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/S_SC_AW_payld[4].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/S_SC_AW_payld[5].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/S_SC_AW_payld[6].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/S_SC_AW_payld[7].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/S_SC_AW_payld[8].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/S_SC_AW_payld[9].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/m_axi_araddr[2].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/m_axi_araddr[3].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/m_axi_araddr[4].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/m_axi_araddr[5].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/m_axi_araddr[6].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/m_axi_araddr[7].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/m_axi_araddr[8].
WARNING: [Netlist 29-1115] Found multi-term driver net: kf_bd_i/smartconnect_0/inst/s00_axi2sc/m_axi_araddr[9].
INFO: [Implflow 47-2768] Generation of Dataflow netlist complete, took 0 seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 8029.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_update/mm1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_0' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_update/mm2'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_1' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_update/mm3'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_2' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_update/mm4'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_3' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_predict/mm1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_4' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_predict/mm2'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_5' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_predict/mm3'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_6' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_gain/mm1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_7' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_gain/mm2'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_8' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_gain/mm3'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_KF_0_0_matrix_multiplication_9' instantiated as 'kf_bd_i/KF_0/inst/kalman_inst/u_gain/mm4'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_axi_dma_0_0_axi_datamover_fifo__parameterized8' instantiated as 'kf_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0' instantiated as 'kf_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_axi_dma_0_0_axi_datamover_skid2mm_buf' instantiated as 'kf_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_axi_dma_0_0_axi_datamover_wrdata_cntl' instantiated as 'kf_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_axi_dma_0_0_cntr_incr_decr_addn_f_14' instantiated as 'kf_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_axi_iic_0_0_iic' instantiated as 'kf_bd_i/axi_iic_0/U0/X_IIC'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_exit_v1_0_16_exit' instantiated as 'kf_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_exit_v1_0_16_exit__parameterized0' instantiated as 'kf_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_mmu_v1_0_14_decerr_slave__parameterized0_30' instantiated as 'kf_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_node_v1_0_17_si_handler__parameterized5' instantiated as 'kf_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_node_v1_0_17_si_handler__parameterized8' instantiated as 'kf_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_node_v1_0_17_top__parameterized13' instantiated as 'kf_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall__parameterized0' instantiated as 'kf_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall__parameterized0_26' instantiated as 'kf_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall__parameterized0_36' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_axi_reg_stall__parameterized0_37' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo_38' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_43' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_mux__parameterized2' instantiated as 'kf_bd_i/smartconnect_0/inst/switchboards/b_la_out_swbd/inst/gen_mi[0].inst_mux_payld'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[100].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_103' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[10].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_104' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[11].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_105' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[12].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_106' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[13].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_107' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[14].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_108' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[15].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_109' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_110' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[17].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_111' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[18].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_112' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[19].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_113' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[20].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_114' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[21].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_115' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[22].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_116' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[23].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_117' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[24].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_118' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[25].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_119' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_120' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[27].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_121' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[28].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_122' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[29].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_123' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[30].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_124' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[31].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_125' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_126' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[33].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_127' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[34].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_128' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_131' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[4].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_132' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[5].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_133' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[6].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_134' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[7].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_135' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[8].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_136' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[9].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_44' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[101].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_45' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[102].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_46' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_53' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[72].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_54' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[73].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_55' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[74].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_56' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[75].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_57' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[76].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_58' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[77].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_59' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[78].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_60' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[79].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_61' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[80].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_62' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_63' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[82].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_64' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[83].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_65' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[84].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_66' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[85].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_67' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[86].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_68' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[87].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_69' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[88].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_70' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[89].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_71' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[90].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_72' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[91].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_73' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[92].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_74' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[93].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_75' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[94].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_76' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_77' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[96].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_78' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[97].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_79' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'kf_bd_smartconnect_0_0_sc_util_v1_0_4_srl_rtl__parameterized0_80' instantiated as 'kf_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[99].srl_nx1'.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 8079.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
current_design impl_1
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_KF_0_0/kf_bd_KF_0_0.dcp' for cell 'kf_bd_i/KF_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.dcp' for cell 'kf_bd_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0.dcp' for cell 'kf_bd_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.dcp' for cell 'kf_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.dcp' for cell 'kf_bd_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/kf_bd_smartconnect_0_0.dcp' for cell 'kf_bd_i/smartconnect_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 8215.332 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 622 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.xdc] for cell 'kf_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_processing_system7_0_0/kf_bd_processing_system7_0_0.xdc] for cell 'kf_bd_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0_board.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0_board.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_b51c_psr_aclk_0.xdc] for cell 'kf_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/smartconnect.xdc] for cell 'kf_bd_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_smartconnect_0_0/smartconnect.xdc] for cell 'kf_bd_i/smartconnect_0/inst'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0_board.xdc] for cell 'kf_bd_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_iic_0_0/kf_bd_axi_iic_0_0_board.xdc] for cell 'kf_bd_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0_board.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0_board.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_rst_ps7_0_50M_0/kf_bd_rst_ps7_0_50M_0.xdc] for cell 'kf_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0_clocks.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_axi_dma_0_0/kf_bd_axi_dma_0_0_clocks.xdc] for cell 'kf_bd_i/axi_dma_0/U0'
INFO: [Project 1-1714] 65 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 8455.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8455.898 ; gain = 258.723
report_utilization -file C:/Users/mulla/Documents/thesis/utilization_report_g-j_elim.txt -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_ssn -name ssn_1
INFO: [Designutils 20-2100] The following ports are excluded from SSN analysis because they are either Multi-Gigabit Transceiver or Processor System I/O. This is because all MGT and PS interfaces supported by these dedicated I/O have been qualified against the interface requirements. SelectIO banks have SSN analysis support as they are fully configurable as FPGA I/O.
    1. DDR_addr
    2. DDR_ba
    3. DDR_dm
    4. DDR_dqs_n
    5. FIXED_IO_mio
    6. DDR_dqs_p
    7. DDR_dq
    8. DDR_cas_n
    9. DDR_ck_n
    10. DDR_ck_p
    11. DDR_cke
    12. DDR_cs_n
    13. DDR_odt
    14. DDR_ras_n
    15. DDR_reset_n
    16. DDR_we_n
    17. FIXED_IO_ddr_vrn
    18. FIXED_IO_ddr_vrp
    19. FIXED_IO_ps_clk
    20. FIXED_IO_ps_porb
    21. FIXED_IO_ps_srstb

INFO: [Coretcl 2-1142] Start SSN Analysis...
report_operating_conditions -grade -return_string
current_design impl_1
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
