# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -gui -debugDB -voptargs="+acc=rtl" -work work fpu_tb 
# Start time: 22:35:10 on Apr 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 3 FSMs in module "fpu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.fpu(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# 0.00000000000000000000000000000000000001175494350822(00800000) - 0.00000000000000000000000000000000000000587747175411(00400000) = 0.00000000000000000000000000000000000000587747175411(00400000, 0 00000000 10000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000140130(00000001) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000280260(00000002) - 0.00000000000000000000000000000000000000000000280260(00000002) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000002242078(00000010) - 0.00000000000000000000000000000000000000000002242078(00000010) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000035873241(00000100) - 0.00000000000000000000000000000000000000000035873241(00000100) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000573971851(00001000) - 0.00000000000000000000000000000000000000000573971851(00001000) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000009183549616(00010000) - 0.00000000000000000000000000000000000000009183549616(00010000) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000146936653723(000fffff) - 0.00000000000000000000000000000000000000146936653723(000fffff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000280260(00000002) = -0.00000000000000000000000000000000000000000000140130(80000001, 1 00000000 00000000000000000000001)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000001175494350822(00800000) = -0.00000000000000000000000000000000000001175494210692(807fffff, 1 00000000 11111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 1.00000000000000000000000000000000000000000000000000(3f800000) = -1.00000000000000000000000000000000000000000000000000(bf800000, 1 01111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - inf(7f800000) = inf(7f800000, 0 11111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - -inf(ff800000) = -inf(ff800000, 1 11111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - nan(7fc00000) = nan(7fc00000, 0 11111111 10000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000000000(00000000) = -0.00000000000000000000000000000000000000587747035281(803fffff, 1 00000000 01111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - -0.00000000000000000000000000000000000000000000000000(80000000) = 0.00000000000000000000000000000000000000587747315541(00400001, 0 00000000 10000000000000000000001)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000587747175411(00400000) = -0.00000000000000000000000000000000000000587747035281(803fffff, 1 00000000 01111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000146936653723(000fffff) = -0.00000000000000000000000000000000000000146936513593(800ffffe, 1 00000000 00011111111111111111110)
# 0.00000000000000000000000000000000000000000000420390(00000003) - 0.00000000000000000000000000000000000000000000420390(00000003) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000700649(00000005) - 0.00000000000000000000000000000000000000000000700649(00000005) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000002101948(0000000f) - 0.00000000000000000000000000000000000000000002101948(0000000f) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000035733111(000000ff) - 0.00000000000000000000000000000000000000000035733111(000000ff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000573831721(00000fff) - 0.00000000000000000000000000000000000000000573831721(00000fff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000009183409486(0000ffff) - 0.00000000000000000000000000000000000000009183409486(0000ffff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# ** Note: $stop    : fpu_tb.sv(147)
#    Time: 108750 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at fpu_tb.sv line 147
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:38:40 on Apr 18,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv 
# -- Compiling module fpu
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu
# End time: 22:38:41 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 3 FSMs in module "fpu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# 0.00000000000000000000000000000000000001175494350822(00800000) - 0.00000000000000000000000000000000000000587747175411(00400000) = 0.00000000000000000000000000000000000000587747175411(00400000, 0 00000000 10000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000140130(00000001) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000280260(00000002) - 0.00000000000000000000000000000000000000000000280260(00000002) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000002242078(00000010) - 0.00000000000000000000000000000000000000000002242078(00000010) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000035873241(00000100) - 0.00000000000000000000000000000000000000000035873241(00000100) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000573971851(00001000) - 0.00000000000000000000000000000000000000000573971851(00001000) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000009183549616(00010000) - 0.00000000000000000000000000000000000000009183549616(00010000) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000146936653723(000fffff) - 0.00000000000000000000000000000000000000146936653723(000fffff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000280260(00000002) = -0.00000000000000000000000000000000000000000000140130(80000001, 1 00000000 00000000000000000000001)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000001175494350822(00800000) = -0.00000000000000000000000000000000000001175494210692(807fffff, 1 00000000 11111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 1.00000000000000000000000000000000000000000000000000(3f800000) = -1.00000000000000000000000000000000000000000000000000(bf800000, 1 01111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - inf(7f800000) = inf(7f800000, 0 11111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - -inf(ff800000) = inf(7f800000, 0 11111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - nan(7fc00000) = nan(7fc00000, 0 11111111 10000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000000000(00000000) = -0.00000000000000000000000000000000000000587747035281(803fffff, 1 00000000 01111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - -0.00000000000000000000000000000000000000000000000000(80000000) = 0.00000000000000000000000000000000000000587747315541(00400001, 0 00000000 10000000000000000000001)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000587747175411(00400000) = -0.00000000000000000000000000000000000000587747035281(803fffff, 1 00000000 01111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000146936653723(000fffff) = -0.00000000000000000000000000000000000000146936513593(800ffffe, 1 00000000 00011111111111111111110)
# 0.00000000000000000000000000000000000000000000420390(00000003) - 0.00000000000000000000000000000000000000000000420390(00000003) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000700649(00000005) - 0.00000000000000000000000000000000000000000000700649(00000005) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000002101948(0000000f) - 0.00000000000000000000000000000000000000000002101948(0000000f) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000035733111(000000ff) - 0.00000000000000000000000000000000000000000035733111(000000ff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000573831721(00000fff) - 0.00000000000000000000000000000000000000000573831721(00000fff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000009183409486(0000ffff) - 0.00000000000000000000000000000000000000009183409486(0000ffff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# ** Note: $stop    : fpu_tb.sv(147)
#    Time: 108750 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at fpu_tb.sv line 147
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:42:44 on Apr 18,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv 
# -- Compiling module fpu
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu
# End time: 22:42:44 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 3 FSMs in module "fpu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# 0.00000000000000000000000000000000000001175494350822(00800000) - 0.00000000000000000000000000000000000000587747175411(00400000) = 0.00000000000000000000000000000000000000587747175411(00400000, 0 00000000 10000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000140130(00000001) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000280260(00000002) - 0.00000000000000000000000000000000000000000000280260(00000002) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000002242078(00000010) - 0.00000000000000000000000000000000000000000002242078(00000010) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000035873241(00000100) - 0.00000000000000000000000000000000000000000035873241(00000100) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000573971851(00001000) - 0.00000000000000000000000000000000000000000573971851(00001000) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000009183549616(00010000) - 0.00000000000000000000000000000000000000009183549616(00010000) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000146936653723(000fffff) - 0.00000000000000000000000000000000000000146936653723(000fffff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000280260(00000002) = -0.00000000000000000000000000000000000000000000140130(80000001, 1 00000000 00000000000000000000001)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000001175494350822(00800000) = -0.00000000000000000000000000000000000001175494210692(807fffff, 1 00000000 11111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 1.00000000000000000000000000000000000000000000000000(3f800000) = -1.00000000000000000000000000000000000000000000000000(bf800000, 1 01111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - inf(7f800000) = -inf(ff800000, 1 11111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - -inf(ff800000) = inf(7f800000, 0 11111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - nan(7fc00000) = nan(7fc00000, 0 11111111 10000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000000000(00000000) = -0.00000000000000000000000000000000000000587747035281(803fffff, 1 00000000 01111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - -0.00000000000000000000000000000000000000000000000000(80000000) = 0.00000000000000000000000000000000000000587747315541(00400001, 0 00000000 10000000000000000000001)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000587747175411(00400000) = -0.00000000000000000000000000000000000000587747035281(803fffff, 1 00000000 01111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000146936653723(000fffff) = -0.00000000000000000000000000000000000000146936513593(800ffffe, 1 00000000 00011111111111111111110)
# 0.00000000000000000000000000000000000000000000420390(00000003) - 0.00000000000000000000000000000000000000000000420390(00000003) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000700649(00000005) - 0.00000000000000000000000000000000000000000000700649(00000005) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000002101948(0000000f) - 0.00000000000000000000000000000000000000000002101948(0000000f) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000035733111(000000ff) - 0.00000000000000000000000000000000000000000035733111(000000ff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000573831721(00000fff) - 0.00000000000000000000000000000000000000000573831721(00000fff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000009183409486(0000ffff) - 0.00000000000000000000000000000000000000009183409486(0000ffff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# ** Note: $stop    : fpu_tb.sv(147)
#    Time: 108750 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at fpu_tb.sv line 147
do /home/pconst/Desktop/sol-1/systemverilog/fpu/add.do
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fpu_tb/fpu_top/arst'.
# Executing ONERROR command at macro /home/pconst/Desktop/sol-1/systemverilog/fpu/add.do line 3
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fpu_tb/fpu_top/clk'.
# Executing ONERROR command at macro /home/pconst/Desktop/sol-1/systemverilog/fpu/add.do line 4
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fpu_tb/fpu_top/a_operand'.
# Executing ONERROR command at macro /home/pconst/Desktop/sol-1/systemverilog/fpu/add.do line 5
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fpu_tb/fpu_top/b_operand'.
# Executing ONERROR command at macro /home/pconst/Desktop/sol-1/systemverilog/fpu/add.do line 6
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fpu_tb/fpu_top/operation'.
# Executing ONERROR command at macro /home/pconst/Desktop/sol-1/systemverilog/fpu/add.do line 7
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fpu_tb/fpu_top/start'.
# Executing ONERROR command at macro /home/pconst/Desktop/sol-1/systemverilog/fpu/add.do line 8
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fpu_tb/fpu_top/result_m_addsub_abs'.
# Executing ONERROR command at macro /home/pconst/Desktop/sol-1/systemverilog/fpu/add.do line 28
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/fpu_tb/fpu_top/result_e_addsub_prenorm'.
# Executing ONERROR command at macro /home/pconst/Desktop/sol-1/systemverilog/fpu/add.do line 34
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
run -all
# 0.00000000000000000000000000000000000001175494350822(00800000) - 0.00000000000000000000000000000000000000587747175411(00400000) = 0.00000000000000000000000000000000000000587747175411(00400000, 0 00000000 10000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000140130(00000001) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000280260(00000002) - 0.00000000000000000000000000000000000000000000280260(00000002) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000002242078(00000010) - 0.00000000000000000000000000000000000000000002242078(00000010) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000035873241(00000100) - 0.00000000000000000000000000000000000000000035873241(00000100) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000573971851(00001000) - 0.00000000000000000000000000000000000000000573971851(00001000) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000009183549616(00010000) - 0.00000000000000000000000000000000000000009183549616(00010000) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000146936653723(000fffff) - 0.00000000000000000000000000000000000000146936653723(000fffff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000280260(00000002) = -0.00000000000000000000000000000000000000000000140130(80000001, 1 00000000 00000000000000000000001)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000001175494350822(00800000) = -0.00000000000000000000000000000000000001175494210692(807fffff, 1 00000000 11111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 1.00000000000000000000000000000000000000000000000000(3f800000) = -1.00000000000000000000000000000000000000000000000000(bf800000, 1 01111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - inf(7f800000) = -inf(ff800000, 1 11111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - -inf(ff800000) = inf(7f800000, 0 11111111 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - nan(7fc00000) = nan(7fc00000, 0 11111111 10000000000000000000000)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000000000(00000000) = -0.00000000000000000000000000000000000000587747035281(803fffff, 1 00000000 01111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - -0.00000000000000000000000000000000000000000000000000(80000000) = 0.00000000000000000000000000000000000000587747315541(00400001, 0 00000000 10000000000000000000001)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000587747175411(00400000) = -0.00000000000000000000000000000000000000587747035281(803fffff, 1 00000000 01111111111111111111111)
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000146936653723(000fffff) = -0.00000000000000000000000000000000000000146936513593(800ffffe, 1 00000000 00011111111111111111110)
# 0.00000000000000000000000000000000000000000000420390(00000003) - 0.00000000000000000000000000000000000000000000420390(00000003) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000000700649(00000005) - 0.00000000000000000000000000000000000000000000700649(00000005) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000002101948(0000000f) - 0.00000000000000000000000000000000000000000002101948(0000000f) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000035733111(000000ff) - 0.00000000000000000000000000000000000000000035733111(000000ff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000000573831721(00000fff) - 0.00000000000000000000000000000000000000000573831721(00000fff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# 0.00000000000000000000000000000000000000009183409486(0000ffff) - 0.00000000000000000000000000000000000000009183409486(0000ffff) = 0.00000000000000000000000000000000000000000000000000(00000000, 0 00000000 00000000000000000000000)
# ** Note: $stop    : fpu_tb.sv(147)
#    Time: 108750 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at fpu_tb.sv line 147
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:52:09 on Apr 18,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv 
# -- Compiling module fpu_tb
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu_tb
# End time: 22:52:09 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000000000(00000000) = -0.00000000000000000000000000000000000000587747035281(803fffff, 1 00000000 01111111111111111111111)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv(123)
#    Time: 5250 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv line 123
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:54:46 on Apr 18,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv 
# -- Compiling module fpu
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu
# End time: 22:54:46 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:54:47 on Apr 18,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv 
# -- Compiling module fpu_tb
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu_tb
# End time: 22:54:47 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000000000(00000000) = 0.00000000000000000000000000000000000000000000140130(00000001, 0 00000000 00000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv(123)
#    Time: 5250 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv line 123
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:59:57 on Apr 18,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_top.sv 
# -- Compiling module fpu
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu
# End time: 22:59:57 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 22:59:58 on Apr 18,2025
# vlog -reportprogress 300 -work work /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv 
# -- Compiling module fpu_tb
# -- Importing package pa_fpu
# 
# Top level modules:
# 	fpu_tb
# End time: 22:59:58 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.pa_fpu(fast)
# Loading work.fpu_tb(fast)
# Loading work.comb_mul(fast)
# Loading work.comb_div24_frac(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
run -all
# 0.00000000000000000000000000000000000000000000140130(00000001) - 0.00000000000000000000000000000000000000000000000000(00000000) = 0.00000000000000000000000000000000000000000000140130(00000001, 0 00000000 00000000000000000000001)
# ** Note: $stop    : /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv(123)
#    Time: 5250 ns  Iteration: 0  Instance: /fpu_tb
# Break in Module fpu_tb at /home/pconst/Desktop/sol-1/systemverilog/fpu/fpu_tb.sv line 123
# End time: 23:26:45 on Apr 18,2025, Elapsed time: 0:51:35
# Errors: 0, Warnings: 1
