Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:19:35 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/14bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[5]
                            (input port)
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 4.367ns (40.416%)  route 6.439ns (59.584%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  a[5] (IN)
                         net (fo=0)                   0.000     0.000    a[5]
    W19                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  a_IBUF[5]_inst/O
                         net (fo=5, routed)           1.751     2.708    a_IBUF[5]
    SLICE_X42Y17         LUT4 (Prop_lut4_I3_O)        0.124     2.832 f  s_OBUF[13]_inst_i_10/O
                         net (fo=1, routed)           1.011     3.842    s_OBUF[13]_inst_i_10_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     3.966 f  s_OBUF[13]_inst_i_4/O
                         net (fo=3, routed)           0.753     4.719    s_OBUF[13]_inst_i_4_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I1_O)        0.124     4.843 r  s_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.805     5.648    s_OBUF[13]_inst_i_2_n_0
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.150     5.798 r  s_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.119     7.917    s_OBUF[13]
    W13                  OBUF (Prop_obuf_I_O)         2.889    10.806 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.806    s[13]
    W13                                                               r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------




