#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cd28f14250 .scope module, "tb_atm_module" "tb_atm_module" 2 1;
 .timescale 0 0;
v000001cd28fa0b30_0 .var "amount", 15 0;
v000001cd28fa0e50_0 .net "balance", 15 0, v000001cd28ec6de0_0;  1 drivers
v000001cd28fa12b0_0 .var "balance_req", 0 0;
v000001cd28fa1350_0 .var "card_inserted", 0 0;
v000001cd28fa13f0_0 .var "card_number_input", 7 0;
v000001cd28fa1490_0 .var "clk", 0 0;
v000001cd28fa1530_0 .net "current_state", 7 0, v000001cd28fa0220_0;  1 drivers
v000001cd28fa0db0_0 .var "deposit_req", 0 0;
v000001cd28fa0d10_0 .net "error_code", 7 0, v000001cd28fa0400_0;  1 drivers
v000001cd28fa0770_0 .var "pin_change_req", 0 0;
v000001cd28fa0bd0_0 .var "pin_input", 15 0;
v000001cd28fa0ef0_0 .var "rst_n", 0 0;
v000001cd28fa0f90_0 .var "transaction_done", 0 0;
v000001cd28fa10d0_0 .net "transaction_success", 0 0, v000001cd28fa1170_0;  1 drivers
v000001cd28fa08b0_0 .var "withdrawal_req", 0 0;
S_000001cd28f143e0 .scope module, "uut" "atm_module" 2 22, 3 1 0, S_000001cd28f14250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "card_inserted";
    .port_info 3 /INPUT 16 "pin_input";
    .port_info 4 /INPUT 1 "balance_req";
    .port_info 5 /INPUT 1 "withdrawal_req";
    .port_info 6 /INPUT 1 "deposit_req";
    .port_info 7 /INPUT 1 "pin_change_req";
    .port_info 8 /INPUT 1 "transaction_done";
    .port_info 9 /INPUT 16 "amount";
    .port_info 10 /INPUT 8 "card_number_input";
    .port_info 11 /OUTPUT 8 "current_state";
    .port_info 12 /OUTPUT 16 "balance";
    .port_info 13 /OUTPUT 1 "transaction_success";
    .port_info 14 /OUTPUT 8 "error_code";
P_000001cd28f45850 .param/l "AMOUNT_VALID" 0 3 33, C4<10001001>;
P_000001cd28f45888 .param/l "BALANCE_ENQ" 0 3 29, C4<10000001>;
P_000001cd28f458c0 .param/l "CARD_BALANCE_IDX" 0 3 56, +C4<00000000000000000000000000000001>;
P_000001cd28f458f8 .param/l "CARD_ERROR" 0 3 23, C4<00000011>;
P_000001cd28f45930 .param/l "CARD_INSERT" 0 3 21, C4<00000001>;
P_000001cd28f45968 .param/l "CARD_LIMIT_IDX" 0 3 58, +C4<00000000000000000000000000000011>;
P_000001cd28f459a0 .param/l "CARD_PIN_IDX" 0 3 55, +C4<00000000000000000000000000000000>;
P_000001cd28f459d8 .param/l "CARD_STATUS_IDX" 0 3 57, +C4<00000000000000000000000000000010>;
P_000001cd28f45a10 .param/l "CARD_VALID" 0 3 24, C4<00000100>;
P_000001cd28f45a48 .param/l "CARD_VALIDATE" 0 3 22, C4<00000010>;
P_000001cd28f45a80 .param/l "DEPOSIT" 0 3 31, C4<10000110>;
P_000001cd28f45ab8 .param/l "IDLE" 0 3 20, C4<00000000>;
P_000001cd28f45af0 .param/l "INSUF_BALANCE" 0 3 40, C4<00000011>;
P_000001cd28f45b28 .param/l "INVALID_CARD" 0 3 38, C4<00000001>;
P_000001cd28f45b60 .param/l "INVALID_PIN" 0 3 39, C4<00000010>;
P_000001cd28f45b98 .param/l "LIMIT_EXCEED" 0 3 41, C4<00000100>;
P_000001cd28f45bd0 .param/l "MENU" 0 3 28, C4<00001001>;
P_000001cd28f45c08 .param/l "NO_ERROR" 0 3 37, C4<00000000>;
P_000001cd28f45c40 .param/l "PIN_CHANGE" 0 3 32, C4<10000010>;
P_000001cd28f45c78 .param/l "PIN_CHECK" 0 3 26, C4<00000110>;
P_000001cd28f45cb0 .param/l "PIN_ENTRY" 0 3 25, C4<00000101>;
P_000001cd28f45ce8 .param/l "PIN_ERROR" 0 3 27, C4<00000111>;
P_000001cd28f45d20 .param/l "PRINT_RECEIPT" 0 3 34, C4<10001010>;
P_000001cd28f45d58 .param/l "WITHDRAWAL" 0 3 30, C4<10000111>;
v000001cd28ec6d40_0 .net "amount", 15 0, v000001cd28fa0b30_0;  1 drivers
v000001cd28ec6de0_0 .var "balance", 15 0;
v000001cd28ec6e80_0 .net "balance_req", 0 0, v000001cd28fa12b0_0;  1 drivers
v000001cd28f461a0 .array "card_data", 35 0, 15 0;
v000001cd28f46370_0 .net "card_inserted", 0 0, v000001cd28fa1350_0;  1 drivers
v000001cd28fa0040_0 .net "card_number_input", 7 0, v000001cd28fa13f0_0;  1 drivers
v000001cd28fa00e0_0 .net "clk", 0 0, v000001cd28fa1490_0;  1 drivers
v000001cd28fa0180_0 .var "current_card_number", 7 0;
v000001cd28fa0220_0 .var "current_state", 7 0;
v000001cd28fa02c0_0 .var "daily_limit", 15 0;
v000001cd28fa0360_0 .net "deposit_req", 0 0, v000001cd28fa0db0_0;  1 drivers
v000001cd28fa0400_0 .var "error_code", 7 0;
v000001cd28fa04a0_0 .var "next_state", 7 0;
v000001cd28fa0540_0 .var "pin_attempts", 2 0;
v000001cd28fa0c70_0 .net "pin_change_req", 0 0, v000001cd28fa0770_0;  1 drivers
v000001cd28fa0810_0 .net "pin_input", 15 0, v000001cd28fa0bd0_0;  1 drivers
v000001cd28fa0630_0 .var "pin_valid", 0 0;
v000001cd28fa0a90_0 .net "rst_n", 0 0, v000001cd28fa0ef0_0;  1 drivers
v000001cd28fa1210_0 .var "stored_pin", 15 0;
v000001cd28fa1030_0 .net "transaction_done", 0 0, v000001cd28fa0f90_0;  1 drivers
v000001cd28fa1170_0 .var "transaction_success", 0 0;
v000001cd28fa06d0_0 .net "withdrawal_req", 0 0, v000001cd28fa08b0_0;  1 drivers
v000001cd28f461a0_0 .array/port v000001cd28f461a0, 0;
E_000001cd28f12b40/0 .event anyedge, v000001cd28fa0220_0, v000001cd28f46370_0, v000001cd28fa0180_0, v000001cd28f461a0_0;
v000001cd28f461a0_1 .array/port v000001cd28f461a0, 1;
v000001cd28f461a0_2 .array/port v000001cd28f461a0, 2;
v000001cd28f461a0_3 .array/port v000001cd28f461a0, 3;
v000001cd28f461a0_4 .array/port v000001cd28f461a0, 4;
E_000001cd28f12b40/1 .event anyedge, v000001cd28f461a0_1, v000001cd28f461a0_2, v000001cd28f461a0_3, v000001cd28f461a0_4;
v000001cd28f461a0_5 .array/port v000001cd28f461a0, 5;
v000001cd28f461a0_6 .array/port v000001cd28f461a0, 6;
v000001cd28f461a0_7 .array/port v000001cd28f461a0, 7;
v000001cd28f461a0_8 .array/port v000001cd28f461a0, 8;
E_000001cd28f12b40/2 .event anyedge, v000001cd28f461a0_5, v000001cd28f461a0_6, v000001cd28f461a0_7, v000001cd28f461a0_8;
v000001cd28f461a0_9 .array/port v000001cd28f461a0, 9;
v000001cd28f461a0_10 .array/port v000001cd28f461a0, 10;
v000001cd28f461a0_11 .array/port v000001cd28f461a0, 11;
v000001cd28f461a0_12 .array/port v000001cd28f461a0, 12;
E_000001cd28f12b40/3 .event anyedge, v000001cd28f461a0_9, v000001cd28f461a0_10, v000001cd28f461a0_11, v000001cd28f461a0_12;
v000001cd28f461a0_13 .array/port v000001cd28f461a0, 13;
v000001cd28f461a0_14 .array/port v000001cd28f461a0, 14;
v000001cd28f461a0_15 .array/port v000001cd28f461a0, 15;
v000001cd28f461a0_16 .array/port v000001cd28f461a0, 16;
E_000001cd28f12b40/4 .event anyedge, v000001cd28f461a0_13, v000001cd28f461a0_14, v000001cd28f461a0_15, v000001cd28f461a0_16;
v000001cd28f461a0_17 .array/port v000001cd28f461a0, 17;
v000001cd28f461a0_18 .array/port v000001cd28f461a0, 18;
v000001cd28f461a0_19 .array/port v000001cd28f461a0, 19;
v000001cd28f461a0_20 .array/port v000001cd28f461a0, 20;
E_000001cd28f12b40/5 .event anyedge, v000001cd28f461a0_17, v000001cd28f461a0_18, v000001cd28f461a0_19, v000001cd28f461a0_20;
v000001cd28f461a0_21 .array/port v000001cd28f461a0, 21;
v000001cd28f461a0_22 .array/port v000001cd28f461a0, 22;
v000001cd28f461a0_23 .array/port v000001cd28f461a0, 23;
v000001cd28f461a0_24 .array/port v000001cd28f461a0, 24;
E_000001cd28f12b40/6 .event anyedge, v000001cd28f461a0_21, v000001cd28f461a0_22, v000001cd28f461a0_23, v000001cd28f461a0_24;
v000001cd28f461a0_25 .array/port v000001cd28f461a0, 25;
v000001cd28f461a0_26 .array/port v000001cd28f461a0, 26;
v000001cd28f461a0_27 .array/port v000001cd28f461a0, 27;
v000001cd28f461a0_28 .array/port v000001cd28f461a0, 28;
E_000001cd28f12b40/7 .event anyedge, v000001cd28f461a0_25, v000001cd28f461a0_26, v000001cd28f461a0_27, v000001cd28f461a0_28;
v000001cd28f461a0_29 .array/port v000001cd28f461a0, 29;
v000001cd28f461a0_30 .array/port v000001cd28f461a0, 30;
v000001cd28f461a0_31 .array/port v000001cd28f461a0, 31;
v000001cd28f461a0_32 .array/port v000001cd28f461a0, 32;
E_000001cd28f12b40/8 .event anyedge, v000001cd28f461a0_29, v000001cd28f461a0_30, v000001cd28f461a0_31, v000001cd28f461a0_32;
v000001cd28f461a0_33 .array/port v000001cd28f461a0, 33;
v000001cd28f461a0_34 .array/port v000001cd28f461a0, 34;
v000001cd28f461a0_35 .array/port v000001cd28f461a0, 35;
E_000001cd28f12b40/9 .event anyedge, v000001cd28f461a0_33, v000001cd28f461a0_34, v000001cd28f461a0_35, v000001cd28fa0810_0;
E_000001cd28f12b40/10 .event anyedge, v000001cd28fa1210_0, v000001cd28fa0540_0, v000001cd28ec6e80_0, v000001cd28fa06d0_0;
E_000001cd28f12b40/11 .event anyedge, v000001cd28fa0360_0, v000001cd28fa0c70_0, v000001cd28fa1030_0, v000001cd28ec6d40_0;
E_000001cd28f12b40/12 .event anyedge, v000001cd28fa02c0_0;
E_000001cd28f12b40 .event/or E_000001cd28f12b40/0, E_000001cd28f12b40/1, E_000001cd28f12b40/2, E_000001cd28f12b40/3, E_000001cd28f12b40/4, E_000001cd28f12b40/5, E_000001cd28f12b40/6, E_000001cd28f12b40/7, E_000001cd28f12b40/8, E_000001cd28f12b40/9, E_000001cd28f12b40/10, E_000001cd28f12b40/11, E_000001cd28f12b40/12;
E_000001cd28f12280/0 .event negedge, v000001cd28fa0a90_0;
E_000001cd28f12280/1 .event posedge, v000001cd28fa00e0_0;
E_000001cd28f12280 .event/or E_000001cd28f12280/0, E_000001cd28f12280/1;
    .scope S_000001cd28f143e0;
T_0 ;
    %vpi_call 3 62 "$readmemh", "atm_data_g31.hex", v000001cd28f461a0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001cd28f143e0;
T_1 ;
    %wait E_000001cd28f12280;
    %load/vec4 v000001cd28fa0a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd28fa1170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd28fa0540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd28ec6de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd28fa1210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001cd28fa02c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd28fa0630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cd28fa04a0_0;
    %assign/vec4 v000001cd28fa0220_0, 0;
    %load/vec4 v000001cd28fa0220_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 135, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 134, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 130, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %load/vec4 v000001cd28fa0040_0;
    %assign/vec4 v000001cd28fa0180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd28fa1170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd28fa0540_0, 0;
    %jmp T_1.10;
T_1.3 ;
    %load/vec4 v000001cd28fa0180_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001cd28f461a0, 4;
    %cmpi/ne 1, 0, 16;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v000001cd28fa0180_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001cd28f461a0, 4;
    %assign/vec4 v000001cd28fa1210_0, 0;
    %load/vec4 v000001cd28fa0180_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001cd28f461a0, 4;
    %assign/vec4 v000001cd28fa02c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
T_1.12 ;
    %jmp T_1.10;
T_1.4 ;
    %load/vec4 v000001cd28fa0810_0;
    %load/vec4 v000001cd28fa1210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001cd28fa0630_0, 0;
    %load/vec4 v000001cd28fa0810_0;
    %load/vec4 v000001cd28fa1210_0;
    %cmp/ne;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v000001cd28fa0540_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001cd28fa0540_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001cd28fa0540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
T_1.14 ;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd28fa1170_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %ix/getv 4, v000001cd28fa0180_0;
    %load/vec4a v000001cd28f461a0, 4;
    %parti/s 1, 1, 2;
    %pad/u 16;
    %assign/vec4 v000001cd28ec6de0_0, 0;
    %load/vec4 v000001cd28fa1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd28fa1170_0, 0;
T_1.15 ;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v000001cd28ec6d40_0;
    %ix/getv 4, v000001cd28fa0180_0;
    %load/vec4a v000001cd28f461a0, 4;
    %parti/s 1, 1, 2;
    %pad/u 16;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.19, 5;
    %load/vec4 v000001cd28ec6d40_0;
    %load/vec4 v000001cd28fa02c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v000001cd28fa1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %ix/getv 4, v000001cd28fa0180_0;
    %load/vec4a v000001cd28f461a0, 4;
    %parti/s 1, 1, 2;
    %pad/u 16;
    %load/vec4 v000001cd28ec6d40_0;
    %sub;
    %pad/u 1;
    %ix/getv 3, v000001cd28fa0180_0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd28f461a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd28fa1170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
T_1.20 ;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v000001cd28fa02c0_0;
    %load/vec4 v000001cd28ec6d40_0;
    %cmp/u;
    %jmp/0xz  T_1.22, 5;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
T_1.23 ;
T_1.18 ;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v000001cd28fa1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %ix/getv 4, v000001cd28fa0180_0;
    %load/vec4a v000001cd28f461a0, 4;
    %parti/s 1, 1, 2;
    %pad/u 16;
    %load/vec4 v000001cd28ec6d40_0;
    %add;
    %pad/u 1;
    %ix/getv 3, v000001cd28fa0180_0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd28f461a0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd28fa1170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
T_1.24 ;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001cd28fa1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %load/vec4 v000001cd28fa0810_0;
    %pad/u 1;
    %ix/getv 3, v000001cd28fa0180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd28f461a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd28fa1170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001cd28fa0400_0, 0;
T_1.26 ;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cd28f143e0;
T_2 ;
    %wait E_000001cd28f12b40;
    %load/vec4 v000001cd28fa0220_0;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %load/vec4 v000001cd28fa0220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 135, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 134, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 130, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 137, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 138, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v000001cd28f46370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.17 ;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.16;
T_2.2 ;
    %ix/getv 4, v000001cd28fa0180_0;
    %load/vec4a v000001cd28f461a0, 4;
    %parti/s 1, 2, 3;
    %pad/u 16;
    %cmpi/e 1, 0, 16;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.20;
T_2.19 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.20 ;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v000001cd28f46370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.21 ;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v000001cd28fa0810_0;
    %load/vec4 v000001cd28fa1210_0;
    %cmp/e;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd28fa0630_0, 0, 1;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v000001cd28fa0540_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.25, 5;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.26 ;
T_2.24 ;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v000001cd28ec6e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.28;
T_2.27 ;
    %load/vec4 v000001cd28fa06d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.29, 8;
    %pushi/vec4 135, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.30;
T_2.29 ;
    %load/vec4 v000001cd28fa0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.31, 8;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.32;
T_2.31 ;
    %load/vec4 v000001cd28fa0c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.33, 8;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.33 ;
T_2.32 ;
T_2.30 ;
T_2.28 ;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v000001cd28fa1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.35, 8;
    %pushi/vec4 138, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.35 ;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v000001cd28ec6d40_0;
    %ix/getv 4, v000001cd28fa0180_0;
    %load/vec4a v000001cd28f461a0, 4;
    %parti/s 1, 1, 2;
    %pad/u 16;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_2.39, 5;
    %load/vec4 v000001cd28ec6d40_0;
    %load/vec4 v000001cd28fa02c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.37, 8;
    %load/vec4 v000001cd28fa1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.40, 8;
    %pushi/vec4 137, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.40 ;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.38 ;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v000001cd28fa1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.42, 8;
    %pushi/vec4 137, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.42 ;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v000001cd28fa1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.44, 8;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.44 ;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v000001cd28fa1030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.46, 8;
    %pushi/vec4 138, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
T_2.46 ;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001cd28fa04a0_0, 0, 8;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001cd28f14250;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa1490_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000001cd28fa1490_0;
    %inv;
    %store/vec4 v000001cd28fa1490_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001cd28f14250;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa0ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa1350_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cd28fa0bd0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa12b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa08b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa0db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa0770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa0f90_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cd28fa0b30_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd28fa13f0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd28fa0ef0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cd28fa13f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd28fa1350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa1350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000001cd28fa0bd0_0, 0, 16;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd28fa12b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa12b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd28fa0f90_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa0f90_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd28fa08b0_0, 0, 1;
    %pushi/vec4 80, 0, 16;
    %store/vec4 v000001cd28fa0b30_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa08b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd28fa0f90_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa0f90_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001cd28fa13f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd28fa1350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd28fa1350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001cd28fa0bd0_0, 0, 16;
    %delay 40, 0;
    %delay 100, 0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001cd28f14250;
T_5 ;
    %vpi_call 2 100 "$monitor", "Time=%0t rst_n=%b card_inserted=%b pin_input=%h current_state=%d balance=%h success=%b error=%h", $time, v000001cd28fa0ef0_0, v000001cd28fa1350_0, v000001cd28fa0bd0_0, v000001cd28fa1530_0, v000001cd28fa0e50_0, v000001cd28fa10d0_0, v000001cd28fa0d10_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "atm_module_testbench.sv";
    "design.sv";
