{
    "DESIGN_NAME": "user_proj_example",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": ["dir::../../verilog/rtl/defines.v", 
	"dir::../../verilog/rtl/user_proj_example.v", 
	"dir::../../verilog/rtl/axil_axis.sv", 
    "dir::../../verilog/rtl/axilite_master.sv",
    "dir::../../verilog/rtl/axilite_slave.sv",
    "dir::../../verilog/rtl/axis_master.sv",
    "dir::../../verilog/rtl/axis_slave.sv",
    "dir::../../verilog/rtl/axi_ctrl_logic.sv",
	"dir::../../verilog/rtl/sw_caravel.v", 
	"dir::../../verilog/rtl/config_ctrl.v", 
	"dir::../../verilog/rtl/fsic_clkrst.v", 
	"dir::../../verilog/rtl/io_serdes.v", 
    "dir::../../verilog/rtl/fsic_coreclk_phase_cnt.v", 
    "dir::../../verilog/rtl/fsic_io_serdes_rx.v", 
	"dir::../../verilog/rtl/fsic_mprj_io.v", 
	"dir::../../verilog/rtl/user_subsys.v", 
    "dir::../../verilog/rtl/axil_slav.v", 
    "dir::../../verilog/rtl/axis_mstr.v", 
    "dir::../../verilog/rtl/axis_slav.v", 
    "dir::../../verilog/rtl/irq_mux.v", 
    "dir::../../verilog/rtl/la_mux.v", 
  "dir::../../verilog/rtl/user_prj0.v", 
    "dir::../../verilog/rtl/concat_EdgeDetect_Top_fsic.v", 
    "dir::../../verilog/rtl/spram.v", 
  "dir::../../verilog/rtl/user_prj1.v", 
  "dir::../../verilog/rtl/user_prj2.v", 
  "dir::../../verilog/rtl/user_prj3.v", 
  "dir::../../verilog/rtl/LogicAnalyzer.v", 
    "dir::../../verilog/rtl/Sram.v", 
	"dir::../../verilog/rtl/fsic.v"],
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "io_in[37]",
    "CLOCK_NET": "io_in[37]",
    "//CLOCK_PORT": "wb_clk_i",
    "//CLOCK_NET": "u_fsic.wb_clk",
    "SYNTH_STRATEGY": "AREA 3",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 900 600",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.55,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "DIODE_INSERTION_STRATEGY": 4,
    "RUN_CVC": 0,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 20
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 20
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 20
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 20,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 20
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 150,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}

