0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/osmon/temp/cse490-vivado/arch-project.sim/sim_1/behav/xsim/glbl.v,1744664892,verilog,,,,glbl,,uvm,,,,,,
C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sim_1/new/cpu_tb.sv,1744660940,systemVerilog,,,,cpu_tb,,uvm,../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1;../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu.sv,1744669679,systemVerilog,,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu_control.sv,,alu,,uvm,../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1;../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu_control.sv,1744537008,systemVerilog,,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/control.sv,,alu_control,,uvm,../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1;../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/control.sv,1744537029,systemVerilog,,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv,,control,,uvm,../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1;../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/memory.sv,1744653229,systemVerilog,,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/pc.sv,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,data_memory;instruction_memory,,uvm,../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1;../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/pc.sv,1744648086,systemVerilog,,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/reg.sv,,ProgramCounter,,uvm,../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1;../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/reg.sv,1744649351,systemVerilog,,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sim_1/new/cpu_tb.sv,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,register,,uvm,../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1;../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/new/cpu.sv,1744668655,systemVerilog,,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/memory.sv,,cpu,,uvm,../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1;../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,1744664892,systemVerilog,,C:/Users/osmon/temp/cse490-vivado/arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1/alu.sv,,,,uvm,../../../../arch-project.srcs/sources_1/imports/WORKING Vivado code/sources_1/imports/cse490-project1;../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
