<div id="pf83" class="pf w0 h0" data-page-no="83"><div class="pc pc83 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg83.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">6.2.2.7<span class="_ _b"> </span>Stop mode acknowledge error (SACKERR)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">This reset is generated if the core attempts to enter stop mode or Compute Operation, but</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">not all modules acknowledge stop mode within 1025 cycles of the 1 kHz LPO clock.</div><div class="t m0 x9 hf y799 ff3 fs5 fc0 sc0 ls0 ws0">A module might not acknowledge the entry to stop mode if an error condition occurs. The</div><div class="t m0 x9 hf ya31 ff3 fs5 fc0 sc0 ls0 ws0">error can be caused by a failure of an external clock input to a module.</div><div class="t m0 x9 h1b ya32 ff1 fsc fc0 sc0 ls0 ws0">6.2.2.8<span class="_ _b"> </span>Software reset (SW)</div><div class="t m0 x9 hf ya33 ff3 fs5 fc0 sc0 ls0 ws0">The SYSRESETREQ bit in the NVIC application interrupt and reset control register can</div><div class="t m0 x9 hf ya34 ff3 fs5 fc0 sc0 ls0 ws0">be set to force a software reset on the device. (See ARM&apos;s NVIC documentation for the</div><div class="t m0 x9 hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">full description of the register fields, especially the VECTKEY field requirements.)</div><div class="t m0 x9 hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">Setting SYSRESETREQ generates a software reset request. This reset forces a system</div><div class="t m0 x9 hf ya37 ff3 fs5 fc0 sc0 ls0 ws0">reset of all major components except for the debug module. A software reset causes the</div><div class="t m0 x9 hf ya38 ff3 fs5 fc0 sc0 ls0 ws0">RCM&apos;s SRS1[SW] bit to set.</div><div class="t m0 x9 h1b ya39 ff1 fsc fc0 sc0 ls0 ws0">6.2.2.9<span class="_ _b"> </span>Lockup reset (LOCKUP)</div><div class="t m0 x9 hf ya3a ff3 fs5 fc0 sc0 ls0 ws0">The LOCKUP gives immediate indication of seriously errant kernel software. This is the</div><div class="t m0 x9 hf ya3b ff3 fs5 fc0 sc0 ls0 ws0">result of the core being locked because of an unrecoverable exception following the</div><div class="t m0 x9 hf ya3c ff3 fs5 fc0 sc0 ls0 ws0">activation of the processorâ€™s built in system state protection hardware.</div><div class="t m0 x9 hf ya3d ff3 fs5 fc0 sc0 ls0 ws0">The LOCKUP condition causes a system reset and also causes the RCM&apos;s</div><div class="t m0 x9 hf ya3e ff3 fs5 fc0 sc0 ls0 ws0">SRS1[LOCKUP] bit to set.</div><div class="t m0 x9 h1b ya3f ff1 fsc fc0 sc0 ls0 ws0">6.2.2.10<span class="_ _b"> </span>MDM-AP system reset request</div><div class="t m0 x9 hf ya40 ff3 fs5 fc0 sc0 ls0 ws0">Set the system reset request bit in the MDM-AP control register to initiate a system reset.</div><div class="t m0 x9 hf ya41 ff3 fs5 fc0 sc0 ls0 ws0">This is the primary method for resets via the SWD interface. The system reset is held</div><div class="t m0 x9 hf ya42 ff3 fs5 fc0 sc0 ls0 ws0">until this bit is cleared.</div><div class="t m0 x9 hf ya43 ff3 fs5 fc0 sc0 ls0 ws0">Set the core hold reset bit in the MDM-AP control register to hold the core in reset as the</div><div class="t m0 x9 hf ya44 ff3 fs5 fc0 sc0 ls0 ws0">rest of the chip comes out of system reset.</div><div class="t m0 x9 he ya45 ff1 fs1 fc0 sc0 ls0 ws0">6.2.3<span class="_ _b"> </span>MCU Resets</div><div class="t m0 x9 hf ya46 ff3 fs5 fc0 sc0 ls0 ws0">A variety of resets are generated by the MCU to reset different modules.</div><div class="t m0 x103 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 6 Reset and Boot</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>131</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
