# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do MyDE0_Nano_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B {C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MySPI.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:14 on Nov 24,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B" C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MySPI.sv 
# -- Compiling module spi_slave
# 
# Top level modules:
# 	spi_slave
# End time: 12:39:14 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B {C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:14 on Nov 24,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B" C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv 
# -- Compiling module MyDE0_Nano
# 
# Top level modules:
# 	MyDE0_Nano
# End time: 12:39:14 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B {C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:14 on Nov 24,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B" C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyARM_SingleCycle.sv 
# -- Compiling module dmem
# -- Compiling module imem
# -- Compiling module arm
# -- Compiling module controller
# -- Compiling module decode
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module datapath
# -- Compiling module byteSelect
# -- Compiling module regfile
# -- Compiling module extend
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module alu
# 
# Top level modules:
# 	dmem
# 	imem
# 	arm
# End time: 12:39:14 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B {C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:14 on Nov 24,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B" C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv 
# -- Compiling module MyTestbench
# 
# Top level modules:
# 	MyTestbench
# End time: 12:39:14 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  dut
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" dut 
# Start time: 12:39:14 on Nov 24,2023
# ** Error: (vsim-3170) Could not find 'dut'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/simulation/modelsim/rtl_work
#             C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./MyDE0_Nano_run_msim_rtl_verilog.do PAUSED at line 14
vsim work.MyTestbench
# vsim work.MyTestbench 
# Start time: 12:39:14 on Nov 24,2023
# Loading sv_std.std
# Loading work.MyTestbench
# Loading work.MyDE0_Nano
# Loading work.spi_slave
# Loading work.arm
# Loading work.controller
# Loading work.decode
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.byteSelect
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# ** Warning: (vsim-3017) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Too few port connections. Expected 32, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /MyTestbench/dut File: C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyDE0_Nano.sv
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_ADDR'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_BA'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_CAS_N'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_CKE'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_CLK'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_CS_N'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_DQ'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_DQM'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_RAS_N'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'DRAM_WE_N'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'EPCS_ASDO'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'EPCS_DATA0'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'EPCS_DCLK'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'EPCS_NCSO'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'G_SENSOR_CS_N'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'G_SENSOR_INT'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'I2C_SCLK'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'I2C_SDAT'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'ADC_CS_N'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'ADC_SADDR'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'ADC_SCLK'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'ADC_SDAT'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'GPIO_2_IN'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'GPIO_0_PI_IN'.
# ** Warning: (vsim-3722) C:/Users/maxim/Documents/Master1/LELEC2531-Quartus/Interro/Interro2/2023/2B/MyTestbench.sv(16): [TFMPC] - Missing connection for port 'GPIO_1_IN'.
add wave -position insertpoint  \
sim:/MyTestbench/clk \
sim:/MyTestbench/reset \
sim:/MyTestbench/PC \
sim:/MyTestbench/WriteData \
sim:/MyTestbench/DataAdr \
sim:/MyTestbench/MemWrite \
sim:/MyTestbench/GPIO_0_PI \
sim:/MyTestbench/GPIO_1 \
sim:/MyTestbench/GPIO_2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: maxim  Hostname: MAXIME-LENOVO-W  ProcessID: 15036
#           Attempting to use alternate WLF file "./wlftjcvfwa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjcvfwa
add wave -position insertpoint  \
sim:/MyTestbench/dut/imem/RAM
add wave -position insertpoint  \
sim:/MyTestbench/dut/arm/dp/alu/a \
sim:/MyTestbench/dut/arm/dp/alu/b \
sim:/MyTestbench/dut/arm/dp/alu/ALUControl \
sim:/MyTestbench/dut/arm/dp/alu/Result \
sim:/MyTestbench/dut/arm/dp/alu/ALUFlags \
sim:/MyTestbench/dut/arm/dp/alu/neg \
sim:/MyTestbench/dut/arm/dp/alu/zero \
sim:/MyTestbench/dut/arm/dp/alu/carry \
sim:/MyTestbench/dut/arm/dp/alu/overflow \
sim:/MyTestbench/dut/arm/dp/alu/condinvb \
sim:/MyTestbench/dut/arm/dp/alu/sum
run
run
# End time: 12:45:23 on Nov 24,2023, Elapsed time: 0:06:09
# Errors: 1, Warnings: 31
