{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673338050605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673338050605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 11:37:30 2023 " "Processing started: Tue Jan 10 11:37:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673338050605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673338050605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function_generator -c function_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off function_generator -c function_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673338050605 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673338050809 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Waveform_Generator.v(35) " "Verilog HDL information at Waveform_Generator.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Waveform_Generator.v(60) " "Verilog HDL information at Waveform_Generator.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file waveform_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Waveform_Generator " "Found entity 1: Waveform_Generator" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Selector " "Found entity 1: Frequency_Selector" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitude_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file amplitude_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amplitude_Selector " "Found entity 1: Amplitude_Selector" {  } { { "Amplitude_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Amplitude_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file function_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 function_generator " "Found entity 1: function_generator" {  } { { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338050841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "function_generator " "Elaborating entity \"function_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673338050872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst13 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst13\"" {  } { { "function_generator.bdf" "inst13" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 48 1248 1456 160 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amplitude_Selector Amplitude_Selector:inst2 " "Elaborating entity \"Amplitude_Selector\" for hierarchy \"Amplitude_Selector:inst2\"" {  } { { "function_generator.bdf" "inst2" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 112 960 1192 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Waveform_Generator Waveform_Generator:inst8 " "Elaborating entity \"Waveform_Generator\" for hierarchy \"Waveform_Generator:inst8\"" {  } { { "function_generator.bdf" "inst8" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 128 568 768 240 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(10) " "Verilog HDL assignment warning at Waveform_Generator.v(10): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673338050887 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(15) " "Verilog HDL assignment warning at Waveform_Generator.v(15): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673338050887 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(31) " "Verilog HDL assignment warning at Waveform_Generator.v(31): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673338050887 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Waveform_Generator.v(36) " "Verilog HDL assignment warning at Waveform_Generator.v(36): truncated value with size 17 to match size of target (16)" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673338050887 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Waveform_Generator.v(37) " "Verilog HDL assignment warning at Waveform_Generator.v(37): truncated value with size 17 to match size of target (16)" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673338050887 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(66) " "Verilog HDL assignment warning at Waveform_Generator.v(66): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673338050887 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(67) " "Verilog HDL assignment warning at Waveform_Generator.v(67): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673338050887 "|function_generator|Waveform_Generator:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(68) " "Verilog HDL assignment warning at Waveform_Generator.v(68): truncated value with size 32 to match size of target (8)" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673338050887 "|function_generator|Waveform_Generator:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Selector Frequency_Selector:inst14 " "Elaborating entity \"Frequency_Selector\" for hierarchy \"Frequency_Selector:inst14\"" {  } { { "function_generator.bdf" "inst14" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 128 344 504 240 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Frequency_Selector.v(14) " "Verilog HDL assignment warning at Frequency_Selector.v(14): truncated value with size 32 to match size of target (9)" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673338050887 "|function_generator|Frequency_Selector:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst3 " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst3\"" {  } { { "function_generator.bdf" "inst3" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 320 1176 1392 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sine.mif " "Parameter \"init_file\" = \"../sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050919 ""}  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673338050919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5o71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5o71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5o71 " "Found entity 1: altsyncram_5o71" {  } { { "db/altsyncram_5o71.tdf" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/db/altsyncram_5o71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338050950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338050950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5o71 ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_5o71:auto_generated " "Elaborating entity \"altsyncram_5o71\" for hierarchy \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_5o71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst1 " "Elaborating entity \"register\" for hierarchy \"register:inst1\"" {  } { { "function_generator.bdf" "inst1" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 336 848 1040 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst " "Elaborating entity \"adder\" for hierarchy \"adder:inst\"" {  } { { "function_generator.bdf" "inst" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 392 400 608 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338050965 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Waveform_Generator:inst8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Waveform_Generator:inst8\|Div0\"" {  } { { "Waveform_Generator.v" "Div0" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338051044 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1673338051044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Waveform_Generator:inst8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Waveform_Generator:inst8\|lpm_divide:Div0\"" {  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338051060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Waveform_Generator:inst8\|lpm_divide:Div0 " "Instantiated megafunction \"Waveform_Generator:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338051060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338051060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338051060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673338051060 ""}  } { { "Waveform_Generator.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Waveform_Generator.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1673338051060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338051107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338051107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338051107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338051107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338051123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338051123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338051154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338051154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673338051185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673338051185 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[7\] Frequency_Selector:inst14\|count\[7\]~_emulated Frequency_Selector:inst14\|count\[7\]~1 " "Register \"Frequency_Selector:inst14\|count\[7\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[7\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[7\]~1\"" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1673338051295 "|function_generator|Frequency_Selector:inst14|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[6\] Frequency_Selector:inst14\|count\[6\]~_emulated Frequency_Selector:inst14\|count\[7\]~1 " "Register \"Frequency_Selector:inst14\|count\[6\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[6\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[7\]~1\"" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1673338051295 "|function_generator|Frequency_Selector:inst14|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[3\] Frequency_Selector:inst14\|count\[3\]~_emulated Frequency_Selector:inst14\|count\[7\]~1 " "Register \"Frequency_Selector:inst14\|count\[3\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[3\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[7\]~1\"" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1673338051295 "|function_generator|Frequency_Selector:inst14|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[2\] Frequency_Selector:inst14\|count\[2\]~_emulated Frequency_Selector:inst14\|count\[2\]~9 " "Register \"Frequency_Selector:inst14\|count\[2\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[2\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[2\]~9\"" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1673338051295 "|function_generator|Frequency_Selector:inst14|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[1\] Frequency_Selector:inst14\|count\[1\]~_emulated Frequency_Selector:inst14\|count\[1\]~14 " "Register \"Frequency_Selector:inst14\|count\[1\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[1\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[1\]~14\"" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1673338051295 "|function_generator|Frequency_Selector:inst14|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Frequency_Selector:inst14\|count\[0\] Frequency_Selector:inst14\|count\[0\]~_emulated Frequency_Selector:inst14\|count\[0\]~19 " "Register \"Frequency_Selector:inst14\|count\[0\]\" is converted into an equivalent circuit using register \"Frequency_Selector:inst14\|count\[0\]~_emulated\" and latch \"Frequency_Selector:inst14\|count\[0\]~19\"" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1673338051295 "|function_generator|Frequency_Selector:inst14|count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1673338051295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/output_files/function_generator.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/output_files/function_generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1673338051484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673338051593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338051593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673338051625 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673338051625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673338051625 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1673338051625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673338051625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673338051640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 11:37:31 2023 " "Processing ended: Tue Jan 10 11:37:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673338051640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673338051640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673338051640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673338051640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673338052443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673338052458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 11:37:32 2023 " "Processing started: Tue Jan 10 11:37:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673338052458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673338052458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off function_generator -c function_generator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off function_generator -c function_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673338052458 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673338052490 ""}
{ "Info" "0" "" "Project  = function_generator" {  } {  } 0 0 "Project  = function_generator" 0 0 "Fitter" 0 0 1673338052490 ""}
{ "Info" "0" "" "Revision = function_generator" {  } {  } 0 0 "Revision = function_generator" 0 0 "Fitter" 0 0 1673338052490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1673338052537 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "function_generator EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"function_generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673338052553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673338052553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673338052553 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673338052584 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673338052600 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1673338052788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1673338052788 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1673338052788 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673338052788 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1673338052788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1673338052788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1673338052788 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673338052788 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1673338052788 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 22 " "No exact pin location assignment(s) for 8 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WaveOut\[7\] " "Pin WaveOut\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { WaveOut[7] } } } { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 216 888 1064 232 "WaveOut" "" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WaveOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1673338052820 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WaveOut\[6\] " "Pin WaveOut\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { WaveOut[6] } } } { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 216 888 1064 232 "WaveOut" "" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WaveOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1673338052820 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WaveOut\[5\] " "Pin WaveOut\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { WaveOut[5] } } } { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 216 888 1064 232 "WaveOut" "" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WaveOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1673338052820 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WaveOut\[4\] " "Pin WaveOut\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { WaveOut[4] } } } { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 216 888 1064 232 "WaveOut" "" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WaveOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1673338052820 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WaveOut\[3\] " "Pin WaveOut\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { WaveOut[3] } } } { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 216 888 1064 232 "WaveOut" "" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WaveOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1673338052820 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WaveOut\[2\] " "Pin WaveOut\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { WaveOut[2] } } } { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 216 888 1064 232 "WaveOut" "" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WaveOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1673338052820 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WaveOut\[1\] " "Pin WaveOut\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { WaveOut[1] } } } { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 216 888 1064 232 "WaveOut" "" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WaveOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1673338052820 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WaveOut\[0\] " "Pin WaveOut\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { WaveOut[0] } } } { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 216 888 1064 232 "WaveOut" "" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WaveOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1673338052820 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1673338052820 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1673338052883 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "function_generator.sdc " "Synopsys Design Constraints File file not found: 'function_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673338052883 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1673338052883 ""}
{ "Warning" "WSTA_SCC_LOOP" "25 " "Found combinational loop of 25 nodes" { { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0\|combout " "Node \"inst14\|WideAnd0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[7\]~31\|datab " "Node \"inst14\|count\[7\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[7\]~31\|combout " "Node \"inst14\|count\[7\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[7\]~2\|datac " "Node \"inst14\|count\[7\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[7\]~2\|combout " "Node \"inst14\|count\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~0\|datad " "Node \"inst14\|WideAnd0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~0\|combout " "Node \"inst14\|WideAnd0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0\|dataa " "Node \"inst14\|WideAnd0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[6\]~4\|datac " "Node \"inst14\|count\[6\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[6\]~4\|combout " "Node \"inst14\|count\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|dataa " "Node \"inst14\|WideAnd0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|combout " "Node \"inst14\|WideAnd0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0\|datac " "Node \"inst14\|WideAnd0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[3\]~6\|datac " "Node \"inst14\|count\[3\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[3\]~6\|combout " "Node \"inst14\|count\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|datab " "Node \"inst14\|WideAnd0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[2\]~10\|datab " "Node \"inst14\|count\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[2\]~10\|combout " "Node \"inst14\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|datac " "Node \"inst14\|WideAnd0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[0\]~20\|datab " "Node \"inst14\|count\[0\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[0\]~20\|combout " "Node \"inst14\|count\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0\|datab " "Node \"inst14\|WideAnd0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[1\]~15\|datab " "Node \"inst14\|count\[1\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[1\]~15\|combout " "Node \"inst14\|count\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|datad " "Node \"inst14\|WideAnd0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338052883 ""}  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 16 -1 0 } } { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673338052883 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst14\|count\[0\]~20\|datac  to: inst14\|count\[1\]~15\|combout " "From: inst14\|count\[0\]~20\|datac  to: inst14\|count\[1\]~15\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst14\|count\[7\]~31\|datad  to: inst14\|count\[1\]~15\|combout " "From: inst14\|count\[7\]~31\|datad  to: inst14\|count\[1\]~15\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1673338052898 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1673338052898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[8\] " "Destination node Frequency_Selector:inst14\|count\[8\]" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[5\] " "Destination node Frequency_Selector:inst14\|count\[5\]" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[4\] " "Destination node Frequency_Selector:inst14\|count\[4\]" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[7\]~_emulated " "Destination node Frequency_Selector:inst14\|count\[7\]~_emulated" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[7]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[0\]~_emulated " "Destination node Frequency_Selector:inst14\|count\[0\]~_emulated" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[0]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[6\]~_emulated " "Destination node Frequency_Selector:inst14\|count\[6\]~_emulated" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[6]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[3\]~_emulated " "Destination node Frequency_Selector:inst14\|count\[3\]~_emulated" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[3]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[2\]~_emulated " "Destination node Frequency_Selector:inst14\|count\[2\]~_emulated" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[2]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[1\]~_emulated " "Destination node Frequency_Selector:inst14\|count\[1\]~_emulated" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[1]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1673338052898 ""}  } { { "c:/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus13/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "function_generator.bdf" "" { Schematic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/function_generator.bdf" { { 352 -8 160 368 "clk" "" } } } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673338052898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Frequency_Selector:inst14\|WideAnd0  " "Automatically promoted node Frequency_Selector:inst14\|WideAnd0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[8\]~29 " "Destination node Frequency_Selector:inst14\|count\[8\]~29" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[8]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[7\]~31 " "Destination node Frequency_Selector:inst14\|count\[7\]~31" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[7]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1673338052898 ""}  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 16 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|WideAnd0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673338052898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Frequency_Selector:inst14\|count\[7\]~31  " "Automatically promoted node Frequency_Selector:inst14\|count\[7\]~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[7\]~0 " "Destination node Frequency_Selector:inst14\|count\[7\]~0" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[7\]~2 " "Destination node Frequency_Selector:inst14\|count\[7\]~2" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[6\]~4 " "Destination node Frequency_Selector:inst14\|count\[6\]~4" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[6]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[3\]~6 " "Destination node Frequency_Selector:inst14\|count\[3\]~6" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[3]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[2\]~10 " "Destination node Frequency_Selector:inst14\|count\[2\]~10" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[1\]~15 " "Destination node Frequency_Selector:inst14\|count\[1\]~15" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[1]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[0\]~20 " "Destination node Frequency_Selector:inst14\|count\[0\]~20" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[0]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[7\]~1 " "Destination node Frequency_Selector:inst14\|count\[7\]~1" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequency_Selector:inst14\|count\[1\]~14 " "Destination node Frequency_Selector:inst14\|count\[1\]~14" {  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[1]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673338052898 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1673338052898 ""}  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } } { "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Frequency_Selector:inst14|count[7]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 0 { 0 ""} 0 606 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673338052898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673338052945 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673338052945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673338052945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673338052945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673338052945 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673338052945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673338052945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673338052945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673338052961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1673338052961 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673338052961 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1673338052961 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1673338052961 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1673338052961 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1673338052961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1673338052961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1673338052961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1673338052961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1673338052961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 32 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1673338052961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1673338052961 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1673338052961 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1673338052961 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1673338052961 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673338052961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673338053510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673338053632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673338053648 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673338054103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673338054103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673338054150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1673338054841 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673338054841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673338054998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1673338054998 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673338054998 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1673338054998 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673338054998 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_out 0 " "Pin \"PWM_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1673338055013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WaveOut\[7\] 0 " "Pin \"WaveOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1673338055013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WaveOut\[6\] 0 " "Pin \"WaveOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1673338055013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WaveOut\[5\] 0 " "Pin \"WaveOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1673338055013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WaveOut\[4\] 0 " "Pin \"WaveOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1673338055013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WaveOut\[3\] 0 " "Pin \"WaveOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1673338055013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WaveOut\[2\] 0 " "Pin \"WaveOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1673338055013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WaveOut\[1\] 0 " "Pin \"WaveOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1673338055013 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WaveOut\[0\] 0 " "Pin \"WaveOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1673338055013 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1673338055013 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673338055076 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673338055083 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673338055139 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673338055248 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1673338055248 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1673338055283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/output_files/function_generator.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/output_files/function_generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673338055327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673338055421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 11:37:35 2023 " "Processing ended: Tue Jan 10 11:37:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673338055421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673338055421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673338055421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673338055421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673338056157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673338056157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 11:37:36 2023 " "Processing started: Tue Jan 10 11:37:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673338056157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673338056157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off function_generator -c function_generator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off function_generator -c function_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673338056157 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673338056627 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673338056643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673338056862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 11:37:36 2023 " "Processing ended: Tue Jan 10 11:37:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673338056862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673338056862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673338056862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673338056862 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1673338057461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673338057714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 11:37:37 2023 " "Processing started: Tue Jan 10 11:37:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673338057714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673338057714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta function_generator -c function_generator " "Command: quartus_sta function_generator -c function_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673338057714 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1673338057762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673338057835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1673338057851 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1673338057851 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1673338057889 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "function_generator.sdc " "Synopsys Design Constraints File file not found: 'function_generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1673338057889 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1673338057889 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PI\[0\] PI\[0\] " "create_clock -period 1.000 -name PI\[0\] PI\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name init init " "create_clock -period 1.000 -name init init" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057889 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057889 ""}
{ "Warning" "WSTA_SCC_LOOP" "25 " "Found combinational loop of 25 nodes" { { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0\|combout " "Node \"inst14\|WideAnd0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[7\]~31\|datac " "Node \"inst14\|count\[7\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[7\]~31\|combout " "Node \"inst14\|count\[7\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[7\]~2\|datac " "Node \"inst14\|count\[7\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[7\]~2\|combout " "Node \"inst14\|count\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~0\|dataa " "Node \"inst14\|WideAnd0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~0\|combout " "Node \"inst14\|WideAnd0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0\|datad " "Node \"inst14\|WideAnd0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[6\]~4\|datac " "Node \"inst14\|count\[6\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[6\]~4\|combout " "Node \"inst14\|count\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|datad " "Node \"inst14\|WideAnd0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|combout " "Node \"inst14\|WideAnd0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0\|datab " "Node \"inst14\|WideAnd0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[3\]~6\|datac " "Node \"inst14\|count\[3\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[3\]~6\|combout " "Node \"inst14\|count\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|datac " "Node \"inst14\|WideAnd0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[2\]~10\|datac " "Node \"inst14\|count\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[2\]~10\|combout " "Node \"inst14\|count\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|dataa " "Node \"inst14\|WideAnd0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[1\]~15\|datac " "Node \"inst14\|count\[1\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[1\]~15\|combout " "Node \"inst14\|count\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0~1\|datab " "Node \"inst14\|WideAnd0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[0\]~20\|dataa " "Node \"inst14\|count\[0\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|count\[0\]~20\|combout " "Node \"inst14\|count\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""} { "Warning" "WSTA_SCC_NODE" "inst14\|WideAnd0\|datac " "Node \"inst14\|WideAnd0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673338057889 ""}  } { { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 16 -1 0 } } { "Frequency_Selector.v" "" { Text "C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/Frequency_Selector.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1673338057889 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst14\|count\[0\]~20\|datad  to: inst14\|count\[1\]~15\|combout " "From: inst14\|count\[0\]~20\|datad  to: inst14\|count\[1\]~15\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst14\|count\[7\]~31\|datad  to: inst14\|count\[0\]~20\|combout " "From: inst14\|count\[7\]~31\|datad  to: inst14\|count\[0\]~20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057898 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1673338057898 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1673338057898 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1673338057898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1673338057898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.293 " "Worst-case setup slack is -16.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.293      -424.364 PI\[0\]  " "  -16.293      -424.364 PI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.725      -276.972 init  " "  -14.725      -276.972 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.389      -118.507 clk  " "  -11.389      -118.507 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338057898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.739 " "Worst-case hold slack is -2.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.739        -2.739 PI\[0\]  " "   -2.739        -2.739 PI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.229       -51.871 init  " "   -1.229       -51.871 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629         0.000 clk  " "    0.629         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.600 " "Worst-case recovery slack is -9.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.600       -81.710 clk  " "   -9.600       -81.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.218 " "Worst-case removal slack is 1.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.218         0.000 clk  " "    1.218         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.100 " "Worst-case minimum pulse width slack is -2.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100      -189.353 init  " "   -2.100      -189.353 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814      -135.747 PI\[0\]  " "   -1.814      -135.747 PI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -23.627 clk  " "   -1.631       -23.627 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338057914 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1673338057976 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1673338057976 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst14\|count\[0\]~20\|datad  to: inst14\|count\[1\]~15\|combout " "From: inst14\|count\[0\]~20\|datad  to: inst14\|count\[1\]~15\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst14\|count\[7\]~31\|datad  to: inst14\|count\[0\]~20\|combout " "From: inst14\|count\[7\]~31\|datad  to: inst14\|count\[0\]~20\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1673338057992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1673338057992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.292 " "Worst-case setup slack is -5.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.292      -105.890 PI\[0\]  " "   -5.292      -105.890 PI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.692       -58.901 init  " "   -4.692       -58.901 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.260       -39.966 clk  " "   -4.260       -39.966 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.575 " "Worst-case hold slack is -1.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.575        -1.575 PI\[0\]  " "   -1.575        -1.575 PI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031       -18.986 init  " "   -1.031       -18.986 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155         0.000 clk  " "    0.155         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338057992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.757 " "Worst-case recovery slack is -3.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.757       -32.091 clk  " "   -3.757       -32.091 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.456 " "Worst-case removal slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456         0.000 clk  " "    0.456         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.502 " "Worst-case minimum pulse width slack is -1.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.502      -124.842 init  " "   -1.502      -124.842 init " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -110.148 PI\[0\]  " "   -1.423      -110.148 PI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 clk  " "   -1.380       -19.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673338058008 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1673338058089 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1673338058118 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1673338058118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673338058189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 11:37:38 2023 " "Processing ended: Tue Jan 10 11:37:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673338058189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673338058189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673338058189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673338058189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673338058947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673338058947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 11:37:38 2023 " "Processing started: Tue Jan 10 11:37:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673338058947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673338058947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off function_generator -c function_generator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off function_generator -c function_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673338058947 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "function_generator.vo\", \"function_generator_fast.vo function_generator_v.sdo function_generator_v_fast.sdo C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/simulation/modelsim/ simulation " "Generated files \"function_generator.vo\", \"function_generator_fast.vo\", \"function_generator_v.sdo\" and \"function_generator_v_fast.sdo\" in directory \"C:/Users/user/Desktop/Digital Systems I Lab/Lab#3_Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1673338059184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4522 " "Peak virtual memory: 4522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673338059194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 11:37:39 2023 " "Processing ended: Tue Jan 10 11:37:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673338059194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673338059194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673338059194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673338059194 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus II Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673338059814 ""}
