// Seed: 2708598231
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input logic id_10
);
  logic id_11;
  assign id_3 = 1;
  assign id_3 = id_2;
  always @(id_11)
    if (1) begin
      if (1) begin
        id_0 <= id_8;
        id_11 = id_11;
      end
    end
  logic id_12;
  logic id_13;
  type_21(
      1, 1
  );
endmodule
