dma_addr_t	,	T_7
DDMA_CFG_SP	,	V_42
DDMA_FLAGS_IE	,	V_101
DEV_FLAGS_ANYUSE	,	V_28
dev	,	V_9
cmd0	,	V_56
DSCR_CMD0_MEM	,	V_71
cmd1	,	V_57
ctp	,	V_22
chan_callparam	,	V_38
DEV_FLAGS_OUT	,	V_53
KERN_WARNING	,	V_108
au1xxx_dbdma_stop	,	F_36
"dbell %08x, irq %08x, stat %08x, bytecnt %08x\n"	,	L_6
request_irq	,	F_54
chan_src	,	V_35
stp	,	V_20
chan_index	,	V_32
ddma_dbell	,	V_103
idtable	,	V_124
ddma_stat	,	V_106
dbdev_tab_t	,	T_1
DDMA_CFG_DP	,	V_44
GFP_KERNEL	,	V_62
devid	,	V_12
rv	,	V_50
GFP_ATOMIC	,	V_31
dbdma_interrupt	,	F_43
wmb	,	F_14
"cfg %08x, desptr %08x, statptr %08x\n"	,	L_5
dscr_dest1	,	V_91
dscr_dest0	,	V_90
__raw_readl	,	F_49
au1xxx_dbdma_get_dest	,	F_35
dev_intpolarity	,	V_41
callparam	,	V_15
DSCR_CMD0_SN	,	V_75
au1xxx_dbdma_dump	,	F_46
i	,	V_2
DSCR_CMD0_SW	,	F_23
irq	,	V_113
DSCR_CMD0_ST	,	F_21
halt_timeout	,	V_104
cp	,	V_23
DSCR_SRC1_SAM	,	F_26
p	,	V_3
buf	,	V_98
DSCR_CMD0_V	,	V_100
dev_devwidth	,	V_52
dscr_source1	,	V_89
dscr_source0	,	V_88
cdb_membase	,	V_64
dest0	,	V_61
DSCR_CMD0_CV	,	V_67
dest1	,	V_59
intstat	,	V_114
au1x_ddma_desc_t	,	T_3
DSCR_SRC1_STS	,	F_25
chan_tab_ptr	,	V_30
"dbdma"	,	L_10
__iomem	,	T_9
sw_status	,	V_94
dp	,	V_7
au1xxx_dbdma_put_source	,	F_31
au1xxx_ddma_get_nextptr_virt	,	F_2
alchemy_dbdma_pm_data	,	V_123
phys_to_virt	,	F_3
ret	,	V_10
ddma_intstat	,	V_116
au1xxx_dbdma_put_dest	,	F_33
au1xxx_dbdma_chan_free	,	F_42
"Chan %x, stp %x (dev %d)  dtp %x (dev %d)\n"	,	L_2
dev_tsize	,	V_77
DDMA_STAT_DB	,	V_109
spin_unlock_irqrestore	,	F_11
DSCR_DEV2CUSTOM_ID	,	F_6
__ffs	,	F_44
dbdma_initialized	,	V_24
chan_callback	,	V_37
sw_context	,	V_93
DSCR_NXTPTR	,	F_29
printk	,	F_38
DEV_FLAGS_IN	,	V_51
ddma_cfg	,	V_47
ddma_irq	,	V_117
kzalloc	,	F_53
kmalloc	,	F_12
au1xxx_dbdma_start	,	F_39
au1xxx_ddma_del_device	,	F_7
IRQ_RETVAL	,	F_45
DSCR_CMD0_DID	,	F_20
dev_intlevel	,	V_39
au1xxx_dbdma_spin_lock	,	V_25
DSCR_GET_NXTPTR	,	F_4
DSCR_CMD0_HALFWORD	,	V_73
src1	,	V_58
src0	,	V_60
DSCR_CMD0_ST_NOCHANGE	,	V_68
DBDEV_TAB_SIZE	,	V_4
register_syscore_ops	,	F_55
ENOMEM	,	V_125
chan_tab_t	,	T_5
ALCHEMY_CPU_AU1550	,	V_131
GFP_DMA	,	V_63
dev_physaddr	,	V_85
au1550_dbdev_tab	,	V_133
get_ptr	,	V_95
au1xxx_dbdma_put_dscr	,	F_47
dscr	,	V_120
DSCR_CMD0_SID	,	F_19
DEV_FLAGS_INUSE	,	V_27
id	,	V_1
alchemy_dbdma_init	,	F_56
ALCHEMY_CPU_AU1300	,	V_137
DSCR_CMD0_IE	,	V_66
DSCR_DEST1_DAM	,	F_28
chan_dest	,	V_36
AU1550_DDMA_INT	,	V_132
bits	,	V_49
"Cannot grab DBDMA interrupt!\n"	,	L_11
DEV_FLAGS_BURSTABLE	,	V_82
DSCR_xAM_BURST	,	V_83
alchemy_dbdma_resume	,	F_51
DDMA_CFG_SED	,	V_40
au1x_dma_chan_t	,	T_6
chanid	,	V_48
chan_desc_base	,	V_65
dev_flags	,	V_26
kfree	,	F_17
dscr_cmd1	,	V_87
AU1200_DDMA_INT	,	V_135
flags	,	V_16
dscr_cmd0	,	V_86
DSCR_CMD0_ALWAYS	,	V_70
cur_ptr	,	V_97
put_ptr	,	V_96
dscr_stat	,	V_92
dbdma_setup	,	F_52
destid	,	V_14
__raw_writel	,	F_50
au1xxx_get_dma_residue	,	F_41
au1xxx_dbdma_ring_alloc	,	F_16
u16	,	T_4
dbdma_gptr	,	V_115
new_id	,	V_11
"warning: DMA channel won't halt\n"	,	L_1
ALCHEMY_CPU_AU1200	,	V_134
DDMA_STAT_V	,	V_110
ddma_throttle	,	V_127
au1xxx_ddma_add_device	,	F_5
au1200_dbdev_tab	,	V_136
au1300_dbdev_tab	,	V_139
virt_to_phys	,	F_30
DSCR_CUSTOM2DEV_ID	,	F_22
AU1550_DBDMA_CONF_PHYS_ADDR	,	V_122
ALIGN_ADDR	,	F_18
ddma_desptr	,	V_111
ddma_inten	,	V_128
srcid	,	V_13
__init	,	T_10
udelay	,	F_37
"desc base %x, get %x, put %x, cur %x\n"	,	L_3
chan	,	V_18
DDMA_STAT_H	,	V_107
DDMA_CFG_DED	,	V_43
DDMA_FLAGS_NOIE	,	V_102
ddma_statptr	,	V_119
used	,	V_17
DSCR_DEST1_DTS	,	F_27
au1xxx_dbdma_chan_alloc	,	F_8
alchemy_dbdma_suspend	,	F_48
DSCR_xAM_STATIC	,	V_84
u32	,	T_2
DSCR_xTS_SIZE1	,	V_78
AU1300_DDMA_INT	,	V_138
DSCR_CMD0_DN	,	V_76
DSCR_xTS_SIZE2	,	V_79
ddma_bytecnt	,	V_112
DSCR_xTS_SIZE4	,	V_80
DSCR_CMD0_DW	,	F_24
DSCR_xTS_SIZE8	,	V_81
AU1550_DBDMA_PHYS_ADDR	,	V_33
find_dbdev_id	,	F_1
entries	,	V_54
alchemy_dbdma_syscore_ops	,	V_130
spin_lock_irqsave	,	F_10
DDMA_CFG_SYNC	,	V_46
"stat %08x, nxtptr %08x\n"	,	L_9
DEV_FLAGS_SYNC	,	V_45
DDMA_CFG_EN	,	V_105
KSEG1ADDR	,	F_13
NUM_DBDMA_CHANS	,	V_29
"Dp[%d]= %08x, cmd0 %08x, cmd1 %08x\n"	,	L_7
dbdev_tab	,	V_5
dcp	,	V_19
dma_cache_wback_inv	,	F_32
chan_ptr	,	V_34
"dbdma chan %x\n"	,	L_4
addr	,	V_121
dtp	,	V_21
dscr_nxtptr	,	V_8
DSCR_CMD0_BYTE	,	V_72
irqreturn_t	,	T_8
ddma_config	,	V_126
desc_base	,	V_55
dma_cache_inv	,	F_34
DSCR_CMD0_WORD	,	V_74
dev_id	,	V_6
nbytes	,	V_99
au1xxx_dbdma_set_devwidth	,	F_15
KERN_ERR	,	V_129
DSCR_CMD0_THROTTLE	,	V_69
callback	,	F_9
KERN_DEBUG	,	V_118
"src0 %08x, src1 %08x, dest0 %08x, dest1 %08x\n"	,	L_8
alchemy_get_cputype	,	F_57
au1xxx_dbdma_reset	,	F_40
