#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jun 14 00:56:47 2024
# Process ID: 19096
# Current directory: F:/lession/TapVivado/Router/Router.runs/synth_1
# Command line: vivado.exe -log Router.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Router.tcl
# Log file: F:/lession/TapVivado/Router/Router.runs/synth_1/Router.vds
# Journal file: F:/lession/TapVivado/Router/Router.runs/synth_1\vivado.jou
# Running On: Asus-VivoBook-15, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16859 MB
#-----------------------------------------------------------
source Router.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 474.062 ; gain = 182.449
Command: read_checkpoint -auto_incremental -incremental F:/lession/TapVivado/Router/Router.srcs/utils_1/imports/synth_1/Router.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/lession/TapVivado/Router/Router.srcs/utils_1/imports/synth_1/Router.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Router -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17976
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 925.164 ; gain = 440.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Router' [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Router.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Logic_in' [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Logic_in.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Logic_in' (0#1) [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Logic_in.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Logic_out' [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Logic_out.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Logic_out' (0#1) [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Logic_out.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Router' (0#1) [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Router.sv:23]
WARNING: [Synth 8-7137] Register address_reg in module Logic_in has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Logic_in.sv:64]
WARNING: [Synth 8-7137] Register finished_out_reg in module Logic_in has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Logic_in.sv:124]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Logic_in.sv:79]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1045.301 ; gain = 560.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1045.301 ; gain = 560.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1045.301 ; gain = 560.734
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [F:/lession/TapVivado/Router/Router.srcs/sources_1/DUT/Logic_in.sv:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1045.301 ; gain = 560.734
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 64    
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 16    
+---Muxes : 
	   3 Input   16 Bit        Muxes := 80    
	   2 Input   16 Bit        Muxes := 288   
	  17 Input   16 Bit        Muxes := 16    
	   6 Input    4 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 16    
	   9 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 48    
	   8 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1250.543 ; gain = 765.977
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1256.941 ; gain = 772.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1307.793 ; gain = 823.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.559 ; gain = 837.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.559 ; gain = 837.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.559 ; gain = 837.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1322.559 ; gain = 837.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1322.559 ; gain = 837.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1322.559 ; gain = 837.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |   181|
|4     |LUT3 |    28|
|5     |LUT4 |   542|
|6     |LUT5 |   377|
|7     |LUT6 |  1457|
|8     |FDCE |   304|
|9     |FDPE |   512|
|10    |FDRE |   320|
|11    |LD   |    48|
|12    |IBUF |    50|
|13    |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+------------+------+
|      |Instance               |Module      |Cells |
+------+-----------------------+------------+------+
|1     |top                    |            |  3885|
|2     |  \lgIn_loop[0].lgIn   |Logic_in    |   324|
|3     |  \lgIn_loop[10].lgIn  |Logic_in_0  |   224|
|4     |  \lgIn_loop[11].lgIn  |Logic_in_1  |   266|
|5     |  \lgIn_loop[12].lgIn  |Logic_in_2  |   201|
|6     |  \lgIn_loop[13].lgIn  |Logic_in_3  |   220|
|7     |  \lgIn_loop[14].lgIn  |Logic_in_4  |   236|
|8     |  \lgIn_loop[15].lgIn  |Logic_in_5  |   201|
|9     |  \lgIn_loop[1].lgIn   |Logic_in_6  |   204|
|10    |  \lgIn_loop[2].lgIn   |Logic_in_7  |   280|
|11    |  \lgIn_loop[3].lgIn   |Logic_in_8  |   188|
|12    |  \lgIn_loop[4].lgIn   |Logic_in_9  |   216|
|13    |  \lgIn_loop[5].lgIn   |Logic_in_10 |   274|
|14    |  \lgIn_loop[6].lgIn   |Logic_in_11 |   236|
|15    |  \lgIn_loop[7].lgIn   |Logic_in_12 |   224|
|16    |  \lgIn_loop[8].lgIn   |Logic_in_13 |   256|
|17    |  \lgIn_loop[9].lgIn   |Logic_in_14 |   220|
+------+-----------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1322.559 ; gain = 837.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1322.559 ; gain = 837.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1322.559 ; gain = 837.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1334.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1366.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

Synth Design complete | Checksum: cfd29b61
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1366.309 ; gain = 888.297
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1366.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/lession/TapVivado/Router/Router.runs/synth_1/Router.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Router_utilization_synth.rpt -pb Router_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 14 00:57:32 2024...
