ISim log file
Running: /opt/dmlab/home/chriram/Documents/computer_design/exercise0/control_tb_isim_beh.exe -gui -tclbatch isim.cmd -wdb /opt/dmlab/home/chriram/Documents/computer_design/exercise0/control_tb_isim_beh.wdb 
ISim M.81d (signature 0x141a37e9)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@xilinx.license.idi.ntnu.no'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 445 ns: Note: Test 1 passed (/control_tb/).
at 465 ns: Note: Test 2 passed (/control_tb/).
at 485 ns: Note: Test 3 passed (/control_tb/).
at 505 ns: Note: Test 4 passed (/control_tb/).
at 945 ns: Note: Test 5 passed (/control_tb/).
at 965 ns: Note: Test 6 passed (/control_tb/).
at 985 ns: Note: Test 7 passed (/control_tb/).
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 445 ns: Note: Test 1 passed (/control_tb/).
at 465 ns: Note: Test 2 passed (/control_tb/).
at 485 ns: Note: Test 3 passed (/control_tb/).
at 505 ns: Note: Test 4 passed (/control_tb/).
at 945 ns: Note: Test 5 passed (/control_tb/).
at 965 ns: Note: Test 6 passed (/control_tb/).
at 985 ns: Note: Test 7 passed (/control_tb/).
at 1005 ns: Note: Test 8 passed (/control_tb/).
at 1025 ns: Note: Test 9 passed (/control_tb/).
at 1045 ns: Note: Test 10 passed (/control_tb/).
at 1065 ns: Note: Test 11 passed (/control_tb/).
at 1085 ns: Note: Test 12 passed (/control_tb/).
at 1105 ns: Note: Test 13 passed (/control_tb/).
at 1125 ns: Note: Test 14 passed (/control_tb/).
at 1145 ns: Note: Test 15 passed (/control_tb/).
at 1165 ns: Note: Test 16 passed (/control_tb/).
at 1185 ns: Note: Test 17 passed (/control_tb/).
at 1205 ns: Note: Test 18 passed (/control_tb/).
at 1645 ns: Note: Test 19 passed (/control_tb/).

** Failure:TEST SUCCESS
User(VHDL) Code Called Simulation Stop
In process control_tb.vhd:WaveGen_Proc 
 
INFO: Simulator is stopped.
# exit 0
