library(sram) {

	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 25.000;
	nom_voltage		: 5;
	capacitive_load_unit	 (1,pf);
	pulling_resistance_unit	      : "1kohm";
        default_leakage_power_density : 0.0;
        default_intrinsic_fall : 0.1;
        default_inout_pin_fall_res : 0;
        default_fanout_load : 1;
        default_intrinsic_rise : 0.1;
        default_slope_rise : 0;
        default_output_pin_fall_res : 0;
        default_inout_pin_cap : 0.02;
        default_input_pin_cap : 0.02;
        default_slope_fall : 0;
        default_inout_pin_rise_res : 0;
        default_output_pin_cap : 0.02;
        default_output_pin_rise_res : 0;
        slew_derate_from_library      : 1;
        slew_lower_threshold_pct_fall : 20.0;
        slew_upper_threshold_pct_fall : 80.0;
        slew_lower_threshold_pct_rise : 20.0;
        slew_upper_threshold_pct_rise : 80.0;
        input_threshold_pct_fall      : 50.0;
        input_threshold_pct_rise      : 50.0;
        output_threshold_pct_fall     : 50.0;
        output_threshold_pct_rise     : 50.0;
	operating_conditions(typical) {
		process	 : 1;
		temperature : 25.000;
		voltage	 : 5;
	}
	type (bus8) {
		base_type : array ;
		data_type : bit ;
		bit_width : 8;
		bit_from : 7;
		bit_to : 0 ;
		downto : true ;
	}
cell(sram) {
	area		 : 0;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
	memory() {
		type : ram;
		address_width : 8;
		word_width : 8;
	}
	pin(e) {
		capacitance : 0.02;
		direction : input;
	}
	bus(Q)	 {
		bus_type : bus8;
		direction : output;
                memory_read() {
			address : A;
		}
		timing(){
			related_pin : "e" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			intrinsic_rise : 2.0;
			intrinsic_fall : 2.0;
		}
        }

	pin(w) {
		capacitance : 0.02;
		direction : input;
		timing(){
			timing_type : setup_rising;
			intrinsic_rise : 0.1;
			intrinsic_fall : 0.1;
			related_pin : "e";
		}
		timing(){
			timing_type : hold_rising;
			intrinsic_rise : 0.1;
			intrinsic_fall : 0.1;
			related_pin : "e";
		}
	}

	bus(D) {
		bus_type : bus8;
		capacitance : 0.02;
		direction : input;
		memory_write() {
			address : A;
		}
		timing(){
			timing_type : setup_rising;
			intrinsic_rise : 0.1;
			intrinsic_fall : 0.1;
			related_pin : "e";
		}
		timing(){
			timing_type : hold_rising;
			intrinsic_rise : 0.1;
			intrinsic_fall : 0.1;
			related_pin : "e";
		}
	}

	bus(A) {
		bus_type : bus8;
		capacitance : 0.02;
		direction : input;
		timing(){
			timing_type : setup_rising;
			intrinsic_rise : 0.1;
			intrinsic_fall : 0.1;
			related_pin : "e";
		}
		timing(){
			timing_type : hold_rising;
			intrinsic_rise : 0.1;
			intrinsic_fall : 0.1;
			related_pin : "e";
		}
	}

  }
}
