[Inputs]
clk
reset
D_En
=D[31:0]=
=S_Addr[4:0]=
=T_Addr[4:0]=
=D_Addr[4:0]=
[Outputs]
=S[31:0]=
=T[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel Register_File_32x32

