
/home/mini/xslab/build/SmartFarmST32:     file format elf32-littlearm


Disassembly of section .text:

080038c0 <deregister_tm_clones>:
 80038c0:	4804      	ldr	r0, [pc, #16]	; (80038d4 <deregister_tm_clones+0x14>)
 80038c2:	4b05      	ldr	r3, [pc, #20]	; (80038d8 <deregister_tm_clones+0x18>)
 80038c4:	b510      	push	{r4, lr}
 80038c6:	4283      	cmp	r3, r0
 80038c8:	d003      	beq.n	80038d2 <deregister_tm_clones+0x12>
 80038ca:	4b04      	ldr	r3, [pc, #16]	; (80038dc <deregister_tm_clones+0x1c>)
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d000      	beq.n	80038d2 <deregister_tm_clones+0x12>
 80038d0:	4798      	blx	r3
 80038d2:	bd10      	pop	{r4, pc}
 80038d4:	200007bc 	.word	0x200007bc
 80038d8:	200007bc 	.word	0x200007bc
 80038dc:	00000000 	.word	0x00000000

080038e0 <register_tm_clones>:
 80038e0:	4806      	ldr	r0, [pc, #24]	; (80038fc <register_tm_clones+0x1c>)
 80038e2:	4907      	ldr	r1, [pc, #28]	; (8003900 <register_tm_clones+0x20>)
 80038e4:	1a09      	subs	r1, r1, r0
 80038e6:	108b      	asrs	r3, r1, #2
 80038e8:	0fc9      	lsrs	r1, r1, #31
 80038ea:	18c9      	adds	r1, r1, r3
 80038ec:	b510      	push	{r4, lr}
 80038ee:	1049      	asrs	r1, r1, #1
 80038f0:	d003      	beq.n	80038fa <register_tm_clones+0x1a>
 80038f2:	4b04      	ldr	r3, [pc, #16]	; (8003904 <register_tm_clones+0x24>)
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d000      	beq.n	80038fa <register_tm_clones+0x1a>
 80038f8:	4798      	blx	r3
 80038fa:	bd10      	pop	{r4, pc}
 80038fc:	200007bc 	.word	0x200007bc
 8003900:	200007bc 	.word	0x200007bc
 8003904:	00000000 	.word	0x00000000

08003908 <__do_global_dtors_aux>:
 8003908:	b510      	push	{r4, lr}
 800390a:	4c07      	ldr	r4, [pc, #28]	; (8003928 <__do_global_dtors_aux+0x20>)
 800390c:	7823      	ldrb	r3, [r4, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d109      	bne.n	8003926 <__do_global_dtors_aux+0x1e>
 8003912:	f7ff ffd5 	bl	80038c0 <deregister_tm_clones>
 8003916:	4b05      	ldr	r3, [pc, #20]	; (800392c <__do_global_dtors_aux+0x24>)
 8003918:	2b00      	cmp	r3, #0
 800391a:	d002      	beq.n	8003922 <__do_global_dtors_aux+0x1a>
 800391c:	4804      	ldr	r0, [pc, #16]	; (8003930 <__do_global_dtors_aux+0x28>)
 800391e:	e000      	b.n	8003922 <__do_global_dtors_aux+0x1a>
 8003920:	bf00      	nop
 8003922:	2301      	movs	r3, #1
 8003924:	7023      	strb	r3, [r4, #0]
 8003926:	bd10      	pop	{r4, pc}
 8003928:	200007c0 	.word	0x200007c0
 800392c:	00000000 	.word	0x00000000
 8003930:	080127a8 	.word	0x080127a8

08003934 <frame_dummy>:
 8003934:	4b05      	ldr	r3, [pc, #20]	; (800394c <frame_dummy+0x18>)
 8003936:	b510      	push	{r4, lr}
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <frame_dummy+0x10>
 800393c:	4904      	ldr	r1, [pc, #16]	; (8003950 <frame_dummy+0x1c>)
 800393e:	4805      	ldr	r0, [pc, #20]	; (8003954 <frame_dummy+0x20>)
 8003940:	e000      	b.n	8003944 <frame_dummy+0x10>
 8003942:	bf00      	nop
 8003944:	f7ff ffcc 	bl	80038e0 <register_tm_clones>
 8003948:	bd10      	pop	{r4, pc}
 800394a:	46c0      	nop			; (mov r8, r8)
 800394c:	00000000 	.word	0x00000000
 8003950:	200007c4 	.word	0x200007c4
 8003954:	080127a8 	.word	0x080127a8

08003958 <atan2f>:
 8003958:	b510      	push	{r4, lr}
 800395a:	f000 f825 	bl	80039a8 <__ieee754_atan2f>
 800395e:	bd10      	pop	{r4, pc}

08003960 <sqrtf>:
 8003960:	b570      	push	{r4, r5, r6, lr}
 8003962:	1c04      	adds	r4, r0, #0
 8003964:	f000 f8a6 	bl	8003ab4 <__ieee754_sqrtf>
 8003968:	4b0e      	ldr	r3, [pc, #56]	; (80039a4 <sqrtf+0x44>)
 800396a:	1c05      	adds	r5, r0, #0
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	b25b      	sxtb	r3, r3
 8003970:	3301      	adds	r3, #1
 8003972:	d00b      	beq.n	800398c <sqrtf+0x2c>
 8003974:	1c21      	adds	r1, r4, #0
 8003976:	1c20      	adds	r0, r4, #0
 8003978:	f001 fb80 	bl	800507c <__aeabi_fcmpun>
 800397c:	2800      	cmp	r0, #0
 800397e:	d105      	bne.n	800398c <sqrtf+0x2c>
 8003980:	2100      	movs	r1, #0
 8003982:	1c20      	adds	r0, r4, #0
 8003984:	f000 fbf6 	bl	8004174 <__aeabi_fcmplt>
 8003988:	2800      	cmp	r0, #0
 800398a:	d101      	bne.n	8003990 <sqrtf+0x30>
 800398c:	1c28      	adds	r0, r5, #0
 800398e:	bd70      	pop	{r4, r5, r6, pc}
 8003990:	f003 fae4 	bl	8006f5c <__errno>
 8003994:	2321      	movs	r3, #33	; 0x21
 8003996:	2100      	movs	r1, #0
 8003998:	6003      	str	r3, [r0, #0]
 800399a:	1c08      	adds	r0, r1, #0
 800399c:	f000 fed2 	bl	8004744 <__aeabi_fdiv>
 80039a0:	1c05      	adds	r5, r0, #0
 80039a2:	e7f3      	b.n	800398c <sqrtf+0x2c>
 80039a4:	20000000 	.word	0x20000000

080039a8 <__ieee754_atan2f>:
 80039a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039aa:	25ff      	movs	r5, #255	; 0xff
 80039ac:	004a      	lsls	r2, r1, #1
 80039ae:	1c03      	adds	r3, r0, #0
 80039b0:	0852      	lsrs	r2, r2, #1
 80039b2:	1c08      	adds	r0, r1, #0
 80039b4:	05ed      	lsls	r5, r5, #23
 80039b6:	42aa      	cmp	r2, r5
 80039b8:	dc2b      	bgt.n	8003a12 <__ieee754_atan2f+0x6a>
 80039ba:	0059      	lsls	r1, r3, #1
 80039bc:	469c      	mov	ip, r3
 80039be:	0849      	lsrs	r1, r1, #1
 80039c0:	42a9      	cmp	r1, r5
 80039c2:	dc26      	bgt.n	8003a12 <__ieee754_atan2f+0x6a>
 80039c4:	24fe      	movs	r4, #254	; 0xfe
 80039c6:	05a4      	lsls	r4, r4, #22
 80039c8:	42a0      	cmp	r0, r4
 80039ca:	d034      	beq.n	8003a36 <__ieee754_atan2f+0x8e>
 80039cc:	2402      	movs	r4, #2
 80039ce:	1787      	asrs	r7, r0, #30
 80039d0:	403c      	ands	r4, r7
 80039d2:	0fdf      	lsrs	r7, r3, #31
 80039d4:	433c      	orrs	r4, r7
 80039d6:	2900      	cmp	r1, #0
 80039d8:	d01f      	beq.n	8003a1a <__ieee754_atan2f+0x72>
 80039da:	2a00      	cmp	r2, #0
 80039dc:	d024      	beq.n	8003a28 <__ieee754_atan2f+0x80>
 80039de:	42aa      	cmp	r2, r5
 80039e0:	d031      	beq.n	8003a46 <__ieee754_atan2f+0x9e>
 80039e2:	42a9      	cmp	r1, r5
 80039e4:	d020      	beq.n	8003a28 <__ieee754_atan2f+0x80>
 80039e6:	1a8a      	subs	r2, r1, r2
 80039e8:	15d2      	asrs	r2, r2, #23
 80039ea:	2a3c      	cmp	r2, #60	; 0x3c
 80039ec:	dc29      	bgt.n	8003a42 <__ieee754_atan2f+0x9a>
 80039ee:	2800      	cmp	r0, #0
 80039f0:	da34      	bge.n	8003a5c <__ieee754_atan2f+0xb4>
 80039f2:	323c      	adds	r2, #60	; 0x3c
 80039f4:	da32      	bge.n	8003a5c <__ieee754_atan2f+0xb4>
 80039f6:	2000      	movs	r0, #0
 80039f8:	2c01      	cmp	r4, #1
 80039fa:	d040      	beq.n	8003a7e <__ieee754_atan2f+0xd6>
 80039fc:	2c02      	cmp	r4, #2
 80039fe:	d036      	beq.n	8003a6e <__ieee754_atan2f+0xc6>
 8003a00:	2c00      	cmp	r4, #0
 8003a02:	d009      	beq.n	8003a18 <__ieee754_atan2f+0x70>
 8003a04:	4924      	ldr	r1, [pc, #144]	; (8003a98 <__ieee754_atan2f+0xf0>)
 8003a06:	f000 fcff 	bl	8004408 <__aeabi_fadd>
 8003a0a:	4924      	ldr	r1, [pc, #144]	; (8003a9c <__ieee754_atan2f+0xf4>)
 8003a0c:	f001 f988 	bl	8004d20 <__aeabi_fsub>
 8003a10:	e002      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a12:	1c19      	adds	r1, r3, #0
 8003a14:	f000 fcf8 	bl	8004408 <__aeabi_fadd>
 8003a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a1a:	2c02      	cmp	r4, #2
 8003a1c:	d009      	beq.n	8003a32 <__ieee754_atan2f+0x8a>
 8003a1e:	1c18      	adds	r0, r3, #0
 8003a20:	2c03      	cmp	r4, #3
 8003a22:	d1f9      	bne.n	8003a18 <__ieee754_atan2f+0x70>
 8003a24:	481e      	ldr	r0, [pc, #120]	; (8003aa0 <__ieee754_atan2f+0xf8>)
 8003a26:	e7f7      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a28:	4663      	mov	r3, ip
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	db07      	blt.n	8003a3e <__ieee754_atan2f+0x96>
 8003a2e:	481d      	ldr	r0, [pc, #116]	; (8003aa4 <__ieee754_atan2f+0xfc>)
 8003a30:	e7f2      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a32:	481a      	ldr	r0, [pc, #104]	; (8003a9c <__ieee754_atan2f+0xf4>)
 8003a34:	e7f0      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a36:	1c18      	adds	r0, r3, #0
 8003a38:	f000 f894 	bl	8003b64 <atanf>
 8003a3c:	e7ec      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a3e:	481a      	ldr	r0, [pc, #104]	; (8003aa8 <__ieee754_atan2f+0x100>)
 8003a40:	e7ea      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a42:	4818      	ldr	r0, [pc, #96]	; (8003aa4 <__ieee754_atan2f+0xfc>)
 8003a44:	e7d8      	b.n	80039f8 <__ieee754_atan2f+0x50>
 8003a46:	3c01      	subs	r4, #1
 8003a48:	4291      	cmp	r1, r2
 8003a4a:	d01d      	beq.n	8003a88 <__ieee754_atan2f+0xe0>
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	2c02      	cmp	r4, #2
 8003a50:	d8e2      	bhi.n	8003a18 <__ieee754_atan2f+0x70>
 8003a52:	4b16      	ldr	r3, [pc, #88]	; (8003aac <__ieee754_atan2f+0x104>)
 8003a54:	00a4      	lsls	r4, r4, #2
 8003a56:	191c      	adds	r4, r3, r4
 8003a58:	68e0      	ldr	r0, [r4, #12]
 8003a5a:	e7dd      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a5c:	1c01      	adds	r1, r0, #0
 8003a5e:	1c18      	adds	r0, r3, #0
 8003a60:	f000 fe70 	bl	8004744 <__aeabi_fdiv>
 8003a64:	f000 f9a4 	bl	8003db0 <fabsf>
 8003a68:	f000 f87c 	bl	8003b64 <atanf>
 8003a6c:	e7c4      	b.n	80039f8 <__ieee754_atan2f+0x50>
 8003a6e:	490a      	ldr	r1, [pc, #40]	; (8003a98 <__ieee754_atan2f+0xf0>)
 8003a70:	f000 fcca 	bl	8004408 <__aeabi_fadd>
 8003a74:	1c01      	adds	r1, r0, #0
 8003a76:	4809      	ldr	r0, [pc, #36]	; (8003a9c <__ieee754_atan2f+0xf4>)
 8003a78:	f001 f952 	bl	8004d20 <__aeabi_fsub>
 8003a7c:	e7cc      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a7e:	2380      	movs	r3, #128	; 0x80
 8003a80:	061b      	lsls	r3, r3, #24
 8003a82:	469c      	mov	ip, r3
 8003a84:	4460      	add	r0, ip
 8003a86:	e7c7      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a88:	2c02      	cmp	r4, #2
 8003a8a:	d803      	bhi.n	8003a94 <__ieee754_atan2f+0xec>
 8003a8c:	4b07      	ldr	r3, [pc, #28]	; (8003aac <__ieee754_atan2f+0x104>)
 8003a8e:	00a4      	lsls	r4, r4, #2
 8003a90:	58e0      	ldr	r0, [r4, r3]
 8003a92:	e7c1      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a94:	4806      	ldr	r0, [pc, #24]	; (8003ab0 <__ieee754_atan2f+0x108>)
 8003a96:	e7bf      	b.n	8003a18 <__ieee754_atan2f+0x70>
 8003a98:	33bbbd2e 	.word	0x33bbbd2e
 8003a9c:	40490fdb 	.word	0x40490fdb
 8003aa0:	c0490fdb 	.word	0xc0490fdb
 8003aa4:	3fc90fdb 	.word	0x3fc90fdb
 8003aa8:	bfc90fdb 	.word	0xbfc90fdb
 8003aac:	08012808 	.word	0x08012808
 8003ab0:	3f490fdb 	.word	0x3f490fdb

08003ab4 <__ieee754_sqrtf>:
 8003ab4:	21ff      	movs	r1, #255	; 0xff
 8003ab6:	0042      	lsls	r2, r0, #1
 8003ab8:	b570      	push	{r4, r5, r6, lr}
 8003aba:	0003      	movs	r3, r0
 8003abc:	1c04      	adds	r4, r0, #0
 8003abe:	0852      	lsrs	r2, r2, #1
 8003ac0:	05c9      	lsls	r1, r1, #23
 8003ac2:	428a      	cmp	r2, r1
 8003ac4:	d23a      	bcs.n	8003b3c <__ieee754_sqrtf+0x88>
 8003ac6:	2a00      	cmp	r2, #0
 8003ac8:	d037      	beq.n	8003b3a <__ieee754_sqrtf+0x86>
 8003aca:	2800      	cmp	r0, #0
 8003acc:	db3f      	blt.n	8003b4e <__ieee754_sqrtf+0x9a>
 8003ace:	15c5      	asrs	r5, r0, #23
 8003ad0:	4201      	tst	r1, r0
 8003ad2:	d10b      	bne.n	8003aec <__ieee754_sqrtf+0x38>
 8003ad4:	2180      	movs	r1, #128	; 0x80
 8003ad6:	0409      	lsls	r1, r1, #16
 8003ad8:	000a      	movs	r2, r1
 8003ada:	4002      	ands	r2, r0
 8003adc:	4201      	tst	r1, r0
 8003ade:	d13d      	bne.n	8003b5c <__ieee754_sqrtf+0xa8>
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	0010      	movs	r0, r2
 8003ae4:	3201      	adds	r2, #1
 8003ae6:	420b      	tst	r3, r1
 8003ae8:	d0fa      	beq.n	8003ae0 <__ieee754_sqrtf+0x2c>
 8003aea:	1a2d      	subs	r5, r5, r0
 8003aec:	025b      	lsls	r3, r3, #9
 8003aee:	0a5a      	lsrs	r2, r3, #9
 8003af0:	2380      	movs	r3, #128	; 0x80
 8003af2:	002e      	movs	r6, r5
 8003af4:	041b      	lsls	r3, r3, #16
 8003af6:	3e7f      	subs	r6, #127	; 0x7f
 8003af8:	4313      	orrs	r3, r2
 8003afa:	07ea      	lsls	r2, r5, #31
 8003afc:	d525      	bpl.n	8003b4a <__ieee754_sqrtf+0x96>
 8003afe:	2280      	movs	r2, #128	; 0x80
 8003b00:	2119      	movs	r1, #25
 8003b02:	2500      	movs	r5, #0
 8003b04:	2400      	movs	r4, #0
 8003b06:	1076      	asrs	r6, r6, #1
 8003b08:	005b      	lsls	r3, r3, #1
 8003b0a:	0452      	lsls	r2, r2, #17
 8003b0c:	18a0      	adds	r0, r4, r2
 8003b0e:	4298      	cmp	r0, r3
 8003b10:	dc02      	bgt.n	8003b18 <__ieee754_sqrtf+0x64>
 8003b12:	1884      	adds	r4, r0, r2
 8003b14:	1a1b      	subs	r3, r3, r0
 8003b16:	18ad      	adds	r5, r5, r2
 8003b18:	3901      	subs	r1, #1
 8003b1a:	005b      	lsls	r3, r3, #1
 8003b1c:	0852      	lsrs	r2, r2, #1
 8003b1e:	2900      	cmp	r1, #0
 8003b20:	d1f4      	bne.n	8003b0c <__ieee754_sqrtf+0x58>
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d002      	beq.n	8003b2c <__ieee754_sqrtf+0x78>
 8003b26:	2301      	movs	r3, #1
 8003b28:	3501      	adds	r5, #1
 8003b2a:	439d      	bics	r5, r3
 8003b2c:	23fc      	movs	r3, #252	; 0xfc
 8003b2e:	059b      	lsls	r3, r3, #22
 8003b30:	469c      	mov	ip, r3
 8003b32:	1068      	asrs	r0, r5, #1
 8003b34:	4460      	add	r0, ip
 8003b36:	05f6      	lsls	r6, r6, #23
 8003b38:	1830      	adds	r0, r6, r0
 8003b3a:	bd70      	pop	{r4, r5, r6, pc}
 8003b3c:	1c01      	adds	r1, r0, #0
 8003b3e:	f000 ffc9 	bl	8004ad4 <__aeabi_fmul>
 8003b42:	1c21      	adds	r1, r4, #0
 8003b44:	f000 fc60 	bl	8004408 <__aeabi_fadd>
 8003b48:	e7f7      	b.n	8003b3a <__ieee754_sqrtf+0x86>
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	e7d7      	b.n	8003afe <__ieee754_sqrtf+0x4a>
 8003b4e:	1c01      	adds	r1, r0, #0
 8003b50:	f001 f8e6 	bl	8004d20 <__aeabi_fsub>
 8003b54:	1c01      	adds	r1, r0, #0
 8003b56:	f000 fdf5 	bl	8004744 <__aeabi_fdiv>
 8003b5a:	e7ee      	b.n	8003b3a <__ieee754_sqrtf+0x86>
 8003b5c:	2001      	movs	r0, #1
 8003b5e:	4240      	negs	r0, r0
 8003b60:	1a2d      	subs	r5, r5, r0
 8003b62:	e7c3      	b.n	8003aec <__ieee754_sqrtf+0x38>

08003b64 <atanf>:
 8003b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b66:	23a1      	movs	r3, #161	; 0xa1
 8003b68:	46c6      	mov	lr, r8
 8003b6a:	0045      	lsls	r5, r0, #1
 8003b6c:	0006      	movs	r6, r0
 8003b6e:	b500      	push	{lr}
 8003b70:	1c04      	adds	r4, r0, #0
 8003b72:	086d      	lsrs	r5, r5, #1
 8003b74:	05db      	lsls	r3, r3, #23
 8003b76:	429d      	cmp	r5, r3
 8003b78:	db0b      	blt.n	8003b92 <atanf+0x2e>
 8003b7a:	23ff      	movs	r3, #255	; 0xff
 8003b7c:	05db      	lsls	r3, r3, #23
 8003b7e:	429d      	cmp	r5, r3
 8003b80:	dd00      	ble.n	8003b84 <atanf+0x20>
 8003b82:	e07b      	b.n	8003c7c <atanf+0x118>
 8003b84:	2800      	cmp	r0, #0
 8003b86:	dc00      	bgt.n	8003b8a <atanf+0x26>
 8003b88:	e08b      	b.n	8003ca2 <atanf+0x13e>
 8003b8a:	4875      	ldr	r0, [pc, #468]	; (8003d60 <atanf+0x1fc>)
 8003b8c:	bc80      	pop	{r7}
 8003b8e:	46b8      	mov	r8, r7
 8003b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b92:	4b74      	ldr	r3, [pc, #464]	; (8003d64 <atanf+0x200>)
 8003b94:	429d      	cmp	r5, r3
 8003b96:	dd00      	ble.n	8003b9a <atanf+0x36>
 8003b98:	e085      	b.n	8003ca6 <atanf+0x142>
 8003b9a:	23c4      	movs	r3, #196	; 0xc4
 8003b9c:	059b      	lsls	r3, r3, #22
 8003b9e:	429d      	cmp	r5, r3
 8003ba0:	db70      	blt.n	8003c84 <atanf+0x120>
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	425b      	negs	r3, r3
 8003ba6:	4698      	mov	r8, r3
 8003ba8:	1c21      	adds	r1, r4, #0
 8003baa:	1c20      	adds	r0, r4, #0
 8003bac:	f000 ff92 	bl	8004ad4 <__aeabi_fmul>
 8003bb0:	1c01      	adds	r1, r0, #0
 8003bb2:	1c07      	adds	r7, r0, #0
 8003bb4:	f000 ff8e 	bl	8004ad4 <__aeabi_fmul>
 8003bb8:	496b      	ldr	r1, [pc, #428]	; (8003d68 <atanf+0x204>)
 8003bba:	1c05      	adds	r5, r0, #0
 8003bbc:	f000 ff8a 	bl	8004ad4 <__aeabi_fmul>
 8003bc0:	496a      	ldr	r1, [pc, #424]	; (8003d6c <atanf+0x208>)
 8003bc2:	f000 fc21 	bl	8004408 <__aeabi_fadd>
 8003bc6:	1c29      	adds	r1, r5, #0
 8003bc8:	f000 ff84 	bl	8004ad4 <__aeabi_fmul>
 8003bcc:	4968      	ldr	r1, [pc, #416]	; (8003d70 <atanf+0x20c>)
 8003bce:	f000 fc1b 	bl	8004408 <__aeabi_fadd>
 8003bd2:	1c29      	adds	r1, r5, #0
 8003bd4:	f000 ff7e 	bl	8004ad4 <__aeabi_fmul>
 8003bd8:	4966      	ldr	r1, [pc, #408]	; (8003d74 <atanf+0x210>)
 8003bda:	f000 fc15 	bl	8004408 <__aeabi_fadd>
 8003bde:	1c29      	adds	r1, r5, #0
 8003be0:	f000 ff78 	bl	8004ad4 <__aeabi_fmul>
 8003be4:	4964      	ldr	r1, [pc, #400]	; (8003d78 <atanf+0x214>)
 8003be6:	f000 fc0f 	bl	8004408 <__aeabi_fadd>
 8003bea:	1c29      	adds	r1, r5, #0
 8003bec:	f000 ff72 	bl	8004ad4 <__aeabi_fmul>
 8003bf0:	4962      	ldr	r1, [pc, #392]	; (8003d7c <atanf+0x218>)
 8003bf2:	f000 fc09 	bl	8004408 <__aeabi_fadd>
 8003bf6:	1c39      	adds	r1, r7, #0
 8003bf8:	f000 ff6c 	bl	8004ad4 <__aeabi_fmul>
 8003bfc:	4960      	ldr	r1, [pc, #384]	; (8003d80 <atanf+0x21c>)
 8003bfe:	1c07      	adds	r7, r0, #0
 8003c00:	1c28      	adds	r0, r5, #0
 8003c02:	f000 ff67 	bl	8004ad4 <__aeabi_fmul>
 8003c06:	495f      	ldr	r1, [pc, #380]	; (8003d84 <atanf+0x220>)
 8003c08:	f001 f88a 	bl	8004d20 <__aeabi_fsub>
 8003c0c:	1c29      	adds	r1, r5, #0
 8003c0e:	f000 ff61 	bl	8004ad4 <__aeabi_fmul>
 8003c12:	495d      	ldr	r1, [pc, #372]	; (8003d88 <atanf+0x224>)
 8003c14:	f001 f884 	bl	8004d20 <__aeabi_fsub>
 8003c18:	1c29      	adds	r1, r5, #0
 8003c1a:	f000 ff5b 	bl	8004ad4 <__aeabi_fmul>
 8003c1e:	495b      	ldr	r1, [pc, #364]	; (8003d8c <atanf+0x228>)
 8003c20:	f001 f87e 	bl	8004d20 <__aeabi_fsub>
 8003c24:	1c29      	adds	r1, r5, #0
 8003c26:	f000 ff55 	bl	8004ad4 <__aeabi_fmul>
 8003c2a:	4959      	ldr	r1, [pc, #356]	; (8003d90 <atanf+0x22c>)
 8003c2c:	f001 f878 	bl	8004d20 <__aeabi_fsub>
 8003c30:	1c29      	adds	r1, r5, #0
 8003c32:	f000 ff4f 	bl	8004ad4 <__aeabi_fmul>
 8003c36:	4643      	mov	r3, r8
 8003c38:	1c01      	adds	r1, r0, #0
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	d051      	beq.n	8003ce2 <atanf+0x17e>
 8003c3e:	4643      	mov	r3, r8
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	4698      	mov	r8, r3
 8003c44:	1c38      	adds	r0, r7, #0
 8003c46:	f000 fbdf 	bl	8004408 <__aeabi_fadd>
 8003c4a:	1c21      	adds	r1, r4, #0
 8003c4c:	f000 ff42 	bl	8004ad4 <__aeabi_fmul>
 8003c50:	4643      	mov	r3, r8
 8003c52:	4d50      	ldr	r5, [pc, #320]	; (8003d94 <atanf+0x230>)
 8003c54:	18eb      	adds	r3, r5, r3
 8003c56:	6919      	ldr	r1, [r3, #16]
 8003c58:	f001 f862 	bl	8004d20 <__aeabi_fsub>
 8003c5c:	1c21      	adds	r1, r4, #0
 8003c5e:	f001 f85f 	bl	8004d20 <__aeabi_fsub>
 8003c62:	4643      	mov	r3, r8
 8003c64:	1c01      	adds	r1, r0, #0
 8003c66:	5958      	ldr	r0, [r3, r5]
 8003c68:	f001 f85a 	bl	8004d20 <__aeabi_fsub>
 8003c6c:	2e00      	cmp	r6, #0
 8003c6e:	db00      	blt.n	8003c72 <atanf+0x10e>
 8003c70:	e78c      	b.n	8003b8c <atanf+0x28>
 8003c72:	2380      	movs	r3, #128	; 0x80
 8003c74:	061b      	lsls	r3, r3, #24
 8003c76:	469c      	mov	ip, r3
 8003c78:	4460      	add	r0, ip
 8003c7a:	e787      	b.n	8003b8c <atanf+0x28>
 8003c7c:	1c01      	adds	r1, r0, #0
 8003c7e:	f000 fbc3 	bl	8004408 <__aeabi_fadd>
 8003c82:	e783      	b.n	8003b8c <atanf+0x28>
 8003c84:	4944      	ldr	r1, [pc, #272]	; (8003d98 <atanf+0x234>)
 8003c86:	f000 fbbf 	bl	8004408 <__aeabi_fadd>
 8003c8a:	21fe      	movs	r1, #254	; 0xfe
 8003c8c:	0589      	lsls	r1, r1, #22
 8003c8e:	f000 fa85 	bl	800419c <__aeabi_fcmpgt>
 8003c92:	0003      	movs	r3, r0
 8003c94:	1c20      	adds	r0, r4, #0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d000      	beq.n	8003c9c <atanf+0x138>
 8003c9a:	e777      	b.n	8003b8c <atanf+0x28>
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	4698      	mov	r8, r3
 8003ca0:	e782      	b.n	8003ba8 <atanf+0x44>
 8003ca2:	483e      	ldr	r0, [pc, #248]	; (8003d9c <atanf+0x238>)
 8003ca4:	e772      	b.n	8003b8c <atanf+0x28>
 8003ca6:	f000 f883 	bl	8003db0 <fabsf>
 8003caa:	4b3d      	ldr	r3, [pc, #244]	; (8003da0 <atanf+0x23c>)
 8003cac:	1c04      	adds	r4, r0, #0
 8003cae:	429d      	cmp	r5, r3
 8003cb0:	dc22      	bgt.n	8003cf8 <atanf+0x194>
 8003cb2:	4b3c      	ldr	r3, [pc, #240]	; (8003da4 <atanf+0x240>)
 8003cb4:	429d      	cmp	r5, r3
 8003cb6:	dc40      	bgt.n	8003d3a <atanf+0x1d6>
 8003cb8:	1c01      	adds	r1, r0, #0
 8003cba:	f000 fba5 	bl	8004408 <__aeabi_fadd>
 8003cbe:	21fe      	movs	r1, #254	; 0xfe
 8003cc0:	0589      	lsls	r1, r1, #22
 8003cc2:	f001 f82d 	bl	8004d20 <__aeabi_fsub>
 8003cc6:	2180      	movs	r1, #128	; 0x80
 8003cc8:	1c05      	adds	r5, r0, #0
 8003cca:	05c9      	lsls	r1, r1, #23
 8003ccc:	1c20      	adds	r0, r4, #0
 8003cce:	f000 fb9b 	bl	8004408 <__aeabi_fadd>
 8003cd2:	1c01      	adds	r1, r0, #0
 8003cd4:	1c28      	adds	r0, r5, #0
 8003cd6:	f000 fd35 	bl	8004744 <__aeabi_fdiv>
 8003cda:	2300      	movs	r3, #0
 8003cdc:	1c04      	adds	r4, r0, #0
 8003cde:	4698      	mov	r8, r3
 8003ce0:	e762      	b.n	8003ba8 <atanf+0x44>
 8003ce2:	1c38      	adds	r0, r7, #0
 8003ce4:	f000 fb90 	bl	8004408 <__aeabi_fadd>
 8003ce8:	1c21      	adds	r1, r4, #0
 8003cea:	f000 fef3 	bl	8004ad4 <__aeabi_fmul>
 8003cee:	1c01      	adds	r1, r0, #0
 8003cf0:	1c20      	adds	r0, r4, #0
 8003cf2:	f001 f815 	bl	8004d20 <__aeabi_fsub>
 8003cf6:	e749      	b.n	8003b8c <atanf+0x28>
 8003cf8:	4b2b      	ldr	r3, [pc, #172]	; (8003da8 <atanf+0x244>)
 8003cfa:	429d      	cmp	r5, r3
 8003cfc:	dc15      	bgt.n	8003d2a <atanf+0x1c6>
 8003cfe:	21ff      	movs	r1, #255	; 0xff
 8003d00:	0589      	lsls	r1, r1, #22
 8003d02:	f001 f80d 	bl	8004d20 <__aeabi_fsub>
 8003d06:	21ff      	movs	r1, #255	; 0xff
 8003d08:	1c05      	adds	r5, r0, #0
 8003d0a:	0589      	lsls	r1, r1, #22
 8003d0c:	1c20      	adds	r0, r4, #0
 8003d0e:	f000 fee1 	bl	8004ad4 <__aeabi_fmul>
 8003d12:	21fe      	movs	r1, #254	; 0xfe
 8003d14:	0589      	lsls	r1, r1, #22
 8003d16:	f000 fb77 	bl	8004408 <__aeabi_fadd>
 8003d1a:	1c01      	adds	r1, r0, #0
 8003d1c:	1c28      	adds	r0, r5, #0
 8003d1e:	f000 fd11 	bl	8004744 <__aeabi_fdiv>
 8003d22:	2302      	movs	r3, #2
 8003d24:	1c04      	adds	r4, r0, #0
 8003d26:	4698      	mov	r8, r3
 8003d28:	e73e      	b.n	8003ba8 <atanf+0x44>
 8003d2a:	1c01      	adds	r1, r0, #0
 8003d2c:	481f      	ldr	r0, [pc, #124]	; (8003dac <atanf+0x248>)
 8003d2e:	f000 fd09 	bl	8004744 <__aeabi_fdiv>
 8003d32:	2303      	movs	r3, #3
 8003d34:	1c04      	adds	r4, r0, #0
 8003d36:	4698      	mov	r8, r3
 8003d38:	e736      	b.n	8003ba8 <atanf+0x44>
 8003d3a:	21fe      	movs	r1, #254	; 0xfe
 8003d3c:	0589      	lsls	r1, r1, #22
 8003d3e:	f000 ffef 	bl	8004d20 <__aeabi_fsub>
 8003d42:	21fe      	movs	r1, #254	; 0xfe
 8003d44:	1c05      	adds	r5, r0, #0
 8003d46:	0589      	lsls	r1, r1, #22
 8003d48:	1c20      	adds	r0, r4, #0
 8003d4a:	f000 fb5d 	bl	8004408 <__aeabi_fadd>
 8003d4e:	1c01      	adds	r1, r0, #0
 8003d50:	1c28      	adds	r0, r5, #0
 8003d52:	f000 fcf7 	bl	8004744 <__aeabi_fdiv>
 8003d56:	2301      	movs	r3, #1
 8003d58:	1c04      	adds	r4, r0, #0
 8003d5a:	4698      	mov	r8, r3
 8003d5c:	e724      	b.n	8003ba8 <atanf+0x44>
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	3fc90fdb 	.word	0x3fc90fdb
 8003d64:	3edfffff 	.word	0x3edfffff
 8003d68:	3c8569d7 	.word	0x3c8569d7
 8003d6c:	3d4bda59 	.word	0x3d4bda59
 8003d70:	3d886b35 	.word	0x3d886b35
 8003d74:	3dba2e6e 	.word	0x3dba2e6e
 8003d78:	3e124925 	.word	0x3e124925
 8003d7c:	3eaaaaab 	.word	0x3eaaaaab
 8003d80:	bd15a221 	.word	0xbd15a221
 8003d84:	3d6ef16b 	.word	0x3d6ef16b
 8003d88:	3d9d8795 	.word	0x3d9d8795
 8003d8c:	3de38e38 	.word	0x3de38e38
 8003d90:	3e4ccccd 	.word	0x3e4ccccd
 8003d94:	08012820 	.word	0x08012820
 8003d98:	7149f2ca 	.word	0x7149f2ca
 8003d9c:	bfc90fdb 	.word	0xbfc90fdb
 8003da0:	3f97ffff 	.word	0x3f97ffff
 8003da4:	3f2fffff 	.word	0x3f2fffff
 8003da8:	401bffff 	.word	0x401bffff
 8003dac:	bf800000 	.word	0xbf800000

08003db0 <fabsf>:
 8003db0:	0040      	lsls	r0, r0, #1
 8003db2:	0840      	lsrs	r0, r0, #1
 8003db4:	4770      	bx	lr
 8003db6:	46c0      	nop			; (mov r8, r8)

08003db8 <nanf>:
 8003db8:	4800      	ldr	r0, [pc, #0]	; (8003dbc <nanf+0x4>)
 8003dba:	4770      	bx	lr
 8003dbc:	7fc00000 	.word	0x7fc00000

08003dc0 <__gnu_thumb1_case_uqi>:
 8003dc0:	b402      	push	{r1}
 8003dc2:	4671      	mov	r1, lr
 8003dc4:	0849      	lsrs	r1, r1, #1
 8003dc6:	0049      	lsls	r1, r1, #1
 8003dc8:	5c09      	ldrb	r1, [r1, r0]
 8003dca:	0049      	lsls	r1, r1, #1
 8003dcc:	448e      	add	lr, r1
 8003dce:	bc02      	pop	{r1}
 8003dd0:	4770      	bx	lr
 8003dd2:	46c0      	nop			; (mov r8, r8)

08003dd4 <__gnu_thumb1_case_shi>:
 8003dd4:	b403      	push	{r0, r1}
 8003dd6:	4671      	mov	r1, lr
 8003dd8:	0849      	lsrs	r1, r1, #1
 8003dda:	0040      	lsls	r0, r0, #1
 8003ddc:	0049      	lsls	r1, r1, #1
 8003dde:	5e09      	ldrsh	r1, [r1, r0]
 8003de0:	0049      	lsls	r1, r1, #1
 8003de2:	448e      	add	lr, r1
 8003de4:	bc03      	pop	{r0, r1}
 8003de6:	4770      	bx	lr

08003de8 <__udivsi3>:
 8003de8:	2200      	movs	r2, #0
 8003dea:	0843      	lsrs	r3, r0, #1
 8003dec:	428b      	cmp	r3, r1
 8003dee:	d374      	bcc.n	8003eda <__udivsi3+0xf2>
 8003df0:	0903      	lsrs	r3, r0, #4
 8003df2:	428b      	cmp	r3, r1
 8003df4:	d35f      	bcc.n	8003eb6 <__udivsi3+0xce>
 8003df6:	0a03      	lsrs	r3, r0, #8
 8003df8:	428b      	cmp	r3, r1
 8003dfa:	d344      	bcc.n	8003e86 <__udivsi3+0x9e>
 8003dfc:	0b03      	lsrs	r3, r0, #12
 8003dfe:	428b      	cmp	r3, r1
 8003e00:	d328      	bcc.n	8003e54 <__udivsi3+0x6c>
 8003e02:	0c03      	lsrs	r3, r0, #16
 8003e04:	428b      	cmp	r3, r1
 8003e06:	d30d      	bcc.n	8003e24 <__udivsi3+0x3c>
 8003e08:	22ff      	movs	r2, #255	; 0xff
 8003e0a:	0209      	lsls	r1, r1, #8
 8003e0c:	ba12      	rev	r2, r2
 8003e0e:	0c03      	lsrs	r3, r0, #16
 8003e10:	428b      	cmp	r3, r1
 8003e12:	d302      	bcc.n	8003e1a <__udivsi3+0x32>
 8003e14:	1212      	asrs	r2, r2, #8
 8003e16:	0209      	lsls	r1, r1, #8
 8003e18:	d065      	beq.n	8003ee6 <__udivsi3+0xfe>
 8003e1a:	0b03      	lsrs	r3, r0, #12
 8003e1c:	428b      	cmp	r3, r1
 8003e1e:	d319      	bcc.n	8003e54 <__udivsi3+0x6c>
 8003e20:	e000      	b.n	8003e24 <__udivsi3+0x3c>
 8003e22:	0a09      	lsrs	r1, r1, #8
 8003e24:	0bc3      	lsrs	r3, r0, #15
 8003e26:	428b      	cmp	r3, r1
 8003e28:	d301      	bcc.n	8003e2e <__udivsi3+0x46>
 8003e2a:	03cb      	lsls	r3, r1, #15
 8003e2c:	1ac0      	subs	r0, r0, r3
 8003e2e:	4152      	adcs	r2, r2
 8003e30:	0b83      	lsrs	r3, r0, #14
 8003e32:	428b      	cmp	r3, r1
 8003e34:	d301      	bcc.n	8003e3a <__udivsi3+0x52>
 8003e36:	038b      	lsls	r3, r1, #14
 8003e38:	1ac0      	subs	r0, r0, r3
 8003e3a:	4152      	adcs	r2, r2
 8003e3c:	0b43      	lsrs	r3, r0, #13
 8003e3e:	428b      	cmp	r3, r1
 8003e40:	d301      	bcc.n	8003e46 <__udivsi3+0x5e>
 8003e42:	034b      	lsls	r3, r1, #13
 8003e44:	1ac0      	subs	r0, r0, r3
 8003e46:	4152      	adcs	r2, r2
 8003e48:	0b03      	lsrs	r3, r0, #12
 8003e4a:	428b      	cmp	r3, r1
 8003e4c:	d301      	bcc.n	8003e52 <__udivsi3+0x6a>
 8003e4e:	030b      	lsls	r3, r1, #12
 8003e50:	1ac0      	subs	r0, r0, r3
 8003e52:	4152      	adcs	r2, r2
 8003e54:	0ac3      	lsrs	r3, r0, #11
 8003e56:	428b      	cmp	r3, r1
 8003e58:	d301      	bcc.n	8003e5e <__udivsi3+0x76>
 8003e5a:	02cb      	lsls	r3, r1, #11
 8003e5c:	1ac0      	subs	r0, r0, r3
 8003e5e:	4152      	adcs	r2, r2
 8003e60:	0a83      	lsrs	r3, r0, #10
 8003e62:	428b      	cmp	r3, r1
 8003e64:	d301      	bcc.n	8003e6a <__udivsi3+0x82>
 8003e66:	028b      	lsls	r3, r1, #10
 8003e68:	1ac0      	subs	r0, r0, r3
 8003e6a:	4152      	adcs	r2, r2
 8003e6c:	0a43      	lsrs	r3, r0, #9
 8003e6e:	428b      	cmp	r3, r1
 8003e70:	d301      	bcc.n	8003e76 <__udivsi3+0x8e>
 8003e72:	024b      	lsls	r3, r1, #9
 8003e74:	1ac0      	subs	r0, r0, r3
 8003e76:	4152      	adcs	r2, r2
 8003e78:	0a03      	lsrs	r3, r0, #8
 8003e7a:	428b      	cmp	r3, r1
 8003e7c:	d301      	bcc.n	8003e82 <__udivsi3+0x9a>
 8003e7e:	020b      	lsls	r3, r1, #8
 8003e80:	1ac0      	subs	r0, r0, r3
 8003e82:	4152      	adcs	r2, r2
 8003e84:	d2cd      	bcs.n	8003e22 <__udivsi3+0x3a>
 8003e86:	09c3      	lsrs	r3, r0, #7
 8003e88:	428b      	cmp	r3, r1
 8003e8a:	d301      	bcc.n	8003e90 <__udivsi3+0xa8>
 8003e8c:	01cb      	lsls	r3, r1, #7
 8003e8e:	1ac0      	subs	r0, r0, r3
 8003e90:	4152      	adcs	r2, r2
 8003e92:	0983      	lsrs	r3, r0, #6
 8003e94:	428b      	cmp	r3, r1
 8003e96:	d301      	bcc.n	8003e9c <__udivsi3+0xb4>
 8003e98:	018b      	lsls	r3, r1, #6
 8003e9a:	1ac0      	subs	r0, r0, r3
 8003e9c:	4152      	adcs	r2, r2
 8003e9e:	0943      	lsrs	r3, r0, #5
 8003ea0:	428b      	cmp	r3, r1
 8003ea2:	d301      	bcc.n	8003ea8 <__udivsi3+0xc0>
 8003ea4:	014b      	lsls	r3, r1, #5
 8003ea6:	1ac0      	subs	r0, r0, r3
 8003ea8:	4152      	adcs	r2, r2
 8003eaa:	0903      	lsrs	r3, r0, #4
 8003eac:	428b      	cmp	r3, r1
 8003eae:	d301      	bcc.n	8003eb4 <__udivsi3+0xcc>
 8003eb0:	010b      	lsls	r3, r1, #4
 8003eb2:	1ac0      	subs	r0, r0, r3
 8003eb4:	4152      	adcs	r2, r2
 8003eb6:	08c3      	lsrs	r3, r0, #3
 8003eb8:	428b      	cmp	r3, r1
 8003eba:	d301      	bcc.n	8003ec0 <__udivsi3+0xd8>
 8003ebc:	00cb      	lsls	r3, r1, #3
 8003ebe:	1ac0      	subs	r0, r0, r3
 8003ec0:	4152      	adcs	r2, r2
 8003ec2:	0883      	lsrs	r3, r0, #2
 8003ec4:	428b      	cmp	r3, r1
 8003ec6:	d301      	bcc.n	8003ecc <__udivsi3+0xe4>
 8003ec8:	008b      	lsls	r3, r1, #2
 8003eca:	1ac0      	subs	r0, r0, r3
 8003ecc:	4152      	adcs	r2, r2
 8003ece:	0843      	lsrs	r3, r0, #1
 8003ed0:	428b      	cmp	r3, r1
 8003ed2:	d301      	bcc.n	8003ed8 <__udivsi3+0xf0>
 8003ed4:	004b      	lsls	r3, r1, #1
 8003ed6:	1ac0      	subs	r0, r0, r3
 8003ed8:	4152      	adcs	r2, r2
 8003eda:	1a41      	subs	r1, r0, r1
 8003edc:	d200      	bcs.n	8003ee0 <__udivsi3+0xf8>
 8003ede:	4601      	mov	r1, r0
 8003ee0:	4152      	adcs	r2, r2
 8003ee2:	4610      	mov	r0, r2
 8003ee4:	4770      	bx	lr
 8003ee6:	e7ff      	b.n	8003ee8 <__udivsi3+0x100>
 8003ee8:	b501      	push	{r0, lr}
 8003eea:	2000      	movs	r0, #0
 8003eec:	f000 f8f0 	bl	80040d0 <__aeabi_idiv0>
 8003ef0:	bd02      	pop	{r1, pc}
 8003ef2:	46c0      	nop			; (mov r8, r8)

08003ef4 <__aeabi_uidivmod>:
 8003ef4:	2900      	cmp	r1, #0
 8003ef6:	d0f7      	beq.n	8003ee8 <__udivsi3+0x100>
 8003ef8:	e776      	b.n	8003de8 <__udivsi3>
 8003efa:	4770      	bx	lr

08003efc <__divsi3>:
 8003efc:	4603      	mov	r3, r0
 8003efe:	430b      	orrs	r3, r1
 8003f00:	d47f      	bmi.n	8004002 <__divsi3+0x106>
 8003f02:	2200      	movs	r2, #0
 8003f04:	0843      	lsrs	r3, r0, #1
 8003f06:	428b      	cmp	r3, r1
 8003f08:	d374      	bcc.n	8003ff4 <__divsi3+0xf8>
 8003f0a:	0903      	lsrs	r3, r0, #4
 8003f0c:	428b      	cmp	r3, r1
 8003f0e:	d35f      	bcc.n	8003fd0 <__divsi3+0xd4>
 8003f10:	0a03      	lsrs	r3, r0, #8
 8003f12:	428b      	cmp	r3, r1
 8003f14:	d344      	bcc.n	8003fa0 <__divsi3+0xa4>
 8003f16:	0b03      	lsrs	r3, r0, #12
 8003f18:	428b      	cmp	r3, r1
 8003f1a:	d328      	bcc.n	8003f6e <__divsi3+0x72>
 8003f1c:	0c03      	lsrs	r3, r0, #16
 8003f1e:	428b      	cmp	r3, r1
 8003f20:	d30d      	bcc.n	8003f3e <__divsi3+0x42>
 8003f22:	22ff      	movs	r2, #255	; 0xff
 8003f24:	0209      	lsls	r1, r1, #8
 8003f26:	ba12      	rev	r2, r2
 8003f28:	0c03      	lsrs	r3, r0, #16
 8003f2a:	428b      	cmp	r3, r1
 8003f2c:	d302      	bcc.n	8003f34 <__divsi3+0x38>
 8003f2e:	1212      	asrs	r2, r2, #8
 8003f30:	0209      	lsls	r1, r1, #8
 8003f32:	d065      	beq.n	8004000 <__divsi3+0x104>
 8003f34:	0b03      	lsrs	r3, r0, #12
 8003f36:	428b      	cmp	r3, r1
 8003f38:	d319      	bcc.n	8003f6e <__divsi3+0x72>
 8003f3a:	e000      	b.n	8003f3e <__divsi3+0x42>
 8003f3c:	0a09      	lsrs	r1, r1, #8
 8003f3e:	0bc3      	lsrs	r3, r0, #15
 8003f40:	428b      	cmp	r3, r1
 8003f42:	d301      	bcc.n	8003f48 <__divsi3+0x4c>
 8003f44:	03cb      	lsls	r3, r1, #15
 8003f46:	1ac0      	subs	r0, r0, r3
 8003f48:	4152      	adcs	r2, r2
 8003f4a:	0b83      	lsrs	r3, r0, #14
 8003f4c:	428b      	cmp	r3, r1
 8003f4e:	d301      	bcc.n	8003f54 <__divsi3+0x58>
 8003f50:	038b      	lsls	r3, r1, #14
 8003f52:	1ac0      	subs	r0, r0, r3
 8003f54:	4152      	adcs	r2, r2
 8003f56:	0b43      	lsrs	r3, r0, #13
 8003f58:	428b      	cmp	r3, r1
 8003f5a:	d301      	bcc.n	8003f60 <__divsi3+0x64>
 8003f5c:	034b      	lsls	r3, r1, #13
 8003f5e:	1ac0      	subs	r0, r0, r3
 8003f60:	4152      	adcs	r2, r2
 8003f62:	0b03      	lsrs	r3, r0, #12
 8003f64:	428b      	cmp	r3, r1
 8003f66:	d301      	bcc.n	8003f6c <__divsi3+0x70>
 8003f68:	030b      	lsls	r3, r1, #12
 8003f6a:	1ac0      	subs	r0, r0, r3
 8003f6c:	4152      	adcs	r2, r2
 8003f6e:	0ac3      	lsrs	r3, r0, #11
 8003f70:	428b      	cmp	r3, r1
 8003f72:	d301      	bcc.n	8003f78 <__divsi3+0x7c>
 8003f74:	02cb      	lsls	r3, r1, #11
 8003f76:	1ac0      	subs	r0, r0, r3
 8003f78:	4152      	adcs	r2, r2
 8003f7a:	0a83      	lsrs	r3, r0, #10
 8003f7c:	428b      	cmp	r3, r1
 8003f7e:	d301      	bcc.n	8003f84 <__divsi3+0x88>
 8003f80:	028b      	lsls	r3, r1, #10
 8003f82:	1ac0      	subs	r0, r0, r3
 8003f84:	4152      	adcs	r2, r2
 8003f86:	0a43      	lsrs	r3, r0, #9
 8003f88:	428b      	cmp	r3, r1
 8003f8a:	d301      	bcc.n	8003f90 <__divsi3+0x94>
 8003f8c:	024b      	lsls	r3, r1, #9
 8003f8e:	1ac0      	subs	r0, r0, r3
 8003f90:	4152      	adcs	r2, r2
 8003f92:	0a03      	lsrs	r3, r0, #8
 8003f94:	428b      	cmp	r3, r1
 8003f96:	d301      	bcc.n	8003f9c <__divsi3+0xa0>
 8003f98:	020b      	lsls	r3, r1, #8
 8003f9a:	1ac0      	subs	r0, r0, r3
 8003f9c:	4152      	adcs	r2, r2
 8003f9e:	d2cd      	bcs.n	8003f3c <__divsi3+0x40>
 8003fa0:	09c3      	lsrs	r3, r0, #7
 8003fa2:	428b      	cmp	r3, r1
 8003fa4:	d301      	bcc.n	8003faa <__divsi3+0xae>
 8003fa6:	01cb      	lsls	r3, r1, #7
 8003fa8:	1ac0      	subs	r0, r0, r3
 8003faa:	4152      	adcs	r2, r2
 8003fac:	0983      	lsrs	r3, r0, #6
 8003fae:	428b      	cmp	r3, r1
 8003fb0:	d301      	bcc.n	8003fb6 <__divsi3+0xba>
 8003fb2:	018b      	lsls	r3, r1, #6
 8003fb4:	1ac0      	subs	r0, r0, r3
 8003fb6:	4152      	adcs	r2, r2
 8003fb8:	0943      	lsrs	r3, r0, #5
 8003fba:	428b      	cmp	r3, r1
 8003fbc:	d301      	bcc.n	8003fc2 <__divsi3+0xc6>
 8003fbe:	014b      	lsls	r3, r1, #5
 8003fc0:	1ac0      	subs	r0, r0, r3
 8003fc2:	4152      	adcs	r2, r2
 8003fc4:	0903      	lsrs	r3, r0, #4
 8003fc6:	428b      	cmp	r3, r1
 8003fc8:	d301      	bcc.n	8003fce <__divsi3+0xd2>
 8003fca:	010b      	lsls	r3, r1, #4
 8003fcc:	1ac0      	subs	r0, r0, r3
 8003fce:	4152      	adcs	r2, r2
 8003fd0:	08c3      	lsrs	r3, r0, #3
 8003fd2:	428b      	cmp	r3, r1
 8003fd4:	d301      	bcc.n	8003fda <__divsi3+0xde>
 8003fd6:	00cb      	lsls	r3, r1, #3
 8003fd8:	1ac0      	subs	r0, r0, r3
 8003fda:	4152      	adcs	r2, r2
 8003fdc:	0883      	lsrs	r3, r0, #2
 8003fde:	428b      	cmp	r3, r1
 8003fe0:	d301      	bcc.n	8003fe6 <__divsi3+0xea>
 8003fe2:	008b      	lsls	r3, r1, #2
 8003fe4:	1ac0      	subs	r0, r0, r3
 8003fe6:	4152      	adcs	r2, r2
 8003fe8:	0843      	lsrs	r3, r0, #1
 8003fea:	428b      	cmp	r3, r1
 8003fec:	d301      	bcc.n	8003ff2 <__divsi3+0xf6>
 8003fee:	004b      	lsls	r3, r1, #1
 8003ff0:	1ac0      	subs	r0, r0, r3
 8003ff2:	4152      	adcs	r2, r2
 8003ff4:	1a41      	subs	r1, r0, r1
 8003ff6:	d200      	bcs.n	8003ffa <__divsi3+0xfe>
 8003ff8:	4601      	mov	r1, r0
 8003ffa:	4152      	adcs	r2, r2
 8003ffc:	4610      	mov	r0, r2
 8003ffe:	4770      	bx	lr
 8004000:	e05d      	b.n	80040be <__divsi3+0x1c2>
 8004002:	0fca      	lsrs	r2, r1, #31
 8004004:	d000      	beq.n	8004008 <__divsi3+0x10c>
 8004006:	4249      	negs	r1, r1
 8004008:	1003      	asrs	r3, r0, #32
 800400a:	d300      	bcc.n	800400e <__divsi3+0x112>
 800400c:	4240      	negs	r0, r0
 800400e:	4053      	eors	r3, r2
 8004010:	2200      	movs	r2, #0
 8004012:	469c      	mov	ip, r3
 8004014:	0903      	lsrs	r3, r0, #4
 8004016:	428b      	cmp	r3, r1
 8004018:	d32d      	bcc.n	8004076 <__divsi3+0x17a>
 800401a:	0a03      	lsrs	r3, r0, #8
 800401c:	428b      	cmp	r3, r1
 800401e:	d312      	bcc.n	8004046 <__divsi3+0x14a>
 8004020:	22fc      	movs	r2, #252	; 0xfc
 8004022:	0189      	lsls	r1, r1, #6
 8004024:	ba12      	rev	r2, r2
 8004026:	0a03      	lsrs	r3, r0, #8
 8004028:	428b      	cmp	r3, r1
 800402a:	d30c      	bcc.n	8004046 <__divsi3+0x14a>
 800402c:	0189      	lsls	r1, r1, #6
 800402e:	1192      	asrs	r2, r2, #6
 8004030:	428b      	cmp	r3, r1
 8004032:	d308      	bcc.n	8004046 <__divsi3+0x14a>
 8004034:	0189      	lsls	r1, r1, #6
 8004036:	1192      	asrs	r2, r2, #6
 8004038:	428b      	cmp	r3, r1
 800403a:	d304      	bcc.n	8004046 <__divsi3+0x14a>
 800403c:	0189      	lsls	r1, r1, #6
 800403e:	d03a      	beq.n	80040b6 <__divsi3+0x1ba>
 8004040:	1192      	asrs	r2, r2, #6
 8004042:	e000      	b.n	8004046 <__divsi3+0x14a>
 8004044:	0989      	lsrs	r1, r1, #6
 8004046:	09c3      	lsrs	r3, r0, #7
 8004048:	428b      	cmp	r3, r1
 800404a:	d301      	bcc.n	8004050 <__divsi3+0x154>
 800404c:	01cb      	lsls	r3, r1, #7
 800404e:	1ac0      	subs	r0, r0, r3
 8004050:	4152      	adcs	r2, r2
 8004052:	0983      	lsrs	r3, r0, #6
 8004054:	428b      	cmp	r3, r1
 8004056:	d301      	bcc.n	800405c <__divsi3+0x160>
 8004058:	018b      	lsls	r3, r1, #6
 800405a:	1ac0      	subs	r0, r0, r3
 800405c:	4152      	adcs	r2, r2
 800405e:	0943      	lsrs	r3, r0, #5
 8004060:	428b      	cmp	r3, r1
 8004062:	d301      	bcc.n	8004068 <__divsi3+0x16c>
 8004064:	014b      	lsls	r3, r1, #5
 8004066:	1ac0      	subs	r0, r0, r3
 8004068:	4152      	adcs	r2, r2
 800406a:	0903      	lsrs	r3, r0, #4
 800406c:	428b      	cmp	r3, r1
 800406e:	d301      	bcc.n	8004074 <__divsi3+0x178>
 8004070:	010b      	lsls	r3, r1, #4
 8004072:	1ac0      	subs	r0, r0, r3
 8004074:	4152      	adcs	r2, r2
 8004076:	08c3      	lsrs	r3, r0, #3
 8004078:	428b      	cmp	r3, r1
 800407a:	d301      	bcc.n	8004080 <__divsi3+0x184>
 800407c:	00cb      	lsls	r3, r1, #3
 800407e:	1ac0      	subs	r0, r0, r3
 8004080:	4152      	adcs	r2, r2
 8004082:	0883      	lsrs	r3, r0, #2
 8004084:	428b      	cmp	r3, r1
 8004086:	d301      	bcc.n	800408c <__divsi3+0x190>
 8004088:	008b      	lsls	r3, r1, #2
 800408a:	1ac0      	subs	r0, r0, r3
 800408c:	4152      	adcs	r2, r2
 800408e:	d2d9      	bcs.n	8004044 <__divsi3+0x148>
 8004090:	0843      	lsrs	r3, r0, #1
 8004092:	428b      	cmp	r3, r1
 8004094:	d301      	bcc.n	800409a <__divsi3+0x19e>
 8004096:	004b      	lsls	r3, r1, #1
 8004098:	1ac0      	subs	r0, r0, r3
 800409a:	4152      	adcs	r2, r2
 800409c:	1a41      	subs	r1, r0, r1
 800409e:	d200      	bcs.n	80040a2 <__divsi3+0x1a6>
 80040a0:	4601      	mov	r1, r0
 80040a2:	4663      	mov	r3, ip
 80040a4:	4152      	adcs	r2, r2
 80040a6:	105b      	asrs	r3, r3, #1
 80040a8:	4610      	mov	r0, r2
 80040aa:	d301      	bcc.n	80040b0 <__divsi3+0x1b4>
 80040ac:	4240      	negs	r0, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d500      	bpl.n	80040b4 <__divsi3+0x1b8>
 80040b2:	4249      	negs	r1, r1
 80040b4:	4770      	bx	lr
 80040b6:	4663      	mov	r3, ip
 80040b8:	105b      	asrs	r3, r3, #1
 80040ba:	d300      	bcc.n	80040be <__divsi3+0x1c2>
 80040bc:	4240      	negs	r0, r0
 80040be:	b501      	push	{r0, lr}
 80040c0:	2000      	movs	r0, #0
 80040c2:	f000 f805 	bl	80040d0 <__aeabi_idiv0>
 80040c6:	bd02      	pop	{r1, pc}

080040c8 <__aeabi_idivmod>:
 80040c8:	2900      	cmp	r1, #0
 80040ca:	d0f8      	beq.n	80040be <__divsi3+0x1c2>
 80040cc:	e716      	b.n	8003efc <__divsi3>
 80040ce:	4770      	bx	lr

080040d0 <__aeabi_idiv0>:
 80040d0:	4770      	bx	lr
 80040d2:	46c0      	nop			; (mov r8, r8)

080040d4 <__aeabi_cdrcmple>:
 80040d4:	4684      	mov	ip, r0
 80040d6:	0010      	movs	r0, r2
 80040d8:	4662      	mov	r2, ip
 80040da:	468c      	mov	ip, r1
 80040dc:	0019      	movs	r1, r3
 80040de:	4663      	mov	r3, ip
 80040e0:	e000      	b.n	80040e4 <__aeabi_cdcmpeq>
 80040e2:	46c0      	nop			; (mov r8, r8)

080040e4 <__aeabi_cdcmpeq>:
 80040e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80040e6:	f001 ff69 	bl	8005fbc <__ledf2>
 80040ea:	2800      	cmp	r0, #0
 80040ec:	d401      	bmi.n	80040f2 <__aeabi_cdcmpeq+0xe>
 80040ee:	2100      	movs	r1, #0
 80040f0:	42c8      	cmn	r0, r1
 80040f2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080040f4 <__aeabi_dcmpeq>:
 80040f4:	b510      	push	{r4, lr}
 80040f6:	f001 feb9 	bl	8005e6c <__eqdf2>
 80040fa:	4240      	negs	r0, r0
 80040fc:	3001      	adds	r0, #1
 80040fe:	bd10      	pop	{r4, pc}

08004100 <__aeabi_dcmplt>:
 8004100:	b510      	push	{r4, lr}
 8004102:	f001 ff5b 	bl	8005fbc <__ledf2>
 8004106:	2800      	cmp	r0, #0
 8004108:	db01      	blt.n	800410e <__aeabi_dcmplt+0xe>
 800410a:	2000      	movs	r0, #0
 800410c:	bd10      	pop	{r4, pc}
 800410e:	2001      	movs	r0, #1
 8004110:	bd10      	pop	{r4, pc}
 8004112:	46c0      	nop			; (mov r8, r8)

08004114 <__aeabi_dcmple>:
 8004114:	b510      	push	{r4, lr}
 8004116:	f001 ff51 	bl	8005fbc <__ledf2>
 800411a:	2800      	cmp	r0, #0
 800411c:	dd01      	ble.n	8004122 <__aeabi_dcmple+0xe>
 800411e:	2000      	movs	r0, #0
 8004120:	bd10      	pop	{r4, pc}
 8004122:	2001      	movs	r0, #1
 8004124:	bd10      	pop	{r4, pc}
 8004126:	46c0      	nop			; (mov r8, r8)

08004128 <__aeabi_dcmpgt>:
 8004128:	b510      	push	{r4, lr}
 800412a:	f001 fee1 	bl	8005ef0 <__gedf2>
 800412e:	2800      	cmp	r0, #0
 8004130:	dc01      	bgt.n	8004136 <__aeabi_dcmpgt+0xe>
 8004132:	2000      	movs	r0, #0
 8004134:	bd10      	pop	{r4, pc}
 8004136:	2001      	movs	r0, #1
 8004138:	bd10      	pop	{r4, pc}
 800413a:	46c0      	nop			; (mov r8, r8)

0800413c <__aeabi_dcmpge>:
 800413c:	b510      	push	{r4, lr}
 800413e:	f001 fed7 	bl	8005ef0 <__gedf2>
 8004142:	2800      	cmp	r0, #0
 8004144:	da01      	bge.n	800414a <__aeabi_dcmpge+0xe>
 8004146:	2000      	movs	r0, #0
 8004148:	bd10      	pop	{r4, pc}
 800414a:	2001      	movs	r0, #1
 800414c:	bd10      	pop	{r4, pc}
 800414e:	46c0      	nop			; (mov r8, r8)

08004150 <__aeabi_cfrcmple>:
 8004150:	4684      	mov	ip, r0
 8004152:	0008      	movs	r0, r1
 8004154:	4661      	mov	r1, ip
 8004156:	e7ff      	b.n	8004158 <__aeabi_cfcmpeq>

08004158 <__aeabi_cfcmpeq>:
 8004158:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800415a:	f000 fc77 	bl	8004a4c <__lesf2>
 800415e:	2800      	cmp	r0, #0
 8004160:	d401      	bmi.n	8004166 <__aeabi_cfcmpeq+0xe>
 8004162:	2100      	movs	r1, #0
 8004164:	42c8      	cmn	r0, r1
 8004166:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08004168 <__aeabi_fcmpeq>:
 8004168:	b510      	push	{r4, lr}
 800416a:	f000 fc03 	bl	8004974 <__eqsf2>
 800416e:	4240      	negs	r0, r0
 8004170:	3001      	adds	r0, #1
 8004172:	bd10      	pop	{r4, pc}

08004174 <__aeabi_fcmplt>:
 8004174:	b510      	push	{r4, lr}
 8004176:	f000 fc69 	bl	8004a4c <__lesf2>
 800417a:	2800      	cmp	r0, #0
 800417c:	db01      	blt.n	8004182 <__aeabi_fcmplt+0xe>
 800417e:	2000      	movs	r0, #0
 8004180:	bd10      	pop	{r4, pc}
 8004182:	2001      	movs	r0, #1
 8004184:	bd10      	pop	{r4, pc}
 8004186:	46c0      	nop			; (mov r8, r8)

08004188 <__aeabi_fcmple>:
 8004188:	b510      	push	{r4, lr}
 800418a:	f000 fc5f 	bl	8004a4c <__lesf2>
 800418e:	2800      	cmp	r0, #0
 8004190:	dd01      	ble.n	8004196 <__aeabi_fcmple+0xe>
 8004192:	2000      	movs	r0, #0
 8004194:	bd10      	pop	{r4, pc}
 8004196:	2001      	movs	r0, #1
 8004198:	bd10      	pop	{r4, pc}
 800419a:	46c0      	nop			; (mov r8, r8)

0800419c <__aeabi_fcmpgt>:
 800419c:	b510      	push	{r4, lr}
 800419e:	f000 fc0f 	bl	80049c0 <__gesf2>
 80041a2:	2800      	cmp	r0, #0
 80041a4:	dc01      	bgt.n	80041aa <__aeabi_fcmpgt+0xe>
 80041a6:	2000      	movs	r0, #0
 80041a8:	bd10      	pop	{r4, pc}
 80041aa:	2001      	movs	r0, #1
 80041ac:	bd10      	pop	{r4, pc}
 80041ae:	46c0      	nop			; (mov r8, r8)

080041b0 <__aeabi_fcmpge>:
 80041b0:	b510      	push	{r4, lr}
 80041b2:	f000 fc05 	bl	80049c0 <__gesf2>
 80041b6:	2800      	cmp	r0, #0
 80041b8:	da01      	bge.n	80041be <__aeabi_fcmpge+0xe>
 80041ba:	2000      	movs	r0, #0
 80041bc:	bd10      	pop	{r4, pc}
 80041be:	2001      	movs	r0, #1
 80041c0:	bd10      	pop	{r4, pc}
 80041c2:	46c0      	nop			; (mov r8, r8)

080041c4 <__aeabi_uldivmod>:
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d111      	bne.n	80041ec <__aeabi_uldivmod+0x28>
 80041c8:	2a00      	cmp	r2, #0
 80041ca:	d10f      	bne.n	80041ec <__aeabi_uldivmod+0x28>
 80041cc:	2900      	cmp	r1, #0
 80041ce:	d100      	bne.n	80041d2 <__aeabi_uldivmod+0xe>
 80041d0:	2800      	cmp	r0, #0
 80041d2:	d002      	beq.n	80041da <__aeabi_uldivmod+0x16>
 80041d4:	2100      	movs	r1, #0
 80041d6:	43c9      	mvns	r1, r1
 80041d8:	0008      	movs	r0, r1
 80041da:	b407      	push	{r0, r1, r2}
 80041dc:	4802      	ldr	r0, [pc, #8]	; (80041e8 <__aeabi_uldivmod+0x24>)
 80041de:	a102      	add	r1, pc, #8	; (adr r1, 80041e8 <__aeabi_uldivmod+0x24>)
 80041e0:	1840      	adds	r0, r0, r1
 80041e2:	9002      	str	r0, [sp, #8]
 80041e4:	bd03      	pop	{r0, r1, pc}
 80041e6:	46c0      	nop			; (mov r8, r8)
 80041e8:	fffffee9 	.word	0xfffffee9
 80041ec:	b403      	push	{r0, r1}
 80041ee:	4668      	mov	r0, sp
 80041f0:	b501      	push	{r0, lr}
 80041f2:	9802      	ldr	r0, [sp, #8]
 80041f4:	f000 f83c 	bl	8004270 <__udivmoddi4>
 80041f8:	9b01      	ldr	r3, [sp, #4]
 80041fa:	469e      	mov	lr, r3
 80041fc:	b002      	add	sp, #8
 80041fe:	bc0c      	pop	{r2, r3}
 8004200:	4770      	bx	lr
 8004202:	46c0      	nop			; (mov r8, r8)

08004204 <__aeabi_f2uiz>:
 8004204:	219e      	movs	r1, #158	; 0x9e
 8004206:	b510      	push	{r4, lr}
 8004208:	05c9      	lsls	r1, r1, #23
 800420a:	1c04      	adds	r4, r0, #0
 800420c:	f7ff ffd0 	bl	80041b0 <__aeabi_fcmpge>
 8004210:	2800      	cmp	r0, #0
 8004212:	d103      	bne.n	800421c <__aeabi_f2uiz+0x18>
 8004214:	1c20      	adds	r0, r4, #0
 8004216:	f000 ff47 	bl	80050a8 <__aeabi_f2iz>
 800421a:	bd10      	pop	{r4, pc}
 800421c:	219e      	movs	r1, #158	; 0x9e
 800421e:	1c20      	adds	r0, r4, #0
 8004220:	05c9      	lsls	r1, r1, #23
 8004222:	f000 fd7d 	bl	8004d20 <__aeabi_fsub>
 8004226:	f000 ff3f 	bl	80050a8 <__aeabi_f2iz>
 800422a:	2380      	movs	r3, #128	; 0x80
 800422c:	061b      	lsls	r3, r3, #24
 800422e:	469c      	mov	ip, r3
 8004230:	4460      	add	r0, ip
 8004232:	e7f2      	b.n	800421a <__aeabi_f2uiz+0x16>

08004234 <__aeabi_d2uiz>:
 8004234:	b570      	push	{r4, r5, r6, lr}
 8004236:	2200      	movs	r2, #0
 8004238:	4b0c      	ldr	r3, [pc, #48]	; (800426c <__aeabi_d2uiz+0x38>)
 800423a:	0004      	movs	r4, r0
 800423c:	000d      	movs	r5, r1
 800423e:	f7ff ff7d 	bl	800413c <__aeabi_dcmpge>
 8004242:	2800      	cmp	r0, #0
 8004244:	d104      	bne.n	8004250 <__aeabi_d2uiz+0x1c>
 8004246:	0020      	movs	r0, r4
 8004248:	0029      	movs	r1, r5
 800424a:	f002 fd19 	bl	8006c80 <__aeabi_d2iz>
 800424e:	bd70      	pop	{r4, r5, r6, pc}
 8004250:	4b06      	ldr	r3, [pc, #24]	; (800426c <__aeabi_d2uiz+0x38>)
 8004252:	2200      	movs	r2, #0
 8004254:	0020      	movs	r0, r4
 8004256:	0029      	movs	r1, r5
 8004258:	f002 f980 	bl	800655c <__aeabi_dsub>
 800425c:	f002 fd10 	bl	8006c80 <__aeabi_d2iz>
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	061b      	lsls	r3, r3, #24
 8004264:	469c      	mov	ip, r3
 8004266:	4460      	add	r0, ip
 8004268:	e7f1      	b.n	800424e <__aeabi_d2uiz+0x1a>
 800426a:	46c0      	nop			; (mov r8, r8)
 800426c:	41e00000 	.word	0x41e00000

08004270 <__udivmoddi4>:
 8004270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004272:	4657      	mov	r7, sl
 8004274:	464e      	mov	r6, r9
 8004276:	4645      	mov	r5, r8
 8004278:	46de      	mov	lr, fp
 800427a:	b5e0      	push	{r5, r6, r7, lr}
 800427c:	0004      	movs	r4, r0
 800427e:	000d      	movs	r5, r1
 8004280:	4692      	mov	sl, r2
 8004282:	4699      	mov	r9, r3
 8004284:	b083      	sub	sp, #12
 8004286:	428b      	cmp	r3, r1
 8004288:	d830      	bhi.n	80042ec <__udivmoddi4+0x7c>
 800428a:	d02d      	beq.n	80042e8 <__udivmoddi4+0x78>
 800428c:	4649      	mov	r1, r9
 800428e:	4650      	mov	r0, sl
 8004290:	f002 fe4a 	bl	8006f28 <__clzdi2>
 8004294:	0029      	movs	r1, r5
 8004296:	0006      	movs	r6, r0
 8004298:	0020      	movs	r0, r4
 800429a:	f002 fe45 	bl	8006f28 <__clzdi2>
 800429e:	1a33      	subs	r3, r6, r0
 80042a0:	4698      	mov	r8, r3
 80042a2:	3b20      	subs	r3, #32
 80042a4:	469b      	mov	fp, r3
 80042a6:	d433      	bmi.n	8004310 <__udivmoddi4+0xa0>
 80042a8:	465a      	mov	r2, fp
 80042aa:	4653      	mov	r3, sl
 80042ac:	4093      	lsls	r3, r2
 80042ae:	4642      	mov	r2, r8
 80042b0:	001f      	movs	r7, r3
 80042b2:	4653      	mov	r3, sl
 80042b4:	4093      	lsls	r3, r2
 80042b6:	001e      	movs	r6, r3
 80042b8:	42af      	cmp	r7, r5
 80042ba:	d83a      	bhi.n	8004332 <__udivmoddi4+0xc2>
 80042bc:	42af      	cmp	r7, r5
 80042be:	d100      	bne.n	80042c2 <__udivmoddi4+0x52>
 80042c0:	e078      	b.n	80043b4 <__udivmoddi4+0x144>
 80042c2:	465b      	mov	r3, fp
 80042c4:	1ba4      	subs	r4, r4, r6
 80042c6:	41bd      	sbcs	r5, r7
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	da00      	bge.n	80042ce <__udivmoddi4+0x5e>
 80042cc:	e075      	b.n	80043ba <__udivmoddi4+0x14a>
 80042ce:	2200      	movs	r2, #0
 80042d0:	2300      	movs	r3, #0
 80042d2:	9200      	str	r2, [sp, #0]
 80042d4:	9301      	str	r3, [sp, #4]
 80042d6:	2301      	movs	r3, #1
 80042d8:	465a      	mov	r2, fp
 80042da:	4093      	lsls	r3, r2
 80042dc:	9301      	str	r3, [sp, #4]
 80042de:	2301      	movs	r3, #1
 80042e0:	4642      	mov	r2, r8
 80042e2:	4093      	lsls	r3, r2
 80042e4:	9300      	str	r3, [sp, #0]
 80042e6:	e028      	b.n	800433a <__udivmoddi4+0xca>
 80042e8:	4282      	cmp	r2, r0
 80042ea:	d9cf      	bls.n	800428c <__udivmoddi4+0x1c>
 80042ec:	2200      	movs	r2, #0
 80042ee:	2300      	movs	r3, #0
 80042f0:	9200      	str	r2, [sp, #0]
 80042f2:	9301      	str	r3, [sp, #4]
 80042f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d001      	beq.n	80042fe <__udivmoddi4+0x8e>
 80042fa:	601c      	str	r4, [r3, #0]
 80042fc:	605d      	str	r5, [r3, #4]
 80042fe:	9800      	ldr	r0, [sp, #0]
 8004300:	9901      	ldr	r1, [sp, #4]
 8004302:	b003      	add	sp, #12
 8004304:	bcf0      	pop	{r4, r5, r6, r7}
 8004306:	46bb      	mov	fp, r7
 8004308:	46b2      	mov	sl, r6
 800430a:	46a9      	mov	r9, r5
 800430c:	46a0      	mov	r8, r4
 800430e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004310:	4642      	mov	r2, r8
 8004312:	2320      	movs	r3, #32
 8004314:	1a9b      	subs	r3, r3, r2
 8004316:	4652      	mov	r2, sl
 8004318:	40da      	lsrs	r2, r3
 800431a:	4641      	mov	r1, r8
 800431c:	0013      	movs	r3, r2
 800431e:	464a      	mov	r2, r9
 8004320:	408a      	lsls	r2, r1
 8004322:	0017      	movs	r7, r2
 8004324:	4642      	mov	r2, r8
 8004326:	431f      	orrs	r7, r3
 8004328:	4653      	mov	r3, sl
 800432a:	4093      	lsls	r3, r2
 800432c:	001e      	movs	r6, r3
 800432e:	42af      	cmp	r7, r5
 8004330:	d9c4      	bls.n	80042bc <__udivmoddi4+0x4c>
 8004332:	2200      	movs	r2, #0
 8004334:	2300      	movs	r3, #0
 8004336:	9200      	str	r2, [sp, #0]
 8004338:	9301      	str	r3, [sp, #4]
 800433a:	4643      	mov	r3, r8
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0d9      	beq.n	80042f4 <__udivmoddi4+0x84>
 8004340:	07fb      	lsls	r3, r7, #31
 8004342:	0872      	lsrs	r2, r6, #1
 8004344:	431a      	orrs	r2, r3
 8004346:	4646      	mov	r6, r8
 8004348:	087b      	lsrs	r3, r7, #1
 800434a:	e00e      	b.n	800436a <__udivmoddi4+0xfa>
 800434c:	42ab      	cmp	r3, r5
 800434e:	d101      	bne.n	8004354 <__udivmoddi4+0xe4>
 8004350:	42a2      	cmp	r2, r4
 8004352:	d80c      	bhi.n	800436e <__udivmoddi4+0xfe>
 8004354:	1aa4      	subs	r4, r4, r2
 8004356:	419d      	sbcs	r5, r3
 8004358:	2001      	movs	r0, #1
 800435a:	1924      	adds	r4, r4, r4
 800435c:	416d      	adcs	r5, r5
 800435e:	2100      	movs	r1, #0
 8004360:	3e01      	subs	r6, #1
 8004362:	1824      	adds	r4, r4, r0
 8004364:	414d      	adcs	r5, r1
 8004366:	2e00      	cmp	r6, #0
 8004368:	d006      	beq.n	8004378 <__udivmoddi4+0x108>
 800436a:	42ab      	cmp	r3, r5
 800436c:	d9ee      	bls.n	800434c <__udivmoddi4+0xdc>
 800436e:	3e01      	subs	r6, #1
 8004370:	1924      	adds	r4, r4, r4
 8004372:	416d      	adcs	r5, r5
 8004374:	2e00      	cmp	r6, #0
 8004376:	d1f8      	bne.n	800436a <__udivmoddi4+0xfa>
 8004378:	9800      	ldr	r0, [sp, #0]
 800437a:	9901      	ldr	r1, [sp, #4]
 800437c:	465b      	mov	r3, fp
 800437e:	1900      	adds	r0, r0, r4
 8004380:	4169      	adcs	r1, r5
 8004382:	2b00      	cmp	r3, #0
 8004384:	db24      	blt.n	80043d0 <__udivmoddi4+0x160>
 8004386:	002b      	movs	r3, r5
 8004388:	465a      	mov	r2, fp
 800438a:	4644      	mov	r4, r8
 800438c:	40d3      	lsrs	r3, r2
 800438e:	002a      	movs	r2, r5
 8004390:	40e2      	lsrs	r2, r4
 8004392:	001c      	movs	r4, r3
 8004394:	465b      	mov	r3, fp
 8004396:	0015      	movs	r5, r2
 8004398:	2b00      	cmp	r3, #0
 800439a:	db2a      	blt.n	80043f2 <__udivmoddi4+0x182>
 800439c:	0026      	movs	r6, r4
 800439e:	409e      	lsls	r6, r3
 80043a0:	0033      	movs	r3, r6
 80043a2:	0026      	movs	r6, r4
 80043a4:	4647      	mov	r7, r8
 80043a6:	40be      	lsls	r6, r7
 80043a8:	0032      	movs	r2, r6
 80043aa:	1a80      	subs	r0, r0, r2
 80043ac:	4199      	sbcs	r1, r3
 80043ae:	9000      	str	r0, [sp, #0]
 80043b0:	9101      	str	r1, [sp, #4]
 80043b2:	e79f      	b.n	80042f4 <__udivmoddi4+0x84>
 80043b4:	42a3      	cmp	r3, r4
 80043b6:	d8bc      	bhi.n	8004332 <__udivmoddi4+0xc2>
 80043b8:	e783      	b.n	80042c2 <__udivmoddi4+0x52>
 80043ba:	4642      	mov	r2, r8
 80043bc:	2320      	movs	r3, #32
 80043be:	2100      	movs	r1, #0
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	2200      	movs	r2, #0
 80043c4:	9100      	str	r1, [sp, #0]
 80043c6:	9201      	str	r2, [sp, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	40da      	lsrs	r2, r3
 80043cc:	9201      	str	r2, [sp, #4]
 80043ce:	e786      	b.n	80042de <__udivmoddi4+0x6e>
 80043d0:	4642      	mov	r2, r8
 80043d2:	2320      	movs	r3, #32
 80043d4:	1a9b      	subs	r3, r3, r2
 80043d6:	002a      	movs	r2, r5
 80043d8:	4646      	mov	r6, r8
 80043da:	409a      	lsls	r2, r3
 80043dc:	0023      	movs	r3, r4
 80043de:	40f3      	lsrs	r3, r6
 80043e0:	4644      	mov	r4, r8
 80043e2:	4313      	orrs	r3, r2
 80043e4:	002a      	movs	r2, r5
 80043e6:	40e2      	lsrs	r2, r4
 80043e8:	001c      	movs	r4, r3
 80043ea:	465b      	mov	r3, fp
 80043ec:	0015      	movs	r5, r2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	dad4      	bge.n	800439c <__udivmoddi4+0x12c>
 80043f2:	4642      	mov	r2, r8
 80043f4:	002f      	movs	r7, r5
 80043f6:	2320      	movs	r3, #32
 80043f8:	0026      	movs	r6, r4
 80043fa:	4097      	lsls	r7, r2
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	40de      	lsrs	r6, r3
 8004400:	003b      	movs	r3, r7
 8004402:	4333      	orrs	r3, r6
 8004404:	e7cd      	b.n	80043a2 <__udivmoddi4+0x132>
 8004406:	46c0      	nop			; (mov r8, r8)

08004408 <__aeabi_fadd>:
 8004408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800440a:	46c6      	mov	lr, r8
 800440c:	0243      	lsls	r3, r0, #9
 800440e:	0a5b      	lsrs	r3, r3, #9
 8004410:	024e      	lsls	r6, r1, #9
 8004412:	0045      	lsls	r5, r0, #1
 8004414:	004f      	lsls	r7, r1, #1
 8004416:	00da      	lsls	r2, r3, #3
 8004418:	0fc4      	lsrs	r4, r0, #31
 800441a:	469c      	mov	ip, r3
 800441c:	0a70      	lsrs	r0, r6, #9
 800441e:	4690      	mov	r8, r2
 8004420:	b500      	push	{lr}
 8004422:	0e2d      	lsrs	r5, r5, #24
 8004424:	0e3f      	lsrs	r7, r7, #24
 8004426:	0fc9      	lsrs	r1, r1, #31
 8004428:	09b6      	lsrs	r6, r6, #6
 800442a:	428c      	cmp	r4, r1
 800442c:	d04b      	beq.n	80044c6 <__aeabi_fadd+0xbe>
 800442e:	1bea      	subs	r2, r5, r7
 8004430:	2a00      	cmp	r2, #0
 8004432:	dd36      	ble.n	80044a2 <__aeabi_fadd+0x9a>
 8004434:	2f00      	cmp	r7, #0
 8004436:	d061      	beq.n	80044fc <__aeabi_fadd+0xf4>
 8004438:	2dff      	cmp	r5, #255	; 0xff
 800443a:	d100      	bne.n	800443e <__aeabi_fadd+0x36>
 800443c:	e0ad      	b.n	800459a <__aeabi_fadd+0x192>
 800443e:	2380      	movs	r3, #128	; 0x80
 8004440:	04db      	lsls	r3, r3, #19
 8004442:	431e      	orrs	r6, r3
 8004444:	2a1b      	cmp	r2, #27
 8004446:	dc00      	bgt.n	800444a <__aeabi_fadd+0x42>
 8004448:	e0d3      	b.n	80045f2 <__aeabi_fadd+0x1ea>
 800444a:	2001      	movs	r0, #1
 800444c:	4643      	mov	r3, r8
 800444e:	1a18      	subs	r0, r3, r0
 8004450:	0143      	lsls	r3, r0, #5
 8004452:	d400      	bmi.n	8004456 <__aeabi_fadd+0x4e>
 8004454:	e08c      	b.n	8004570 <__aeabi_fadd+0x168>
 8004456:	0180      	lsls	r0, r0, #6
 8004458:	0987      	lsrs	r7, r0, #6
 800445a:	0038      	movs	r0, r7
 800445c:	f002 fd46 	bl	8006eec <__clzsi2>
 8004460:	3805      	subs	r0, #5
 8004462:	4087      	lsls	r7, r0
 8004464:	4285      	cmp	r5, r0
 8004466:	dc00      	bgt.n	800446a <__aeabi_fadd+0x62>
 8004468:	e0b6      	b.n	80045d8 <__aeabi_fadd+0x1d0>
 800446a:	1a2d      	subs	r5, r5, r0
 800446c:	48b3      	ldr	r0, [pc, #716]	; (800473c <__aeabi_fadd+0x334>)
 800446e:	4038      	ands	r0, r7
 8004470:	0743      	lsls	r3, r0, #29
 8004472:	d004      	beq.n	800447e <__aeabi_fadd+0x76>
 8004474:	230f      	movs	r3, #15
 8004476:	4003      	ands	r3, r0
 8004478:	2b04      	cmp	r3, #4
 800447a:	d000      	beq.n	800447e <__aeabi_fadd+0x76>
 800447c:	3004      	adds	r0, #4
 800447e:	0143      	lsls	r3, r0, #5
 8004480:	d400      	bmi.n	8004484 <__aeabi_fadd+0x7c>
 8004482:	e078      	b.n	8004576 <__aeabi_fadd+0x16e>
 8004484:	1c6a      	adds	r2, r5, #1
 8004486:	2dfe      	cmp	r5, #254	; 0xfe
 8004488:	d065      	beq.n	8004556 <__aeabi_fadd+0x14e>
 800448a:	0180      	lsls	r0, r0, #6
 800448c:	0a43      	lsrs	r3, r0, #9
 800448e:	469c      	mov	ip, r3
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	4663      	mov	r3, ip
 8004494:	05d0      	lsls	r0, r2, #23
 8004496:	4318      	orrs	r0, r3
 8004498:	07e4      	lsls	r4, r4, #31
 800449a:	4320      	orrs	r0, r4
 800449c:	bc80      	pop	{r7}
 800449e:	46b8      	mov	r8, r7
 80044a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044a2:	2a00      	cmp	r2, #0
 80044a4:	d035      	beq.n	8004512 <__aeabi_fadd+0x10a>
 80044a6:	1b7a      	subs	r2, r7, r5
 80044a8:	2d00      	cmp	r5, #0
 80044aa:	d000      	beq.n	80044ae <__aeabi_fadd+0xa6>
 80044ac:	e0af      	b.n	800460e <__aeabi_fadd+0x206>
 80044ae:	4643      	mov	r3, r8
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d100      	bne.n	80044b6 <__aeabi_fadd+0xae>
 80044b4:	e0a7      	b.n	8004606 <__aeabi_fadd+0x1fe>
 80044b6:	1e53      	subs	r3, r2, #1
 80044b8:	2a01      	cmp	r2, #1
 80044ba:	d100      	bne.n	80044be <__aeabi_fadd+0xb6>
 80044bc:	e12f      	b.n	800471e <__aeabi_fadd+0x316>
 80044be:	2aff      	cmp	r2, #255	; 0xff
 80044c0:	d069      	beq.n	8004596 <__aeabi_fadd+0x18e>
 80044c2:	001a      	movs	r2, r3
 80044c4:	e0aa      	b.n	800461c <__aeabi_fadd+0x214>
 80044c6:	1be9      	subs	r1, r5, r7
 80044c8:	2900      	cmp	r1, #0
 80044ca:	dd70      	ble.n	80045ae <__aeabi_fadd+0x1a6>
 80044cc:	2f00      	cmp	r7, #0
 80044ce:	d037      	beq.n	8004540 <__aeabi_fadd+0x138>
 80044d0:	2dff      	cmp	r5, #255	; 0xff
 80044d2:	d062      	beq.n	800459a <__aeabi_fadd+0x192>
 80044d4:	2380      	movs	r3, #128	; 0x80
 80044d6:	04db      	lsls	r3, r3, #19
 80044d8:	431e      	orrs	r6, r3
 80044da:	291b      	cmp	r1, #27
 80044dc:	dc00      	bgt.n	80044e0 <__aeabi_fadd+0xd8>
 80044de:	e0b0      	b.n	8004642 <__aeabi_fadd+0x23a>
 80044e0:	2001      	movs	r0, #1
 80044e2:	4440      	add	r0, r8
 80044e4:	0143      	lsls	r3, r0, #5
 80044e6:	d543      	bpl.n	8004570 <__aeabi_fadd+0x168>
 80044e8:	3501      	adds	r5, #1
 80044ea:	2dff      	cmp	r5, #255	; 0xff
 80044ec:	d033      	beq.n	8004556 <__aeabi_fadd+0x14e>
 80044ee:	2301      	movs	r3, #1
 80044f0:	4a93      	ldr	r2, [pc, #588]	; (8004740 <__aeabi_fadd+0x338>)
 80044f2:	4003      	ands	r3, r0
 80044f4:	0840      	lsrs	r0, r0, #1
 80044f6:	4010      	ands	r0, r2
 80044f8:	4318      	orrs	r0, r3
 80044fa:	e7b9      	b.n	8004470 <__aeabi_fadd+0x68>
 80044fc:	2e00      	cmp	r6, #0
 80044fe:	d100      	bne.n	8004502 <__aeabi_fadd+0xfa>
 8004500:	e083      	b.n	800460a <__aeabi_fadd+0x202>
 8004502:	1e51      	subs	r1, r2, #1
 8004504:	2a01      	cmp	r2, #1
 8004506:	d100      	bne.n	800450a <__aeabi_fadd+0x102>
 8004508:	e0d8      	b.n	80046bc <__aeabi_fadd+0x2b4>
 800450a:	2aff      	cmp	r2, #255	; 0xff
 800450c:	d045      	beq.n	800459a <__aeabi_fadd+0x192>
 800450e:	000a      	movs	r2, r1
 8004510:	e798      	b.n	8004444 <__aeabi_fadd+0x3c>
 8004512:	27fe      	movs	r7, #254	; 0xfe
 8004514:	1c6a      	adds	r2, r5, #1
 8004516:	4217      	tst	r7, r2
 8004518:	d000      	beq.n	800451c <__aeabi_fadd+0x114>
 800451a:	e086      	b.n	800462a <__aeabi_fadd+0x222>
 800451c:	2d00      	cmp	r5, #0
 800451e:	d000      	beq.n	8004522 <__aeabi_fadd+0x11a>
 8004520:	e0b7      	b.n	8004692 <__aeabi_fadd+0x28a>
 8004522:	4643      	mov	r3, r8
 8004524:	2b00      	cmp	r3, #0
 8004526:	d100      	bne.n	800452a <__aeabi_fadd+0x122>
 8004528:	e0f3      	b.n	8004712 <__aeabi_fadd+0x30a>
 800452a:	2200      	movs	r2, #0
 800452c:	2e00      	cmp	r6, #0
 800452e:	d0b0      	beq.n	8004492 <__aeabi_fadd+0x8a>
 8004530:	1b98      	subs	r0, r3, r6
 8004532:	0143      	lsls	r3, r0, #5
 8004534:	d400      	bmi.n	8004538 <__aeabi_fadd+0x130>
 8004536:	e0fa      	b.n	800472e <__aeabi_fadd+0x326>
 8004538:	4643      	mov	r3, r8
 800453a:	000c      	movs	r4, r1
 800453c:	1af0      	subs	r0, r6, r3
 800453e:	e797      	b.n	8004470 <__aeabi_fadd+0x68>
 8004540:	2e00      	cmp	r6, #0
 8004542:	d100      	bne.n	8004546 <__aeabi_fadd+0x13e>
 8004544:	e0c8      	b.n	80046d8 <__aeabi_fadd+0x2d0>
 8004546:	1e4a      	subs	r2, r1, #1
 8004548:	2901      	cmp	r1, #1
 800454a:	d100      	bne.n	800454e <__aeabi_fadd+0x146>
 800454c:	e0ae      	b.n	80046ac <__aeabi_fadd+0x2a4>
 800454e:	29ff      	cmp	r1, #255	; 0xff
 8004550:	d023      	beq.n	800459a <__aeabi_fadd+0x192>
 8004552:	0011      	movs	r1, r2
 8004554:	e7c1      	b.n	80044da <__aeabi_fadd+0xd2>
 8004556:	2300      	movs	r3, #0
 8004558:	22ff      	movs	r2, #255	; 0xff
 800455a:	469c      	mov	ip, r3
 800455c:	e799      	b.n	8004492 <__aeabi_fadd+0x8a>
 800455e:	21fe      	movs	r1, #254	; 0xfe
 8004560:	1c6a      	adds	r2, r5, #1
 8004562:	4211      	tst	r1, r2
 8004564:	d077      	beq.n	8004656 <__aeabi_fadd+0x24e>
 8004566:	2aff      	cmp	r2, #255	; 0xff
 8004568:	d0f5      	beq.n	8004556 <__aeabi_fadd+0x14e>
 800456a:	0015      	movs	r5, r2
 800456c:	4446      	add	r6, r8
 800456e:	0870      	lsrs	r0, r6, #1
 8004570:	0743      	lsls	r3, r0, #29
 8004572:	d000      	beq.n	8004576 <__aeabi_fadd+0x16e>
 8004574:	e77e      	b.n	8004474 <__aeabi_fadd+0x6c>
 8004576:	08c3      	lsrs	r3, r0, #3
 8004578:	2dff      	cmp	r5, #255	; 0xff
 800457a:	d00e      	beq.n	800459a <__aeabi_fadd+0x192>
 800457c:	025b      	lsls	r3, r3, #9
 800457e:	0a5b      	lsrs	r3, r3, #9
 8004580:	469c      	mov	ip, r3
 8004582:	b2ea      	uxtb	r2, r5
 8004584:	e785      	b.n	8004492 <__aeabi_fadd+0x8a>
 8004586:	2e00      	cmp	r6, #0
 8004588:	d007      	beq.n	800459a <__aeabi_fadd+0x192>
 800458a:	2280      	movs	r2, #128	; 0x80
 800458c:	03d2      	lsls	r2, r2, #15
 800458e:	4213      	tst	r3, r2
 8004590:	d003      	beq.n	800459a <__aeabi_fadd+0x192>
 8004592:	4210      	tst	r0, r2
 8004594:	d101      	bne.n	800459a <__aeabi_fadd+0x192>
 8004596:	000c      	movs	r4, r1
 8004598:	0003      	movs	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d0db      	beq.n	8004556 <__aeabi_fadd+0x14e>
 800459e:	2080      	movs	r0, #128	; 0x80
 80045a0:	03c0      	lsls	r0, r0, #15
 80045a2:	4318      	orrs	r0, r3
 80045a4:	0240      	lsls	r0, r0, #9
 80045a6:	0a43      	lsrs	r3, r0, #9
 80045a8:	469c      	mov	ip, r3
 80045aa:	22ff      	movs	r2, #255	; 0xff
 80045ac:	e771      	b.n	8004492 <__aeabi_fadd+0x8a>
 80045ae:	2900      	cmp	r1, #0
 80045b0:	d0d5      	beq.n	800455e <__aeabi_fadd+0x156>
 80045b2:	1b7a      	subs	r2, r7, r5
 80045b4:	2d00      	cmp	r5, #0
 80045b6:	d160      	bne.n	800467a <__aeabi_fadd+0x272>
 80045b8:	4643      	mov	r3, r8
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d024      	beq.n	8004608 <__aeabi_fadd+0x200>
 80045be:	1e53      	subs	r3, r2, #1
 80045c0:	2a01      	cmp	r2, #1
 80045c2:	d073      	beq.n	80046ac <__aeabi_fadd+0x2a4>
 80045c4:	2aff      	cmp	r2, #255	; 0xff
 80045c6:	d0e7      	beq.n	8004598 <__aeabi_fadd+0x190>
 80045c8:	001a      	movs	r2, r3
 80045ca:	2a1b      	cmp	r2, #27
 80045cc:	dc00      	bgt.n	80045d0 <__aeabi_fadd+0x1c8>
 80045ce:	e085      	b.n	80046dc <__aeabi_fadd+0x2d4>
 80045d0:	2001      	movs	r0, #1
 80045d2:	003d      	movs	r5, r7
 80045d4:	1980      	adds	r0, r0, r6
 80045d6:	e785      	b.n	80044e4 <__aeabi_fadd+0xdc>
 80045d8:	2320      	movs	r3, #32
 80045da:	003a      	movs	r2, r7
 80045dc:	1b45      	subs	r5, r0, r5
 80045de:	0038      	movs	r0, r7
 80045e0:	3501      	adds	r5, #1
 80045e2:	40ea      	lsrs	r2, r5
 80045e4:	1b5d      	subs	r5, r3, r5
 80045e6:	40a8      	lsls	r0, r5
 80045e8:	1e43      	subs	r3, r0, #1
 80045ea:	4198      	sbcs	r0, r3
 80045ec:	2500      	movs	r5, #0
 80045ee:	4310      	orrs	r0, r2
 80045f0:	e73e      	b.n	8004470 <__aeabi_fadd+0x68>
 80045f2:	2320      	movs	r3, #32
 80045f4:	0030      	movs	r0, r6
 80045f6:	1a9b      	subs	r3, r3, r2
 80045f8:	0031      	movs	r1, r6
 80045fa:	4098      	lsls	r0, r3
 80045fc:	40d1      	lsrs	r1, r2
 80045fe:	1e43      	subs	r3, r0, #1
 8004600:	4198      	sbcs	r0, r3
 8004602:	4308      	orrs	r0, r1
 8004604:	e722      	b.n	800444c <__aeabi_fadd+0x44>
 8004606:	000c      	movs	r4, r1
 8004608:	0003      	movs	r3, r0
 800460a:	0015      	movs	r5, r2
 800460c:	e7b4      	b.n	8004578 <__aeabi_fadd+0x170>
 800460e:	2fff      	cmp	r7, #255	; 0xff
 8004610:	d0c1      	beq.n	8004596 <__aeabi_fadd+0x18e>
 8004612:	2380      	movs	r3, #128	; 0x80
 8004614:	4640      	mov	r0, r8
 8004616:	04db      	lsls	r3, r3, #19
 8004618:	4318      	orrs	r0, r3
 800461a:	4680      	mov	r8, r0
 800461c:	2a1b      	cmp	r2, #27
 800461e:	dd51      	ble.n	80046c4 <__aeabi_fadd+0x2bc>
 8004620:	2001      	movs	r0, #1
 8004622:	000c      	movs	r4, r1
 8004624:	003d      	movs	r5, r7
 8004626:	1a30      	subs	r0, r6, r0
 8004628:	e712      	b.n	8004450 <__aeabi_fadd+0x48>
 800462a:	4643      	mov	r3, r8
 800462c:	1b9f      	subs	r7, r3, r6
 800462e:	017b      	lsls	r3, r7, #5
 8004630:	d42b      	bmi.n	800468a <__aeabi_fadd+0x282>
 8004632:	2f00      	cmp	r7, #0
 8004634:	d000      	beq.n	8004638 <__aeabi_fadd+0x230>
 8004636:	e710      	b.n	800445a <__aeabi_fadd+0x52>
 8004638:	2300      	movs	r3, #0
 800463a:	2400      	movs	r4, #0
 800463c:	2200      	movs	r2, #0
 800463e:	469c      	mov	ip, r3
 8004640:	e727      	b.n	8004492 <__aeabi_fadd+0x8a>
 8004642:	2320      	movs	r3, #32
 8004644:	0032      	movs	r2, r6
 8004646:	0030      	movs	r0, r6
 8004648:	40ca      	lsrs	r2, r1
 800464a:	1a59      	subs	r1, r3, r1
 800464c:	4088      	lsls	r0, r1
 800464e:	1e43      	subs	r3, r0, #1
 8004650:	4198      	sbcs	r0, r3
 8004652:	4310      	orrs	r0, r2
 8004654:	e745      	b.n	80044e2 <__aeabi_fadd+0xda>
 8004656:	2d00      	cmp	r5, #0
 8004658:	d14a      	bne.n	80046f0 <__aeabi_fadd+0x2e8>
 800465a:	4643      	mov	r3, r8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d063      	beq.n	8004728 <__aeabi_fadd+0x320>
 8004660:	2200      	movs	r2, #0
 8004662:	2e00      	cmp	r6, #0
 8004664:	d100      	bne.n	8004668 <__aeabi_fadd+0x260>
 8004666:	e714      	b.n	8004492 <__aeabi_fadd+0x8a>
 8004668:	0030      	movs	r0, r6
 800466a:	4440      	add	r0, r8
 800466c:	0143      	lsls	r3, r0, #5
 800466e:	d400      	bmi.n	8004672 <__aeabi_fadd+0x26a>
 8004670:	e77e      	b.n	8004570 <__aeabi_fadd+0x168>
 8004672:	4b32      	ldr	r3, [pc, #200]	; (800473c <__aeabi_fadd+0x334>)
 8004674:	3501      	adds	r5, #1
 8004676:	4018      	ands	r0, r3
 8004678:	e77a      	b.n	8004570 <__aeabi_fadd+0x168>
 800467a:	2fff      	cmp	r7, #255	; 0xff
 800467c:	d08c      	beq.n	8004598 <__aeabi_fadd+0x190>
 800467e:	2380      	movs	r3, #128	; 0x80
 8004680:	4641      	mov	r1, r8
 8004682:	04db      	lsls	r3, r3, #19
 8004684:	4319      	orrs	r1, r3
 8004686:	4688      	mov	r8, r1
 8004688:	e79f      	b.n	80045ca <__aeabi_fadd+0x1c2>
 800468a:	4643      	mov	r3, r8
 800468c:	000c      	movs	r4, r1
 800468e:	1af7      	subs	r7, r6, r3
 8004690:	e6e3      	b.n	800445a <__aeabi_fadd+0x52>
 8004692:	4642      	mov	r2, r8
 8004694:	2a00      	cmp	r2, #0
 8004696:	d000      	beq.n	800469a <__aeabi_fadd+0x292>
 8004698:	e775      	b.n	8004586 <__aeabi_fadd+0x17e>
 800469a:	2e00      	cmp	r6, #0
 800469c:	d000      	beq.n	80046a0 <__aeabi_fadd+0x298>
 800469e:	e77a      	b.n	8004596 <__aeabi_fadd+0x18e>
 80046a0:	2380      	movs	r3, #128	; 0x80
 80046a2:	03db      	lsls	r3, r3, #15
 80046a4:	2400      	movs	r4, #0
 80046a6:	469c      	mov	ip, r3
 80046a8:	22ff      	movs	r2, #255	; 0xff
 80046aa:	e6f2      	b.n	8004492 <__aeabi_fadd+0x8a>
 80046ac:	0030      	movs	r0, r6
 80046ae:	4440      	add	r0, r8
 80046b0:	2501      	movs	r5, #1
 80046b2:	0143      	lsls	r3, r0, #5
 80046b4:	d400      	bmi.n	80046b8 <__aeabi_fadd+0x2b0>
 80046b6:	e75b      	b.n	8004570 <__aeabi_fadd+0x168>
 80046b8:	2502      	movs	r5, #2
 80046ba:	e718      	b.n	80044ee <__aeabi_fadd+0xe6>
 80046bc:	4643      	mov	r3, r8
 80046be:	2501      	movs	r5, #1
 80046c0:	1b98      	subs	r0, r3, r6
 80046c2:	e6c5      	b.n	8004450 <__aeabi_fadd+0x48>
 80046c4:	2320      	movs	r3, #32
 80046c6:	4644      	mov	r4, r8
 80046c8:	4640      	mov	r0, r8
 80046ca:	40d4      	lsrs	r4, r2
 80046cc:	1a9a      	subs	r2, r3, r2
 80046ce:	4090      	lsls	r0, r2
 80046d0:	1e43      	subs	r3, r0, #1
 80046d2:	4198      	sbcs	r0, r3
 80046d4:	4320      	orrs	r0, r4
 80046d6:	e7a4      	b.n	8004622 <__aeabi_fadd+0x21a>
 80046d8:	000d      	movs	r5, r1
 80046da:	e74d      	b.n	8004578 <__aeabi_fadd+0x170>
 80046dc:	2320      	movs	r3, #32
 80046de:	4641      	mov	r1, r8
 80046e0:	4640      	mov	r0, r8
 80046e2:	40d1      	lsrs	r1, r2
 80046e4:	1a9a      	subs	r2, r3, r2
 80046e6:	4090      	lsls	r0, r2
 80046e8:	1e43      	subs	r3, r0, #1
 80046ea:	4198      	sbcs	r0, r3
 80046ec:	4308      	orrs	r0, r1
 80046ee:	e770      	b.n	80045d2 <__aeabi_fadd+0x1ca>
 80046f0:	4642      	mov	r2, r8
 80046f2:	2a00      	cmp	r2, #0
 80046f4:	d100      	bne.n	80046f8 <__aeabi_fadd+0x2f0>
 80046f6:	e74f      	b.n	8004598 <__aeabi_fadd+0x190>
 80046f8:	2e00      	cmp	r6, #0
 80046fa:	d100      	bne.n	80046fe <__aeabi_fadd+0x2f6>
 80046fc:	e74d      	b.n	800459a <__aeabi_fadd+0x192>
 80046fe:	2280      	movs	r2, #128	; 0x80
 8004700:	03d2      	lsls	r2, r2, #15
 8004702:	4213      	tst	r3, r2
 8004704:	d100      	bne.n	8004708 <__aeabi_fadd+0x300>
 8004706:	e748      	b.n	800459a <__aeabi_fadd+0x192>
 8004708:	4210      	tst	r0, r2
 800470a:	d000      	beq.n	800470e <__aeabi_fadd+0x306>
 800470c:	e745      	b.n	800459a <__aeabi_fadd+0x192>
 800470e:	0003      	movs	r3, r0
 8004710:	e743      	b.n	800459a <__aeabi_fadd+0x192>
 8004712:	2e00      	cmp	r6, #0
 8004714:	d090      	beq.n	8004638 <__aeabi_fadd+0x230>
 8004716:	000c      	movs	r4, r1
 8004718:	4684      	mov	ip, r0
 800471a:	2200      	movs	r2, #0
 800471c:	e6b9      	b.n	8004492 <__aeabi_fadd+0x8a>
 800471e:	4643      	mov	r3, r8
 8004720:	000c      	movs	r4, r1
 8004722:	1af0      	subs	r0, r6, r3
 8004724:	3501      	adds	r5, #1
 8004726:	e693      	b.n	8004450 <__aeabi_fadd+0x48>
 8004728:	4684      	mov	ip, r0
 800472a:	2200      	movs	r2, #0
 800472c:	e6b1      	b.n	8004492 <__aeabi_fadd+0x8a>
 800472e:	2800      	cmp	r0, #0
 8004730:	d000      	beq.n	8004734 <__aeabi_fadd+0x32c>
 8004732:	e71d      	b.n	8004570 <__aeabi_fadd+0x168>
 8004734:	2300      	movs	r3, #0
 8004736:	2400      	movs	r4, #0
 8004738:	469c      	mov	ip, r3
 800473a:	e6aa      	b.n	8004492 <__aeabi_fadd+0x8a>
 800473c:	fbffffff 	.word	0xfbffffff
 8004740:	7dffffff 	.word	0x7dffffff

08004744 <__aeabi_fdiv>:
 8004744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004746:	464f      	mov	r7, r9
 8004748:	4646      	mov	r6, r8
 800474a:	46d6      	mov	lr, sl
 800474c:	0245      	lsls	r5, r0, #9
 800474e:	b5c0      	push	{r6, r7, lr}
 8004750:	0047      	lsls	r7, r0, #1
 8004752:	1c0c      	adds	r4, r1, #0
 8004754:	0a6d      	lsrs	r5, r5, #9
 8004756:	0e3f      	lsrs	r7, r7, #24
 8004758:	0fc6      	lsrs	r6, r0, #31
 800475a:	2f00      	cmp	r7, #0
 800475c:	d100      	bne.n	8004760 <__aeabi_fdiv+0x1c>
 800475e:	e070      	b.n	8004842 <__aeabi_fdiv+0xfe>
 8004760:	2fff      	cmp	r7, #255	; 0xff
 8004762:	d100      	bne.n	8004766 <__aeabi_fdiv+0x22>
 8004764:	e075      	b.n	8004852 <__aeabi_fdiv+0x10e>
 8004766:	00eb      	lsls	r3, r5, #3
 8004768:	2580      	movs	r5, #128	; 0x80
 800476a:	04ed      	lsls	r5, r5, #19
 800476c:	431d      	orrs	r5, r3
 800476e:	2300      	movs	r3, #0
 8004770:	4699      	mov	r9, r3
 8004772:	469a      	mov	sl, r3
 8004774:	3f7f      	subs	r7, #127	; 0x7f
 8004776:	0260      	lsls	r0, r4, #9
 8004778:	0a43      	lsrs	r3, r0, #9
 800477a:	4698      	mov	r8, r3
 800477c:	0063      	lsls	r3, r4, #1
 800477e:	0e1b      	lsrs	r3, r3, #24
 8004780:	0fe4      	lsrs	r4, r4, #31
 8004782:	2b00      	cmp	r3, #0
 8004784:	d04e      	beq.n	8004824 <__aeabi_fdiv+0xe0>
 8004786:	2bff      	cmp	r3, #255	; 0xff
 8004788:	d046      	beq.n	8004818 <__aeabi_fdiv+0xd4>
 800478a:	4642      	mov	r2, r8
 800478c:	00d0      	lsls	r0, r2, #3
 800478e:	2280      	movs	r2, #128	; 0x80
 8004790:	04d2      	lsls	r2, r2, #19
 8004792:	4302      	orrs	r2, r0
 8004794:	4690      	mov	r8, r2
 8004796:	2200      	movs	r2, #0
 8004798:	3b7f      	subs	r3, #127	; 0x7f
 800479a:	0031      	movs	r1, r6
 800479c:	1aff      	subs	r7, r7, r3
 800479e:	464b      	mov	r3, r9
 80047a0:	4061      	eors	r1, r4
 80047a2:	b2c9      	uxtb	r1, r1
 80047a4:	4313      	orrs	r3, r2
 80047a6:	2b0f      	cmp	r3, #15
 80047a8:	d900      	bls.n	80047ac <__aeabi_fdiv+0x68>
 80047aa:	e0b5      	b.n	8004918 <__aeabi_fdiv+0x1d4>
 80047ac:	486e      	ldr	r0, [pc, #440]	; (8004968 <__aeabi_fdiv+0x224>)
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	58c3      	ldr	r3, [r0, r3]
 80047b2:	469f      	mov	pc, r3
 80047b4:	2300      	movs	r3, #0
 80047b6:	4698      	mov	r8, r3
 80047b8:	0026      	movs	r6, r4
 80047ba:	4645      	mov	r5, r8
 80047bc:	4692      	mov	sl, r2
 80047be:	4653      	mov	r3, sl
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d100      	bne.n	80047c6 <__aeabi_fdiv+0x82>
 80047c4:	e089      	b.n	80048da <__aeabi_fdiv+0x196>
 80047c6:	2b03      	cmp	r3, #3
 80047c8:	d100      	bne.n	80047cc <__aeabi_fdiv+0x88>
 80047ca:	e09e      	b.n	800490a <__aeabi_fdiv+0x1c6>
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d018      	beq.n	8004802 <__aeabi_fdiv+0xbe>
 80047d0:	003b      	movs	r3, r7
 80047d2:	337f      	adds	r3, #127	; 0x7f
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	dd69      	ble.n	80048ac <__aeabi_fdiv+0x168>
 80047d8:	076a      	lsls	r2, r5, #29
 80047da:	d004      	beq.n	80047e6 <__aeabi_fdiv+0xa2>
 80047dc:	220f      	movs	r2, #15
 80047de:	402a      	ands	r2, r5
 80047e0:	2a04      	cmp	r2, #4
 80047e2:	d000      	beq.n	80047e6 <__aeabi_fdiv+0xa2>
 80047e4:	3504      	adds	r5, #4
 80047e6:	012a      	lsls	r2, r5, #4
 80047e8:	d503      	bpl.n	80047f2 <__aeabi_fdiv+0xae>
 80047ea:	4b60      	ldr	r3, [pc, #384]	; (800496c <__aeabi_fdiv+0x228>)
 80047ec:	401d      	ands	r5, r3
 80047ee:	003b      	movs	r3, r7
 80047f0:	3380      	adds	r3, #128	; 0x80
 80047f2:	2bfe      	cmp	r3, #254	; 0xfe
 80047f4:	dd00      	ble.n	80047f8 <__aeabi_fdiv+0xb4>
 80047f6:	e070      	b.n	80048da <__aeabi_fdiv+0x196>
 80047f8:	01ad      	lsls	r5, r5, #6
 80047fa:	0a6d      	lsrs	r5, r5, #9
 80047fc:	b2d8      	uxtb	r0, r3
 80047fe:	e002      	b.n	8004806 <__aeabi_fdiv+0xc2>
 8004800:	000e      	movs	r6, r1
 8004802:	2000      	movs	r0, #0
 8004804:	2500      	movs	r5, #0
 8004806:	05c0      	lsls	r0, r0, #23
 8004808:	4328      	orrs	r0, r5
 800480a:	07f6      	lsls	r6, r6, #31
 800480c:	4330      	orrs	r0, r6
 800480e:	bce0      	pop	{r5, r6, r7}
 8004810:	46ba      	mov	sl, r7
 8004812:	46b1      	mov	r9, r6
 8004814:	46a8      	mov	r8, r5
 8004816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004818:	4643      	mov	r3, r8
 800481a:	2b00      	cmp	r3, #0
 800481c:	d13f      	bne.n	800489e <__aeabi_fdiv+0x15a>
 800481e:	2202      	movs	r2, #2
 8004820:	3fff      	subs	r7, #255	; 0xff
 8004822:	e003      	b.n	800482c <__aeabi_fdiv+0xe8>
 8004824:	4643      	mov	r3, r8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d12d      	bne.n	8004886 <__aeabi_fdiv+0x142>
 800482a:	2201      	movs	r2, #1
 800482c:	0031      	movs	r1, r6
 800482e:	464b      	mov	r3, r9
 8004830:	4061      	eors	r1, r4
 8004832:	b2c9      	uxtb	r1, r1
 8004834:	4313      	orrs	r3, r2
 8004836:	2b0f      	cmp	r3, #15
 8004838:	d834      	bhi.n	80048a4 <__aeabi_fdiv+0x160>
 800483a:	484d      	ldr	r0, [pc, #308]	; (8004970 <__aeabi_fdiv+0x22c>)
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	58c3      	ldr	r3, [r0, r3]
 8004840:	469f      	mov	pc, r3
 8004842:	2d00      	cmp	r5, #0
 8004844:	d113      	bne.n	800486e <__aeabi_fdiv+0x12a>
 8004846:	2304      	movs	r3, #4
 8004848:	4699      	mov	r9, r3
 800484a:	3b03      	subs	r3, #3
 800484c:	2700      	movs	r7, #0
 800484e:	469a      	mov	sl, r3
 8004850:	e791      	b.n	8004776 <__aeabi_fdiv+0x32>
 8004852:	2d00      	cmp	r5, #0
 8004854:	d105      	bne.n	8004862 <__aeabi_fdiv+0x11e>
 8004856:	2308      	movs	r3, #8
 8004858:	4699      	mov	r9, r3
 800485a:	3b06      	subs	r3, #6
 800485c:	27ff      	movs	r7, #255	; 0xff
 800485e:	469a      	mov	sl, r3
 8004860:	e789      	b.n	8004776 <__aeabi_fdiv+0x32>
 8004862:	230c      	movs	r3, #12
 8004864:	4699      	mov	r9, r3
 8004866:	3b09      	subs	r3, #9
 8004868:	27ff      	movs	r7, #255	; 0xff
 800486a:	469a      	mov	sl, r3
 800486c:	e783      	b.n	8004776 <__aeabi_fdiv+0x32>
 800486e:	0028      	movs	r0, r5
 8004870:	f002 fb3c 	bl	8006eec <__clzsi2>
 8004874:	2776      	movs	r7, #118	; 0x76
 8004876:	1f43      	subs	r3, r0, #5
 8004878:	409d      	lsls	r5, r3
 800487a:	2300      	movs	r3, #0
 800487c:	427f      	negs	r7, r7
 800487e:	4699      	mov	r9, r3
 8004880:	469a      	mov	sl, r3
 8004882:	1a3f      	subs	r7, r7, r0
 8004884:	e777      	b.n	8004776 <__aeabi_fdiv+0x32>
 8004886:	4640      	mov	r0, r8
 8004888:	f002 fb30 	bl	8006eec <__clzsi2>
 800488c:	4642      	mov	r2, r8
 800488e:	1f43      	subs	r3, r0, #5
 8004890:	409a      	lsls	r2, r3
 8004892:	2376      	movs	r3, #118	; 0x76
 8004894:	425b      	negs	r3, r3
 8004896:	4690      	mov	r8, r2
 8004898:	1a1b      	subs	r3, r3, r0
 800489a:	2200      	movs	r2, #0
 800489c:	e77d      	b.n	800479a <__aeabi_fdiv+0x56>
 800489e:	23ff      	movs	r3, #255	; 0xff
 80048a0:	2203      	movs	r2, #3
 80048a2:	e77a      	b.n	800479a <__aeabi_fdiv+0x56>
 80048a4:	000e      	movs	r6, r1
 80048a6:	20ff      	movs	r0, #255	; 0xff
 80048a8:	2500      	movs	r5, #0
 80048aa:	e7ac      	b.n	8004806 <__aeabi_fdiv+0xc2>
 80048ac:	2001      	movs	r0, #1
 80048ae:	1ac0      	subs	r0, r0, r3
 80048b0:	281b      	cmp	r0, #27
 80048b2:	dca6      	bgt.n	8004802 <__aeabi_fdiv+0xbe>
 80048b4:	379e      	adds	r7, #158	; 0x9e
 80048b6:	002a      	movs	r2, r5
 80048b8:	40bd      	lsls	r5, r7
 80048ba:	40c2      	lsrs	r2, r0
 80048bc:	1e6b      	subs	r3, r5, #1
 80048be:	419d      	sbcs	r5, r3
 80048c0:	4315      	orrs	r5, r2
 80048c2:	076b      	lsls	r3, r5, #29
 80048c4:	d004      	beq.n	80048d0 <__aeabi_fdiv+0x18c>
 80048c6:	230f      	movs	r3, #15
 80048c8:	402b      	ands	r3, r5
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	d000      	beq.n	80048d0 <__aeabi_fdiv+0x18c>
 80048ce:	3504      	adds	r5, #4
 80048d0:	016b      	lsls	r3, r5, #5
 80048d2:	d544      	bpl.n	800495e <__aeabi_fdiv+0x21a>
 80048d4:	2001      	movs	r0, #1
 80048d6:	2500      	movs	r5, #0
 80048d8:	e795      	b.n	8004806 <__aeabi_fdiv+0xc2>
 80048da:	20ff      	movs	r0, #255	; 0xff
 80048dc:	2500      	movs	r5, #0
 80048de:	e792      	b.n	8004806 <__aeabi_fdiv+0xc2>
 80048e0:	2580      	movs	r5, #128	; 0x80
 80048e2:	2600      	movs	r6, #0
 80048e4:	20ff      	movs	r0, #255	; 0xff
 80048e6:	03ed      	lsls	r5, r5, #15
 80048e8:	e78d      	b.n	8004806 <__aeabi_fdiv+0xc2>
 80048ea:	2300      	movs	r3, #0
 80048ec:	4698      	mov	r8, r3
 80048ee:	2080      	movs	r0, #128	; 0x80
 80048f0:	03c0      	lsls	r0, r0, #15
 80048f2:	4205      	tst	r5, r0
 80048f4:	d009      	beq.n	800490a <__aeabi_fdiv+0x1c6>
 80048f6:	4643      	mov	r3, r8
 80048f8:	4203      	tst	r3, r0
 80048fa:	d106      	bne.n	800490a <__aeabi_fdiv+0x1c6>
 80048fc:	4645      	mov	r5, r8
 80048fe:	4305      	orrs	r5, r0
 8004900:	026d      	lsls	r5, r5, #9
 8004902:	0026      	movs	r6, r4
 8004904:	20ff      	movs	r0, #255	; 0xff
 8004906:	0a6d      	lsrs	r5, r5, #9
 8004908:	e77d      	b.n	8004806 <__aeabi_fdiv+0xc2>
 800490a:	2080      	movs	r0, #128	; 0x80
 800490c:	03c0      	lsls	r0, r0, #15
 800490e:	4305      	orrs	r5, r0
 8004910:	026d      	lsls	r5, r5, #9
 8004912:	20ff      	movs	r0, #255	; 0xff
 8004914:	0a6d      	lsrs	r5, r5, #9
 8004916:	e776      	b.n	8004806 <__aeabi_fdiv+0xc2>
 8004918:	4642      	mov	r2, r8
 800491a:	016b      	lsls	r3, r5, #5
 800491c:	0150      	lsls	r0, r2, #5
 800491e:	4283      	cmp	r3, r0
 8004920:	d219      	bcs.n	8004956 <__aeabi_fdiv+0x212>
 8004922:	221b      	movs	r2, #27
 8004924:	2500      	movs	r5, #0
 8004926:	3f01      	subs	r7, #1
 8004928:	2601      	movs	r6, #1
 800492a:	001c      	movs	r4, r3
 800492c:	006d      	lsls	r5, r5, #1
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	2c00      	cmp	r4, #0
 8004932:	db01      	blt.n	8004938 <__aeabi_fdiv+0x1f4>
 8004934:	4298      	cmp	r0, r3
 8004936:	d801      	bhi.n	800493c <__aeabi_fdiv+0x1f8>
 8004938:	1a1b      	subs	r3, r3, r0
 800493a:	4335      	orrs	r5, r6
 800493c:	3a01      	subs	r2, #1
 800493e:	2a00      	cmp	r2, #0
 8004940:	d1f3      	bne.n	800492a <__aeabi_fdiv+0x1e6>
 8004942:	1e5a      	subs	r2, r3, #1
 8004944:	4193      	sbcs	r3, r2
 8004946:	431d      	orrs	r5, r3
 8004948:	003b      	movs	r3, r7
 800494a:	337f      	adds	r3, #127	; 0x7f
 800494c:	000e      	movs	r6, r1
 800494e:	2b00      	cmp	r3, #0
 8004950:	dd00      	ble.n	8004954 <__aeabi_fdiv+0x210>
 8004952:	e741      	b.n	80047d8 <__aeabi_fdiv+0x94>
 8004954:	e7aa      	b.n	80048ac <__aeabi_fdiv+0x168>
 8004956:	221a      	movs	r2, #26
 8004958:	2501      	movs	r5, #1
 800495a:	1a1b      	subs	r3, r3, r0
 800495c:	e7e4      	b.n	8004928 <__aeabi_fdiv+0x1e4>
 800495e:	01ad      	lsls	r5, r5, #6
 8004960:	2000      	movs	r0, #0
 8004962:	0a6d      	lsrs	r5, r5, #9
 8004964:	e74f      	b.n	8004806 <__aeabi_fdiv+0xc2>
 8004966:	46c0      	nop			; (mov r8, r8)
 8004968:	08012840 	.word	0x08012840
 800496c:	f7ffffff 	.word	0xf7ffffff
 8004970:	08012880 	.word	0x08012880

08004974 <__eqsf2>:
 8004974:	b570      	push	{r4, r5, r6, lr}
 8004976:	0042      	lsls	r2, r0, #1
 8004978:	0245      	lsls	r5, r0, #9
 800497a:	024e      	lsls	r6, r1, #9
 800497c:	004c      	lsls	r4, r1, #1
 800497e:	0fc3      	lsrs	r3, r0, #31
 8004980:	0a6d      	lsrs	r5, r5, #9
 8004982:	2001      	movs	r0, #1
 8004984:	0e12      	lsrs	r2, r2, #24
 8004986:	0a76      	lsrs	r6, r6, #9
 8004988:	0e24      	lsrs	r4, r4, #24
 800498a:	0fc9      	lsrs	r1, r1, #31
 800498c:	2aff      	cmp	r2, #255	; 0xff
 800498e:	d006      	beq.n	800499e <__eqsf2+0x2a>
 8004990:	2cff      	cmp	r4, #255	; 0xff
 8004992:	d003      	beq.n	800499c <__eqsf2+0x28>
 8004994:	42a2      	cmp	r2, r4
 8004996:	d101      	bne.n	800499c <__eqsf2+0x28>
 8004998:	42b5      	cmp	r5, r6
 800499a:	d006      	beq.n	80049aa <__eqsf2+0x36>
 800499c:	bd70      	pop	{r4, r5, r6, pc}
 800499e:	2d00      	cmp	r5, #0
 80049a0:	d1fc      	bne.n	800499c <__eqsf2+0x28>
 80049a2:	2cff      	cmp	r4, #255	; 0xff
 80049a4:	d1fa      	bne.n	800499c <__eqsf2+0x28>
 80049a6:	2e00      	cmp	r6, #0
 80049a8:	d1f8      	bne.n	800499c <__eqsf2+0x28>
 80049aa:	428b      	cmp	r3, r1
 80049ac:	d006      	beq.n	80049bc <__eqsf2+0x48>
 80049ae:	2001      	movs	r0, #1
 80049b0:	2a00      	cmp	r2, #0
 80049b2:	d1f3      	bne.n	800499c <__eqsf2+0x28>
 80049b4:	0028      	movs	r0, r5
 80049b6:	1e43      	subs	r3, r0, #1
 80049b8:	4198      	sbcs	r0, r3
 80049ba:	e7ef      	b.n	800499c <__eqsf2+0x28>
 80049bc:	2000      	movs	r0, #0
 80049be:	e7ed      	b.n	800499c <__eqsf2+0x28>

080049c0 <__gesf2>:
 80049c0:	b570      	push	{r4, r5, r6, lr}
 80049c2:	0042      	lsls	r2, r0, #1
 80049c4:	0245      	lsls	r5, r0, #9
 80049c6:	024e      	lsls	r6, r1, #9
 80049c8:	004c      	lsls	r4, r1, #1
 80049ca:	0fc3      	lsrs	r3, r0, #31
 80049cc:	0a6d      	lsrs	r5, r5, #9
 80049ce:	0e12      	lsrs	r2, r2, #24
 80049d0:	0a76      	lsrs	r6, r6, #9
 80049d2:	0e24      	lsrs	r4, r4, #24
 80049d4:	0fc8      	lsrs	r0, r1, #31
 80049d6:	2aff      	cmp	r2, #255	; 0xff
 80049d8:	d01b      	beq.n	8004a12 <__gesf2+0x52>
 80049da:	2cff      	cmp	r4, #255	; 0xff
 80049dc:	d00e      	beq.n	80049fc <__gesf2+0x3c>
 80049de:	2a00      	cmp	r2, #0
 80049e0:	d11b      	bne.n	8004a1a <__gesf2+0x5a>
 80049e2:	2c00      	cmp	r4, #0
 80049e4:	d101      	bne.n	80049ea <__gesf2+0x2a>
 80049e6:	2e00      	cmp	r6, #0
 80049e8:	d01c      	beq.n	8004a24 <__gesf2+0x64>
 80049ea:	2d00      	cmp	r5, #0
 80049ec:	d00c      	beq.n	8004a08 <__gesf2+0x48>
 80049ee:	4283      	cmp	r3, r0
 80049f0:	d01c      	beq.n	8004a2c <__gesf2+0x6c>
 80049f2:	2102      	movs	r1, #2
 80049f4:	1e58      	subs	r0, r3, #1
 80049f6:	4008      	ands	r0, r1
 80049f8:	3801      	subs	r0, #1
 80049fa:	bd70      	pop	{r4, r5, r6, pc}
 80049fc:	2e00      	cmp	r6, #0
 80049fe:	d122      	bne.n	8004a46 <__gesf2+0x86>
 8004a00:	2a00      	cmp	r2, #0
 8004a02:	d1f4      	bne.n	80049ee <__gesf2+0x2e>
 8004a04:	2d00      	cmp	r5, #0
 8004a06:	d1f2      	bne.n	80049ee <__gesf2+0x2e>
 8004a08:	2800      	cmp	r0, #0
 8004a0a:	d1f6      	bne.n	80049fa <__gesf2+0x3a>
 8004a0c:	2001      	movs	r0, #1
 8004a0e:	4240      	negs	r0, r0
 8004a10:	e7f3      	b.n	80049fa <__gesf2+0x3a>
 8004a12:	2d00      	cmp	r5, #0
 8004a14:	d117      	bne.n	8004a46 <__gesf2+0x86>
 8004a16:	2cff      	cmp	r4, #255	; 0xff
 8004a18:	d0f0      	beq.n	80049fc <__gesf2+0x3c>
 8004a1a:	2c00      	cmp	r4, #0
 8004a1c:	d1e7      	bne.n	80049ee <__gesf2+0x2e>
 8004a1e:	2e00      	cmp	r6, #0
 8004a20:	d1e5      	bne.n	80049ee <__gesf2+0x2e>
 8004a22:	e7e6      	b.n	80049f2 <__gesf2+0x32>
 8004a24:	2000      	movs	r0, #0
 8004a26:	2d00      	cmp	r5, #0
 8004a28:	d0e7      	beq.n	80049fa <__gesf2+0x3a>
 8004a2a:	e7e2      	b.n	80049f2 <__gesf2+0x32>
 8004a2c:	42a2      	cmp	r2, r4
 8004a2e:	dc05      	bgt.n	8004a3c <__gesf2+0x7c>
 8004a30:	dbea      	blt.n	8004a08 <__gesf2+0x48>
 8004a32:	42b5      	cmp	r5, r6
 8004a34:	d802      	bhi.n	8004a3c <__gesf2+0x7c>
 8004a36:	d3e7      	bcc.n	8004a08 <__gesf2+0x48>
 8004a38:	2000      	movs	r0, #0
 8004a3a:	e7de      	b.n	80049fa <__gesf2+0x3a>
 8004a3c:	4243      	negs	r3, r0
 8004a3e:	4158      	adcs	r0, r3
 8004a40:	0040      	lsls	r0, r0, #1
 8004a42:	3801      	subs	r0, #1
 8004a44:	e7d9      	b.n	80049fa <__gesf2+0x3a>
 8004a46:	2002      	movs	r0, #2
 8004a48:	4240      	negs	r0, r0
 8004a4a:	e7d6      	b.n	80049fa <__gesf2+0x3a>

08004a4c <__lesf2>:
 8004a4c:	b570      	push	{r4, r5, r6, lr}
 8004a4e:	0042      	lsls	r2, r0, #1
 8004a50:	0245      	lsls	r5, r0, #9
 8004a52:	024e      	lsls	r6, r1, #9
 8004a54:	004c      	lsls	r4, r1, #1
 8004a56:	0fc3      	lsrs	r3, r0, #31
 8004a58:	0a6d      	lsrs	r5, r5, #9
 8004a5a:	0e12      	lsrs	r2, r2, #24
 8004a5c:	0a76      	lsrs	r6, r6, #9
 8004a5e:	0e24      	lsrs	r4, r4, #24
 8004a60:	0fc8      	lsrs	r0, r1, #31
 8004a62:	2aff      	cmp	r2, #255	; 0xff
 8004a64:	d00b      	beq.n	8004a7e <__lesf2+0x32>
 8004a66:	2cff      	cmp	r4, #255	; 0xff
 8004a68:	d00d      	beq.n	8004a86 <__lesf2+0x3a>
 8004a6a:	2a00      	cmp	r2, #0
 8004a6c:	d11f      	bne.n	8004aae <__lesf2+0x62>
 8004a6e:	2c00      	cmp	r4, #0
 8004a70:	d116      	bne.n	8004aa0 <__lesf2+0x54>
 8004a72:	2e00      	cmp	r6, #0
 8004a74:	d114      	bne.n	8004aa0 <__lesf2+0x54>
 8004a76:	2000      	movs	r0, #0
 8004a78:	2d00      	cmp	r5, #0
 8004a7a:	d010      	beq.n	8004a9e <__lesf2+0x52>
 8004a7c:	e009      	b.n	8004a92 <__lesf2+0x46>
 8004a7e:	2d00      	cmp	r5, #0
 8004a80:	d10c      	bne.n	8004a9c <__lesf2+0x50>
 8004a82:	2cff      	cmp	r4, #255	; 0xff
 8004a84:	d113      	bne.n	8004aae <__lesf2+0x62>
 8004a86:	2e00      	cmp	r6, #0
 8004a88:	d108      	bne.n	8004a9c <__lesf2+0x50>
 8004a8a:	2a00      	cmp	r2, #0
 8004a8c:	d008      	beq.n	8004aa0 <__lesf2+0x54>
 8004a8e:	4283      	cmp	r3, r0
 8004a90:	d012      	beq.n	8004ab8 <__lesf2+0x6c>
 8004a92:	2102      	movs	r1, #2
 8004a94:	1e58      	subs	r0, r3, #1
 8004a96:	4008      	ands	r0, r1
 8004a98:	3801      	subs	r0, #1
 8004a9a:	e000      	b.n	8004a9e <__lesf2+0x52>
 8004a9c:	2002      	movs	r0, #2
 8004a9e:	bd70      	pop	{r4, r5, r6, pc}
 8004aa0:	2d00      	cmp	r5, #0
 8004aa2:	d1f4      	bne.n	8004a8e <__lesf2+0x42>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	d1fa      	bne.n	8004a9e <__lesf2+0x52>
 8004aa8:	2001      	movs	r0, #1
 8004aaa:	4240      	negs	r0, r0
 8004aac:	e7f7      	b.n	8004a9e <__lesf2+0x52>
 8004aae:	2c00      	cmp	r4, #0
 8004ab0:	d1ed      	bne.n	8004a8e <__lesf2+0x42>
 8004ab2:	2e00      	cmp	r6, #0
 8004ab4:	d1eb      	bne.n	8004a8e <__lesf2+0x42>
 8004ab6:	e7ec      	b.n	8004a92 <__lesf2+0x46>
 8004ab8:	42a2      	cmp	r2, r4
 8004aba:	dc05      	bgt.n	8004ac8 <__lesf2+0x7c>
 8004abc:	dbf2      	blt.n	8004aa4 <__lesf2+0x58>
 8004abe:	42b5      	cmp	r5, r6
 8004ac0:	d802      	bhi.n	8004ac8 <__lesf2+0x7c>
 8004ac2:	d3ef      	bcc.n	8004aa4 <__lesf2+0x58>
 8004ac4:	2000      	movs	r0, #0
 8004ac6:	e7ea      	b.n	8004a9e <__lesf2+0x52>
 8004ac8:	4243      	negs	r3, r0
 8004aca:	4158      	adcs	r0, r3
 8004acc:	0040      	lsls	r0, r0, #1
 8004ace:	3801      	subs	r0, #1
 8004ad0:	e7e5      	b.n	8004a9e <__lesf2+0x52>
 8004ad2:	46c0      	nop			; (mov r8, r8)

08004ad4 <__aeabi_fmul>:
 8004ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ad6:	464f      	mov	r7, r9
 8004ad8:	4646      	mov	r6, r8
 8004ada:	46d6      	mov	lr, sl
 8004adc:	0244      	lsls	r4, r0, #9
 8004ade:	0045      	lsls	r5, r0, #1
 8004ae0:	b5c0      	push	{r6, r7, lr}
 8004ae2:	0a64      	lsrs	r4, r4, #9
 8004ae4:	1c0f      	adds	r7, r1, #0
 8004ae6:	0e2d      	lsrs	r5, r5, #24
 8004ae8:	0fc6      	lsrs	r6, r0, #31
 8004aea:	2d00      	cmp	r5, #0
 8004aec:	d100      	bne.n	8004af0 <__aeabi_fmul+0x1c>
 8004aee:	e08d      	b.n	8004c0c <__aeabi_fmul+0x138>
 8004af0:	2dff      	cmp	r5, #255	; 0xff
 8004af2:	d100      	bne.n	8004af6 <__aeabi_fmul+0x22>
 8004af4:	e092      	b.n	8004c1c <__aeabi_fmul+0x148>
 8004af6:	2300      	movs	r3, #0
 8004af8:	2080      	movs	r0, #128	; 0x80
 8004afa:	4699      	mov	r9, r3
 8004afc:	469a      	mov	sl, r3
 8004afe:	00e4      	lsls	r4, r4, #3
 8004b00:	04c0      	lsls	r0, r0, #19
 8004b02:	4304      	orrs	r4, r0
 8004b04:	3d7f      	subs	r5, #127	; 0x7f
 8004b06:	0278      	lsls	r0, r7, #9
 8004b08:	0a43      	lsrs	r3, r0, #9
 8004b0a:	4698      	mov	r8, r3
 8004b0c:	007b      	lsls	r3, r7, #1
 8004b0e:	0e1b      	lsrs	r3, r3, #24
 8004b10:	0fff      	lsrs	r7, r7, #31
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d100      	bne.n	8004b18 <__aeabi_fmul+0x44>
 8004b16:	e070      	b.n	8004bfa <__aeabi_fmul+0x126>
 8004b18:	2bff      	cmp	r3, #255	; 0xff
 8004b1a:	d100      	bne.n	8004b1e <__aeabi_fmul+0x4a>
 8004b1c:	e086      	b.n	8004c2c <__aeabi_fmul+0x158>
 8004b1e:	4642      	mov	r2, r8
 8004b20:	00d0      	lsls	r0, r2, #3
 8004b22:	2280      	movs	r2, #128	; 0x80
 8004b24:	3b7f      	subs	r3, #127	; 0x7f
 8004b26:	18ed      	adds	r5, r5, r3
 8004b28:	2300      	movs	r3, #0
 8004b2a:	04d2      	lsls	r2, r2, #19
 8004b2c:	4302      	orrs	r2, r0
 8004b2e:	4690      	mov	r8, r2
 8004b30:	469c      	mov	ip, r3
 8004b32:	0031      	movs	r1, r6
 8004b34:	464b      	mov	r3, r9
 8004b36:	4079      	eors	r1, r7
 8004b38:	1c68      	adds	r0, r5, #1
 8004b3a:	2b0f      	cmp	r3, #15
 8004b3c:	d81c      	bhi.n	8004b78 <__aeabi_fmul+0xa4>
 8004b3e:	4a76      	ldr	r2, [pc, #472]	; (8004d18 <__aeabi_fmul+0x244>)
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	58d3      	ldr	r3, [r2, r3]
 8004b44:	469f      	mov	pc, r3
 8004b46:	0039      	movs	r1, r7
 8004b48:	4644      	mov	r4, r8
 8004b4a:	46e2      	mov	sl, ip
 8004b4c:	4653      	mov	r3, sl
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d00f      	beq.n	8004b72 <__aeabi_fmul+0x9e>
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d100      	bne.n	8004b58 <__aeabi_fmul+0x84>
 8004b56:	e0d7      	b.n	8004d08 <__aeabi_fmul+0x234>
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d137      	bne.n	8004bcc <__aeabi_fmul+0xf8>
 8004b5c:	2000      	movs	r0, #0
 8004b5e:	2400      	movs	r4, #0
 8004b60:	05c0      	lsls	r0, r0, #23
 8004b62:	4320      	orrs	r0, r4
 8004b64:	07c9      	lsls	r1, r1, #31
 8004b66:	4308      	orrs	r0, r1
 8004b68:	bce0      	pop	{r5, r6, r7}
 8004b6a:	46ba      	mov	sl, r7
 8004b6c:	46b1      	mov	r9, r6
 8004b6e:	46a8      	mov	r8, r5
 8004b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b72:	20ff      	movs	r0, #255	; 0xff
 8004b74:	2400      	movs	r4, #0
 8004b76:	e7f3      	b.n	8004b60 <__aeabi_fmul+0x8c>
 8004b78:	0c26      	lsrs	r6, r4, #16
 8004b7a:	0424      	lsls	r4, r4, #16
 8004b7c:	0c22      	lsrs	r2, r4, #16
 8004b7e:	4644      	mov	r4, r8
 8004b80:	0424      	lsls	r4, r4, #16
 8004b82:	0c24      	lsrs	r4, r4, #16
 8004b84:	4643      	mov	r3, r8
 8004b86:	0027      	movs	r7, r4
 8004b88:	0c1b      	lsrs	r3, r3, #16
 8004b8a:	4357      	muls	r7, r2
 8004b8c:	4374      	muls	r4, r6
 8004b8e:	435a      	muls	r2, r3
 8004b90:	435e      	muls	r6, r3
 8004b92:	1912      	adds	r2, r2, r4
 8004b94:	0c3b      	lsrs	r3, r7, #16
 8004b96:	189b      	adds	r3, r3, r2
 8004b98:	429c      	cmp	r4, r3
 8004b9a:	d903      	bls.n	8004ba4 <__aeabi_fmul+0xd0>
 8004b9c:	2280      	movs	r2, #128	; 0x80
 8004b9e:	0252      	lsls	r2, r2, #9
 8004ba0:	4694      	mov	ip, r2
 8004ba2:	4466      	add	r6, ip
 8004ba4:	043f      	lsls	r7, r7, #16
 8004ba6:	041a      	lsls	r2, r3, #16
 8004ba8:	0c3f      	lsrs	r7, r7, #16
 8004baa:	19d2      	adds	r2, r2, r7
 8004bac:	0194      	lsls	r4, r2, #6
 8004bae:	1e67      	subs	r7, r4, #1
 8004bb0:	41bc      	sbcs	r4, r7
 8004bb2:	0c1b      	lsrs	r3, r3, #16
 8004bb4:	0e92      	lsrs	r2, r2, #26
 8004bb6:	199b      	adds	r3, r3, r6
 8004bb8:	4314      	orrs	r4, r2
 8004bba:	019b      	lsls	r3, r3, #6
 8004bbc:	431c      	orrs	r4, r3
 8004bbe:	011b      	lsls	r3, r3, #4
 8004bc0:	d400      	bmi.n	8004bc4 <__aeabi_fmul+0xf0>
 8004bc2:	e09b      	b.n	8004cfc <__aeabi_fmul+0x228>
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	0862      	lsrs	r2, r4, #1
 8004bc8:	401c      	ands	r4, r3
 8004bca:	4314      	orrs	r4, r2
 8004bcc:	0002      	movs	r2, r0
 8004bce:	327f      	adds	r2, #127	; 0x7f
 8004bd0:	2a00      	cmp	r2, #0
 8004bd2:	dd64      	ble.n	8004c9e <__aeabi_fmul+0x1ca>
 8004bd4:	0763      	lsls	r3, r4, #29
 8004bd6:	d004      	beq.n	8004be2 <__aeabi_fmul+0x10e>
 8004bd8:	230f      	movs	r3, #15
 8004bda:	4023      	ands	r3, r4
 8004bdc:	2b04      	cmp	r3, #4
 8004bde:	d000      	beq.n	8004be2 <__aeabi_fmul+0x10e>
 8004be0:	3404      	adds	r4, #4
 8004be2:	0123      	lsls	r3, r4, #4
 8004be4:	d503      	bpl.n	8004bee <__aeabi_fmul+0x11a>
 8004be6:	0002      	movs	r2, r0
 8004be8:	4b4c      	ldr	r3, [pc, #304]	; (8004d1c <__aeabi_fmul+0x248>)
 8004bea:	3280      	adds	r2, #128	; 0x80
 8004bec:	401c      	ands	r4, r3
 8004bee:	2afe      	cmp	r2, #254	; 0xfe
 8004bf0:	dcbf      	bgt.n	8004b72 <__aeabi_fmul+0x9e>
 8004bf2:	01a4      	lsls	r4, r4, #6
 8004bf4:	0a64      	lsrs	r4, r4, #9
 8004bf6:	b2d0      	uxtb	r0, r2
 8004bf8:	e7b2      	b.n	8004b60 <__aeabi_fmul+0x8c>
 8004bfa:	4643      	mov	r3, r8
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d13d      	bne.n	8004c7c <__aeabi_fmul+0x1a8>
 8004c00:	464a      	mov	r2, r9
 8004c02:	3301      	adds	r3, #1
 8004c04:	431a      	orrs	r2, r3
 8004c06:	4691      	mov	r9, r2
 8004c08:	469c      	mov	ip, r3
 8004c0a:	e792      	b.n	8004b32 <__aeabi_fmul+0x5e>
 8004c0c:	2c00      	cmp	r4, #0
 8004c0e:	d129      	bne.n	8004c64 <__aeabi_fmul+0x190>
 8004c10:	2304      	movs	r3, #4
 8004c12:	4699      	mov	r9, r3
 8004c14:	3b03      	subs	r3, #3
 8004c16:	2500      	movs	r5, #0
 8004c18:	469a      	mov	sl, r3
 8004c1a:	e774      	b.n	8004b06 <__aeabi_fmul+0x32>
 8004c1c:	2c00      	cmp	r4, #0
 8004c1e:	d11b      	bne.n	8004c58 <__aeabi_fmul+0x184>
 8004c20:	2308      	movs	r3, #8
 8004c22:	4699      	mov	r9, r3
 8004c24:	3b06      	subs	r3, #6
 8004c26:	25ff      	movs	r5, #255	; 0xff
 8004c28:	469a      	mov	sl, r3
 8004c2a:	e76c      	b.n	8004b06 <__aeabi_fmul+0x32>
 8004c2c:	4643      	mov	r3, r8
 8004c2e:	35ff      	adds	r5, #255	; 0xff
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10b      	bne.n	8004c4c <__aeabi_fmul+0x178>
 8004c34:	2302      	movs	r3, #2
 8004c36:	464a      	mov	r2, r9
 8004c38:	431a      	orrs	r2, r3
 8004c3a:	4691      	mov	r9, r2
 8004c3c:	469c      	mov	ip, r3
 8004c3e:	e778      	b.n	8004b32 <__aeabi_fmul+0x5e>
 8004c40:	4653      	mov	r3, sl
 8004c42:	0031      	movs	r1, r6
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d000      	beq.n	8004c4a <__aeabi_fmul+0x176>
 8004c48:	e783      	b.n	8004b52 <__aeabi_fmul+0x7e>
 8004c4a:	e792      	b.n	8004b72 <__aeabi_fmul+0x9e>
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	464a      	mov	r2, r9
 8004c50:	431a      	orrs	r2, r3
 8004c52:	4691      	mov	r9, r2
 8004c54:	469c      	mov	ip, r3
 8004c56:	e76c      	b.n	8004b32 <__aeabi_fmul+0x5e>
 8004c58:	230c      	movs	r3, #12
 8004c5a:	4699      	mov	r9, r3
 8004c5c:	3b09      	subs	r3, #9
 8004c5e:	25ff      	movs	r5, #255	; 0xff
 8004c60:	469a      	mov	sl, r3
 8004c62:	e750      	b.n	8004b06 <__aeabi_fmul+0x32>
 8004c64:	0020      	movs	r0, r4
 8004c66:	f002 f941 	bl	8006eec <__clzsi2>
 8004c6a:	2576      	movs	r5, #118	; 0x76
 8004c6c:	1f43      	subs	r3, r0, #5
 8004c6e:	409c      	lsls	r4, r3
 8004c70:	2300      	movs	r3, #0
 8004c72:	426d      	negs	r5, r5
 8004c74:	4699      	mov	r9, r3
 8004c76:	469a      	mov	sl, r3
 8004c78:	1a2d      	subs	r5, r5, r0
 8004c7a:	e744      	b.n	8004b06 <__aeabi_fmul+0x32>
 8004c7c:	4640      	mov	r0, r8
 8004c7e:	f002 f935 	bl	8006eec <__clzsi2>
 8004c82:	4642      	mov	r2, r8
 8004c84:	1f43      	subs	r3, r0, #5
 8004c86:	409a      	lsls	r2, r3
 8004c88:	2300      	movs	r3, #0
 8004c8a:	1a2d      	subs	r5, r5, r0
 8004c8c:	4690      	mov	r8, r2
 8004c8e:	469c      	mov	ip, r3
 8004c90:	3d76      	subs	r5, #118	; 0x76
 8004c92:	e74e      	b.n	8004b32 <__aeabi_fmul+0x5e>
 8004c94:	2480      	movs	r4, #128	; 0x80
 8004c96:	2100      	movs	r1, #0
 8004c98:	20ff      	movs	r0, #255	; 0xff
 8004c9a:	03e4      	lsls	r4, r4, #15
 8004c9c:	e760      	b.n	8004b60 <__aeabi_fmul+0x8c>
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	1a9b      	subs	r3, r3, r2
 8004ca2:	2b1b      	cmp	r3, #27
 8004ca4:	dd00      	ble.n	8004ca8 <__aeabi_fmul+0x1d4>
 8004ca6:	e759      	b.n	8004b5c <__aeabi_fmul+0x88>
 8004ca8:	0022      	movs	r2, r4
 8004caa:	309e      	adds	r0, #158	; 0x9e
 8004cac:	40da      	lsrs	r2, r3
 8004cae:	4084      	lsls	r4, r0
 8004cb0:	0013      	movs	r3, r2
 8004cb2:	1e62      	subs	r2, r4, #1
 8004cb4:	4194      	sbcs	r4, r2
 8004cb6:	431c      	orrs	r4, r3
 8004cb8:	0763      	lsls	r3, r4, #29
 8004cba:	d004      	beq.n	8004cc6 <__aeabi_fmul+0x1f2>
 8004cbc:	230f      	movs	r3, #15
 8004cbe:	4023      	ands	r3, r4
 8004cc0:	2b04      	cmp	r3, #4
 8004cc2:	d000      	beq.n	8004cc6 <__aeabi_fmul+0x1f2>
 8004cc4:	3404      	adds	r4, #4
 8004cc6:	0163      	lsls	r3, r4, #5
 8004cc8:	d51a      	bpl.n	8004d00 <__aeabi_fmul+0x22c>
 8004cca:	2001      	movs	r0, #1
 8004ccc:	2400      	movs	r4, #0
 8004cce:	e747      	b.n	8004b60 <__aeabi_fmul+0x8c>
 8004cd0:	2080      	movs	r0, #128	; 0x80
 8004cd2:	03c0      	lsls	r0, r0, #15
 8004cd4:	4204      	tst	r4, r0
 8004cd6:	d009      	beq.n	8004cec <__aeabi_fmul+0x218>
 8004cd8:	4643      	mov	r3, r8
 8004cda:	4203      	tst	r3, r0
 8004cdc:	d106      	bne.n	8004cec <__aeabi_fmul+0x218>
 8004cde:	4644      	mov	r4, r8
 8004ce0:	4304      	orrs	r4, r0
 8004ce2:	0264      	lsls	r4, r4, #9
 8004ce4:	0039      	movs	r1, r7
 8004ce6:	20ff      	movs	r0, #255	; 0xff
 8004ce8:	0a64      	lsrs	r4, r4, #9
 8004cea:	e739      	b.n	8004b60 <__aeabi_fmul+0x8c>
 8004cec:	2080      	movs	r0, #128	; 0x80
 8004cee:	03c0      	lsls	r0, r0, #15
 8004cf0:	4304      	orrs	r4, r0
 8004cf2:	0264      	lsls	r4, r4, #9
 8004cf4:	0031      	movs	r1, r6
 8004cf6:	20ff      	movs	r0, #255	; 0xff
 8004cf8:	0a64      	lsrs	r4, r4, #9
 8004cfa:	e731      	b.n	8004b60 <__aeabi_fmul+0x8c>
 8004cfc:	0028      	movs	r0, r5
 8004cfe:	e765      	b.n	8004bcc <__aeabi_fmul+0xf8>
 8004d00:	01a4      	lsls	r4, r4, #6
 8004d02:	2000      	movs	r0, #0
 8004d04:	0a64      	lsrs	r4, r4, #9
 8004d06:	e72b      	b.n	8004b60 <__aeabi_fmul+0x8c>
 8004d08:	2080      	movs	r0, #128	; 0x80
 8004d0a:	03c0      	lsls	r0, r0, #15
 8004d0c:	4304      	orrs	r4, r0
 8004d0e:	0264      	lsls	r4, r4, #9
 8004d10:	20ff      	movs	r0, #255	; 0xff
 8004d12:	0a64      	lsrs	r4, r4, #9
 8004d14:	e724      	b.n	8004b60 <__aeabi_fmul+0x8c>
 8004d16:	46c0      	nop			; (mov r8, r8)
 8004d18:	080128c0 	.word	0x080128c0
 8004d1c:	f7ffffff 	.word	0xf7ffffff

08004d20 <__aeabi_fsub>:
 8004d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d22:	46ce      	mov	lr, r9
 8004d24:	4647      	mov	r7, r8
 8004d26:	0243      	lsls	r3, r0, #9
 8004d28:	0a5b      	lsrs	r3, r3, #9
 8004d2a:	024e      	lsls	r6, r1, #9
 8004d2c:	00da      	lsls	r2, r3, #3
 8004d2e:	4694      	mov	ip, r2
 8004d30:	0a72      	lsrs	r2, r6, #9
 8004d32:	4691      	mov	r9, r2
 8004d34:	0045      	lsls	r5, r0, #1
 8004d36:	004a      	lsls	r2, r1, #1
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	0e2d      	lsrs	r5, r5, #24
 8004d3c:	001f      	movs	r7, r3
 8004d3e:	0fc4      	lsrs	r4, r0, #31
 8004d40:	0e12      	lsrs	r2, r2, #24
 8004d42:	0fc9      	lsrs	r1, r1, #31
 8004d44:	09b6      	lsrs	r6, r6, #6
 8004d46:	2aff      	cmp	r2, #255	; 0xff
 8004d48:	d05b      	beq.n	8004e02 <__aeabi_fsub+0xe2>
 8004d4a:	2001      	movs	r0, #1
 8004d4c:	4041      	eors	r1, r0
 8004d4e:	428c      	cmp	r4, r1
 8004d50:	d039      	beq.n	8004dc6 <__aeabi_fsub+0xa6>
 8004d52:	1aa8      	subs	r0, r5, r2
 8004d54:	2800      	cmp	r0, #0
 8004d56:	dd5a      	ble.n	8004e0e <__aeabi_fsub+0xee>
 8004d58:	2a00      	cmp	r2, #0
 8004d5a:	d06a      	beq.n	8004e32 <__aeabi_fsub+0x112>
 8004d5c:	2dff      	cmp	r5, #255	; 0xff
 8004d5e:	d100      	bne.n	8004d62 <__aeabi_fsub+0x42>
 8004d60:	e0d9      	b.n	8004f16 <__aeabi_fsub+0x1f6>
 8004d62:	2280      	movs	r2, #128	; 0x80
 8004d64:	04d2      	lsls	r2, r2, #19
 8004d66:	4316      	orrs	r6, r2
 8004d68:	281b      	cmp	r0, #27
 8004d6a:	dc00      	bgt.n	8004d6e <__aeabi_fsub+0x4e>
 8004d6c:	e0e9      	b.n	8004f42 <__aeabi_fsub+0x222>
 8004d6e:	2001      	movs	r0, #1
 8004d70:	4663      	mov	r3, ip
 8004d72:	1a18      	subs	r0, r3, r0
 8004d74:	0143      	lsls	r3, r0, #5
 8004d76:	d400      	bmi.n	8004d7a <__aeabi_fsub+0x5a>
 8004d78:	e0b4      	b.n	8004ee4 <__aeabi_fsub+0x1c4>
 8004d7a:	0180      	lsls	r0, r0, #6
 8004d7c:	0987      	lsrs	r7, r0, #6
 8004d7e:	0038      	movs	r0, r7
 8004d80:	f002 f8b4 	bl	8006eec <__clzsi2>
 8004d84:	3805      	subs	r0, #5
 8004d86:	4087      	lsls	r7, r0
 8004d88:	4285      	cmp	r5, r0
 8004d8a:	dc00      	bgt.n	8004d8e <__aeabi_fsub+0x6e>
 8004d8c:	e0cc      	b.n	8004f28 <__aeabi_fsub+0x208>
 8004d8e:	1a2d      	subs	r5, r5, r0
 8004d90:	48b5      	ldr	r0, [pc, #724]	; (8005068 <__aeabi_fsub+0x348>)
 8004d92:	4038      	ands	r0, r7
 8004d94:	0743      	lsls	r3, r0, #29
 8004d96:	d004      	beq.n	8004da2 <__aeabi_fsub+0x82>
 8004d98:	230f      	movs	r3, #15
 8004d9a:	4003      	ands	r3, r0
 8004d9c:	2b04      	cmp	r3, #4
 8004d9e:	d000      	beq.n	8004da2 <__aeabi_fsub+0x82>
 8004da0:	3004      	adds	r0, #4
 8004da2:	0143      	lsls	r3, r0, #5
 8004da4:	d400      	bmi.n	8004da8 <__aeabi_fsub+0x88>
 8004da6:	e0a0      	b.n	8004eea <__aeabi_fsub+0x1ca>
 8004da8:	1c6a      	adds	r2, r5, #1
 8004daa:	2dfe      	cmp	r5, #254	; 0xfe
 8004dac:	d100      	bne.n	8004db0 <__aeabi_fsub+0x90>
 8004dae:	e08d      	b.n	8004ecc <__aeabi_fsub+0x1ac>
 8004db0:	0180      	lsls	r0, r0, #6
 8004db2:	0a47      	lsrs	r7, r0, #9
 8004db4:	b2d2      	uxtb	r2, r2
 8004db6:	05d0      	lsls	r0, r2, #23
 8004db8:	4338      	orrs	r0, r7
 8004dba:	07e4      	lsls	r4, r4, #31
 8004dbc:	4320      	orrs	r0, r4
 8004dbe:	bcc0      	pop	{r6, r7}
 8004dc0:	46b9      	mov	r9, r7
 8004dc2:	46b0      	mov	r8, r6
 8004dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dc6:	1aa8      	subs	r0, r5, r2
 8004dc8:	4680      	mov	r8, r0
 8004dca:	2800      	cmp	r0, #0
 8004dcc:	dd45      	ble.n	8004e5a <__aeabi_fsub+0x13a>
 8004dce:	2a00      	cmp	r2, #0
 8004dd0:	d070      	beq.n	8004eb4 <__aeabi_fsub+0x194>
 8004dd2:	2dff      	cmp	r5, #255	; 0xff
 8004dd4:	d100      	bne.n	8004dd8 <__aeabi_fsub+0xb8>
 8004dd6:	e09e      	b.n	8004f16 <__aeabi_fsub+0x1f6>
 8004dd8:	2380      	movs	r3, #128	; 0x80
 8004dda:	04db      	lsls	r3, r3, #19
 8004ddc:	431e      	orrs	r6, r3
 8004dde:	4643      	mov	r3, r8
 8004de0:	2b1b      	cmp	r3, #27
 8004de2:	dc00      	bgt.n	8004de6 <__aeabi_fsub+0xc6>
 8004de4:	e0d2      	b.n	8004f8c <__aeabi_fsub+0x26c>
 8004de6:	2001      	movs	r0, #1
 8004de8:	4460      	add	r0, ip
 8004dea:	0143      	lsls	r3, r0, #5
 8004dec:	d57a      	bpl.n	8004ee4 <__aeabi_fsub+0x1c4>
 8004dee:	3501      	adds	r5, #1
 8004df0:	2dff      	cmp	r5, #255	; 0xff
 8004df2:	d06b      	beq.n	8004ecc <__aeabi_fsub+0x1ac>
 8004df4:	2301      	movs	r3, #1
 8004df6:	4a9d      	ldr	r2, [pc, #628]	; (800506c <__aeabi_fsub+0x34c>)
 8004df8:	4003      	ands	r3, r0
 8004dfa:	0840      	lsrs	r0, r0, #1
 8004dfc:	4010      	ands	r0, r2
 8004dfe:	4318      	orrs	r0, r3
 8004e00:	e7c8      	b.n	8004d94 <__aeabi_fsub+0x74>
 8004e02:	2e00      	cmp	r6, #0
 8004e04:	d020      	beq.n	8004e48 <__aeabi_fsub+0x128>
 8004e06:	428c      	cmp	r4, r1
 8004e08:	d023      	beq.n	8004e52 <__aeabi_fsub+0x132>
 8004e0a:	0028      	movs	r0, r5
 8004e0c:	38ff      	subs	r0, #255	; 0xff
 8004e0e:	2800      	cmp	r0, #0
 8004e10:	d039      	beq.n	8004e86 <__aeabi_fsub+0x166>
 8004e12:	1b57      	subs	r7, r2, r5
 8004e14:	2d00      	cmp	r5, #0
 8004e16:	d000      	beq.n	8004e1a <__aeabi_fsub+0xfa>
 8004e18:	e09d      	b.n	8004f56 <__aeabi_fsub+0x236>
 8004e1a:	4663      	mov	r3, ip
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d100      	bne.n	8004e22 <__aeabi_fsub+0x102>
 8004e20:	e0db      	b.n	8004fda <__aeabi_fsub+0x2ba>
 8004e22:	1e7b      	subs	r3, r7, #1
 8004e24:	2f01      	cmp	r7, #1
 8004e26:	d100      	bne.n	8004e2a <__aeabi_fsub+0x10a>
 8004e28:	e10d      	b.n	8005046 <__aeabi_fsub+0x326>
 8004e2a:	2fff      	cmp	r7, #255	; 0xff
 8004e2c:	d071      	beq.n	8004f12 <__aeabi_fsub+0x1f2>
 8004e2e:	001f      	movs	r7, r3
 8004e30:	e098      	b.n	8004f64 <__aeabi_fsub+0x244>
 8004e32:	2e00      	cmp	r6, #0
 8004e34:	d100      	bne.n	8004e38 <__aeabi_fsub+0x118>
 8004e36:	e0a7      	b.n	8004f88 <__aeabi_fsub+0x268>
 8004e38:	1e42      	subs	r2, r0, #1
 8004e3a:	2801      	cmp	r0, #1
 8004e3c:	d100      	bne.n	8004e40 <__aeabi_fsub+0x120>
 8004e3e:	e0e6      	b.n	800500e <__aeabi_fsub+0x2ee>
 8004e40:	28ff      	cmp	r0, #255	; 0xff
 8004e42:	d068      	beq.n	8004f16 <__aeabi_fsub+0x1f6>
 8004e44:	0010      	movs	r0, r2
 8004e46:	e78f      	b.n	8004d68 <__aeabi_fsub+0x48>
 8004e48:	2001      	movs	r0, #1
 8004e4a:	4041      	eors	r1, r0
 8004e4c:	42a1      	cmp	r1, r4
 8004e4e:	d000      	beq.n	8004e52 <__aeabi_fsub+0x132>
 8004e50:	e77f      	b.n	8004d52 <__aeabi_fsub+0x32>
 8004e52:	20ff      	movs	r0, #255	; 0xff
 8004e54:	4240      	negs	r0, r0
 8004e56:	4680      	mov	r8, r0
 8004e58:	44a8      	add	r8, r5
 8004e5a:	4640      	mov	r0, r8
 8004e5c:	2800      	cmp	r0, #0
 8004e5e:	d038      	beq.n	8004ed2 <__aeabi_fsub+0x1b2>
 8004e60:	1b51      	subs	r1, r2, r5
 8004e62:	2d00      	cmp	r5, #0
 8004e64:	d100      	bne.n	8004e68 <__aeabi_fsub+0x148>
 8004e66:	e0ae      	b.n	8004fc6 <__aeabi_fsub+0x2a6>
 8004e68:	2aff      	cmp	r2, #255	; 0xff
 8004e6a:	d100      	bne.n	8004e6e <__aeabi_fsub+0x14e>
 8004e6c:	e0df      	b.n	800502e <__aeabi_fsub+0x30e>
 8004e6e:	2380      	movs	r3, #128	; 0x80
 8004e70:	4660      	mov	r0, ip
 8004e72:	04db      	lsls	r3, r3, #19
 8004e74:	4318      	orrs	r0, r3
 8004e76:	4684      	mov	ip, r0
 8004e78:	291b      	cmp	r1, #27
 8004e7a:	dc00      	bgt.n	8004e7e <__aeabi_fsub+0x15e>
 8004e7c:	e0d9      	b.n	8005032 <__aeabi_fsub+0x312>
 8004e7e:	2001      	movs	r0, #1
 8004e80:	0015      	movs	r5, r2
 8004e82:	1980      	adds	r0, r0, r6
 8004e84:	e7b1      	b.n	8004dea <__aeabi_fsub+0xca>
 8004e86:	20fe      	movs	r0, #254	; 0xfe
 8004e88:	1c6a      	adds	r2, r5, #1
 8004e8a:	4210      	tst	r0, r2
 8004e8c:	d171      	bne.n	8004f72 <__aeabi_fsub+0x252>
 8004e8e:	2d00      	cmp	r5, #0
 8004e90:	d000      	beq.n	8004e94 <__aeabi_fsub+0x174>
 8004e92:	e0a6      	b.n	8004fe2 <__aeabi_fsub+0x2c2>
 8004e94:	4663      	mov	r3, ip
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d100      	bne.n	8004e9c <__aeabi_fsub+0x17c>
 8004e9a:	e0d9      	b.n	8005050 <__aeabi_fsub+0x330>
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	2e00      	cmp	r6, #0
 8004ea0:	d100      	bne.n	8004ea4 <__aeabi_fsub+0x184>
 8004ea2:	e788      	b.n	8004db6 <__aeabi_fsub+0x96>
 8004ea4:	1b98      	subs	r0, r3, r6
 8004ea6:	0143      	lsls	r3, r0, #5
 8004ea8:	d400      	bmi.n	8004eac <__aeabi_fsub+0x18c>
 8004eaa:	e0e1      	b.n	8005070 <__aeabi_fsub+0x350>
 8004eac:	4663      	mov	r3, ip
 8004eae:	000c      	movs	r4, r1
 8004eb0:	1af0      	subs	r0, r6, r3
 8004eb2:	e76f      	b.n	8004d94 <__aeabi_fsub+0x74>
 8004eb4:	2e00      	cmp	r6, #0
 8004eb6:	d100      	bne.n	8004eba <__aeabi_fsub+0x19a>
 8004eb8:	e0b7      	b.n	800502a <__aeabi_fsub+0x30a>
 8004eba:	0002      	movs	r2, r0
 8004ebc:	3a01      	subs	r2, #1
 8004ebe:	2801      	cmp	r0, #1
 8004ec0:	d100      	bne.n	8004ec4 <__aeabi_fsub+0x1a4>
 8004ec2:	e09c      	b.n	8004ffe <__aeabi_fsub+0x2de>
 8004ec4:	28ff      	cmp	r0, #255	; 0xff
 8004ec6:	d026      	beq.n	8004f16 <__aeabi_fsub+0x1f6>
 8004ec8:	4690      	mov	r8, r2
 8004eca:	e788      	b.n	8004dde <__aeabi_fsub+0xbe>
 8004ecc:	22ff      	movs	r2, #255	; 0xff
 8004ece:	2700      	movs	r7, #0
 8004ed0:	e771      	b.n	8004db6 <__aeabi_fsub+0x96>
 8004ed2:	20fe      	movs	r0, #254	; 0xfe
 8004ed4:	1c6a      	adds	r2, r5, #1
 8004ed6:	4210      	tst	r0, r2
 8004ed8:	d064      	beq.n	8004fa4 <__aeabi_fsub+0x284>
 8004eda:	2aff      	cmp	r2, #255	; 0xff
 8004edc:	d0f6      	beq.n	8004ecc <__aeabi_fsub+0x1ac>
 8004ede:	0015      	movs	r5, r2
 8004ee0:	4466      	add	r6, ip
 8004ee2:	0870      	lsrs	r0, r6, #1
 8004ee4:	0743      	lsls	r3, r0, #29
 8004ee6:	d000      	beq.n	8004eea <__aeabi_fsub+0x1ca>
 8004ee8:	e756      	b.n	8004d98 <__aeabi_fsub+0x78>
 8004eea:	08c3      	lsrs	r3, r0, #3
 8004eec:	2dff      	cmp	r5, #255	; 0xff
 8004eee:	d012      	beq.n	8004f16 <__aeabi_fsub+0x1f6>
 8004ef0:	025b      	lsls	r3, r3, #9
 8004ef2:	0a5f      	lsrs	r7, r3, #9
 8004ef4:	b2ea      	uxtb	r2, r5
 8004ef6:	e75e      	b.n	8004db6 <__aeabi_fsub+0x96>
 8004ef8:	4662      	mov	r2, ip
 8004efa:	2a00      	cmp	r2, #0
 8004efc:	d100      	bne.n	8004f00 <__aeabi_fsub+0x1e0>
 8004efe:	e096      	b.n	800502e <__aeabi_fsub+0x30e>
 8004f00:	2e00      	cmp	r6, #0
 8004f02:	d008      	beq.n	8004f16 <__aeabi_fsub+0x1f6>
 8004f04:	2280      	movs	r2, #128	; 0x80
 8004f06:	03d2      	lsls	r2, r2, #15
 8004f08:	4213      	tst	r3, r2
 8004f0a:	d004      	beq.n	8004f16 <__aeabi_fsub+0x1f6>
 8004f0c:	4648      	mov	r0, r9
 8004f0e:	4210      	tst	r0, r2
 8004f10:	d101      	bne.n	8004f16 <__aeabi_fsub+0x1f6>
 8004f12:	000c      	movs	r4, r1
 8004f14:	464b      	mov	r3, r9
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d0d8      	beq.n	8004ecc <__aeabi_fsub+0x1ac>
 8004f1a:	2780      	movs	r7, #128	; 0x80
 8004f1c:	03ff      	lsls	r7, r7, #15
 8004f1e:	431f      	orrs	r7, r3
 8004f20:	027f      	lsls	r7, r7, #9
 8004f22:	22ff      	movs	r2, #255	; 0xff
 8004f24:	0a7f      	lsrs	r7, r7, #9
 8004f26:	e746      	b.n	8004db6 <__aeabi_fsub+0x96>
 8004f28:	2320      	movs	r3, #32
 8004f2a:	003a      	movs	r2, r7
 8004f2c:	1b45      	subs	r5, r0, r5
 8004f2e:	0038      	movs	r0, r7
 8004f30:	3501      	adds	r5, #1
 8004f32:	40ea      	lsrs	r2, r5
 8004f34:	1b5d      	subs	r5, r3, r5
 8004f36:	40a8      	lsls	r0, r5
 8004f38:	1e43      	subs	r3, r0, #1
 8004f3a:	4198      	sbcs	r0, r3
 8004f3c:	2500      	movs	r5, #0
 8004f3e:	4310      	orrs	r0, r2
 8004f40:	e728      	b.n	8004d94 <__aeabi_fsub+0x74>
 8004f42:	2320      	movs	r3, #32
 8004f44:	1a1b      	subs	r3, r3, r0
 8004f46:	0032      	movs	r2, r6
 8004f48:	409e      	lsls	r6, r3
 8004f4a:	40c2      	lsrs	r2, r0
 8004f4c:	0030      	movs	r0, r6
 8004f4e:	1e43      	subs	r3, r0, #1
 8004f50:	4198      	sbcs	r0, r3
 8004f52:	4310      	orrs	r0, r2
 8004f54:	e70c      	b.n	8004d70 <__aeabi_fsub+0x50>
 8004f56:	2aff      	cmp	r2, #255	; 0xff
 8004f58:	d0db      	beq.n	8004f12 <__aeabi_fsub+0x1f2>
 8004f5a:	2380      	movs	r3, #128	; 0x80
 8004f5c:	4660      	mov	r0, ip
 8004f5e:	04db      	lsls	r3, r3, #19
 8004f60:	4318      	orrs	r0, r3
 8004f62:	4684      	mov	ip, r0
 8004f64:	2f1b      	cmp	r7, #27
 8004f66:	dd56      	ble.n	8005016 <__aeabi_fsub+0x2f6>
 8004f68:	2001      	movs	r0, #1
 8004f6a:	000c      	movs	r4, r1
 8004f6c:	0015      	movs	r5, r2
 8004f6e:	1a30      	subs	r0, r6, r0
 8004f70:	e700      	b.n	8004d74 <__aeabi_fsub+0x54>
 8004f72:	4663      	mov	r3, ip
 8004f74:	1b9f      	subs	r7, r3, r6
 8004f76:	017b      	lsls	r3, r7, #5
 8004f78:	d43d      	bmi.n	8004ff6 <__aeabi_fsub+0x2d6>
 8004f7a:	2f00      	cmp	r7, #0
 8004f7c:	d000      	beq.n	8004f80 <__aeabi_fsub+0x260>
 8004f7e:	e6fe      	b.n	8004d7e <__aeabi_fsub+0x5e>
 8004f80:	2400      	movs	r4, #0
 8004f82:	2200      	movs	r2, #0
 8004f84:	2700      	movs	r7, #0
 8004f86:	e716      	b.n	8004db6 <__aeabi_fsub+0x96>
 8004f88:	0005      	movs	r5, r0
 8004f8a:	e7af      	b.n	8004eec <__aeabi_fsub+0x1cc>
 8004f8c:	0032      	movs	r2, r6
 8004f8e:	4643      	mov	r3, r8
 8004f90:	4641      	mov	r1, r8
 8004f92:	40da      	lsrs	r2, r3
 8004f94:	2320      	movs	r3, #32
 8004f96:	1a5b      	subs	r3, r3, r1
 8004f98:	409e      	lsls	r6, r3
 8004f9a:	0030      	movs	r0, r6
 8004f9c:	1e43      	subs	r3, r0, #1
 8004f9e:	4198      	sbcs	r0, r3
 8004fa0:	4310      	orrs	r0, r2
 8004fa2:	e721      	b.n	8004de8 <__aeabi_fsub+0xc8>
 8004fa4:	2d00      	cmp	r5, #0
 8004fa6:	d1a7      	bne.n	8004ef8 <__aeabi_fsub+0x1d8>
 8004fa8:	4663      	mov	r3, ip
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d059      	beq.n	8005062 <__aeabi_fsub+0x342>
 8004fae:	2200      	movs	r2, #0
 8004fb0:	2e00      	cmp	r6, #0
 8004fb2:	d100      	bne.n	8004fb6 <__aeabi_fsub+0x296>
 8004fb4:	e6ff      	b.n	8004db6 <__aeabi_fsub+0x96>
 8004fb6:	0030      	movs	r0, r6
 8004fb8:	4460      	add	r0, ip
 8004fba:	0143      	lsls	r3, r0, #5
 8004fbc:	d592      	bpl.n	8004ee4 <__aeabi_fsub+0x1c4>
 8004fbe:	4b2a      	ldr	r3, [pc, #168]	; (8005068 <__aeabi_fsub+0x348>)
 8004fc0:	3501      	adds	r5, #1
 8004fc2:	4018      	ands	r0, r3
 8004fc4:	e78e      	b.n	8004ee4 <__aeabi_fsub+0x1c4>
 8004fc6:	4663      	mov	r3, ip
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d047      	beq.n	800505c <__aeabi_fsub+0x33c>
 8004fcc:	1e4b      	subs	r3, r1, #1
 8004fce:	2901      	cmp	r1, #1
 8004fd0:	d015      	beq.n	8004ffe <__aeabi_fsub+0x2de>
 8004fd2:	29ff      	cmp	r1, #255	; 0xff
 8004fd4:	d02b      	beq.n	800502e <__aeabi_fsub+0x30e>
 8004fd6:	0019      	movs	r1, r3
 8004fd8:	e74e      	b.n	8004e78 <__aeabi_fsub+0x158>
 8004fda:	000c      	movs	r4, r1
 8004fdc:	464b      	mov	r3, r9
 8004fde:	003d      	movs	r5, r7
 8004fe0:	e784      	b.n	8004eec <__aeabi_fsub+0x1cc>
 8004fe2:	4662      	mov	r2, ip
 8004fe4:	2a00      	cmp	r2, #0
 8004fe6:	d18b      	bne.n	8004f00 <__aeabi_fsub+0x1e0>
 8004fe8:	2e00      	cmp	r6, #0
 8004fea:	d192      	bne.n	8004f12 <__aeabi_fsub+0x1f2>
 8004fec:	2780      	movs	r7, #128	; 0x80
 8004fee:	2400      	movs	r4, #0
 8004ff0:	22ff      	movs	r2, #255	; 0xff
 8004ff2:	03ff      	lsls	r7, r7, #15
 8004ff4:	e6df      	b.n	8004db6 <__aeabi_fsub+0x96>
 8004ff6:	4663      	mov	r3, ip
 8004ff8:	000c      	movs	r4, r1
 8004ffa:	1af7      	subs	r7, r6, r3
 8004ffc:	e6bf      	b.n	8004d7e <__aeabi_fsub+0x5e>
 8004ffe:	0030      	movs	r0, r6
 8005000:	4460      	add	r0, ip
 8005002:	2501      	movs	r5, #1
 8005004:	0143      	lsls	r3, r0, #5
 8005006:	d400      	bmi.n	800500a <__aeabi_fsub+0x2ea>
 8005008:	e76c      	b.n	8004ee4 <__aeabi_fsub+0x1c4>
 800500a:	2502      	movs	r5, #2
 800500c:	e6f2      	b.n	8004df4 <__aeabi_fsub+0xd4>
 800500e:	4663      	mov	r3, ip
 8005010:	2501      	movs	r5, #1
 8005012:	1b98      	subs	r0, r3, r6
 8005014:	e6ae      	b.n	8004d74 <__aeabi_fsub+0x54>
 8005016:	2320      	movs	r3, #32
 8005018:	4664      	mov	r4, ip
 800501a:	4660      	mov	r0, ip
 800501c:	40fc      	lsrs	r4, r7
 800501e:	1bdf      	subs	r7, r3, r7
 8005020:	40b8      	lsls	r0, r7
 8005022:	1e43      	subs	r3, r0, #1
 8005024:	4198      	sbcs	r0, r3
 8005026:	4320      	orrs	r0, r4
 8005028:	e79f      	b.n	8004f6a <__aeabi_fsub+0x24a>
 800502a:	0005      	movs	r5, r0
 800502c:	e75e      	b.n	8004eec <__aeabi_fsub+0x1cc>
 800502e:	464b      	mov	r3, r9
 8005030:	e771      	b.n	8004f16 <__aeabi_fsub+0x1f6>
 8005032:	2320      	movs	r3, #32
 8005034:	4665      	mov	r5, ip
 8005036:	4660      	mov	r0, ip
 8005038:	40cd      	lsrs	r5, r1
 800503a:	1a59      	subs	r1, r3, r1
 800503c:	4088      	lsls	r0, r1
 800503e:	1e43      	subs	r3, r0, #1
 8005040:	4198      	sbcs	r0, r3
 8005042:	4328      	orrs	r0, r5
 8005044:	e71c      	b.n	8004e80 <__aeabi_fsub+0x160>
 8005046:	4663      	mov	r3, ip
 8005048:	000c      	movs	r4, r1
 800504a:	2501      	movs	r5, #1
 800504c:	1af0      	subs	r0, r6, r3
 800504e:	e691      	b.n	8004d74 <__aeabi_fsub+0x54>
 8005050:	2e00      	cmp	r6, #0
 8005052:	d095      	beq.n	8004f80 <__aeabi_fsub+0x260>
 8005054:	000c      	movs	r4, r1
 8005056:	464f      	mov	r7, r9
 8005058:	2200      	movs	r2, #0
 800505a:	e6ac      	b.n	8004db6 <__aeabi_fsub+0x96>
 800505c:	464b      	mov	r3, r9
 800505e:	000d      	movs	r5, r1
 8005060:	e744      	b.n	8004eec <__aeabi_fsub+0x1cc>
 8005062:	464f      	mov	r7, r9
 8005064:	2200      	movs	r2, #0
 8005066:	e6a6      	b.n	8004db6 <__aeabi_fsub+0x96>
 8005068:	fbffffff 	.word	0xfbffffff
 800506c:	7dffffff 	.word	0x7dffffff
 8005070:	2800      	cmp	r0, #0
 8005072:	d000      	beq.n	8005076 <__aeabi_fsub+0x356>
 8005074:	e736      	b.n	8004ee4 <__aeabi_fsub+0x1c4>
 8005076:	2400      	movs	r4, #0
 8005078:	2700      	movs	r7, #0
 800507a:	e69c      	b.n	8004db6 <__aeabi_fsub+0x96>

0800507c <__aeabi_fcmpun>:
 800507c:	0243      	lsls	r3, r0, #9
 800507e:	024a      	lsls	r2, r1, #9
 8005080:	0040      	lsls	r0, r0, #1
 8005082:	0049      	lsls	r1, r1, #1
 8005084:	0a5b      	lsrs	r3, r3, #9
 8005086:	0a52      	lsrs	r2, r2, #9
 8005088:	0e09      	lsrs	r1, r1, #24
 800508a:	0e00      	lsrs	r0, r0, #24
 800508c:	28ff      	cmp	r0, #255	; 0xff
 800508e:	d006      	beq.n	800509e <__aeabi_fcmpun+0x22>
 8005090:	2000      	movs	r0, #0
 8005092:	29ff      	cmp	r1, #255	; 0xff
 8005094:	d102      	bne.n	800509c <__aeabi_fcmpun+0x20>
 8005096:	1e53      	subs	r3, r2, #1
 8005098:	419a      	sbcs	r2, r3
 800509a:	0010      	movs	r0, r2
 800509c:	4770      	bx	lr
 800509e:	38fe      	subs	r0, #254	; 0xfe
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1fb      	bne.n	800509c <__aeabi_fcmpun+0x20>
 80050a4:	e7f4      	b.n	8005090 <__aeabi_fcmpun+0x14>
 80050a6:	46c0      	nop			; (mov r8, r8)

080050a8 <__aeabi_f2iz>:
 80050a8:	0241      	lsls	r1, r0, #9
 80050aa:	0042      	lsls	r2, r0, #1
 80050ac:	0fc3      	lsrs	r3, r0, #31
 80050ae:	0a49      	lsrs	r1, r1, #9
 80050b0:	2000      	movs	r0, #0
 80050b2:	0e12      	lsrs	r2, r2, #24
 80050b4:	2a7e      	cmp	r2, #126	; 0x7e
 80050b6:	dd03      	ble.n	80050c0 <__aeabi_f2iz+0x18>
 80050b8:	2a9d      	cmp	r2, #157	; 0x9d
 80050ba:	dd02      	ble.n	80050c2 <__aeabi_f2iz+0x1a>
 80050bc:	4a09      	ldr	r2, [pc, #36]	; (80050e4 <__aeabi_f2iz+0x3c>)
 80050be:	1898      	adds	r0, r3, r2
 80050c0:	4770      	bx	lr
 80050c2:	2080      	movs	r0, #128	; 0x80
 80050c4:	0400      	lsls	r0, r0, #16
 80050c6:	4301      	orrs	r1, r0
 80050c8:	2a95      	cmp	r2, #149	; 0x95
 80050ca:	dc07      	bgt.n	80050dc <__aeabi_f2iz+0x34>
 80050cc:	2096      	movs	r0, #150	; 0x96
 80050ce:	1a82      	subs	r2, r0, r2
 80050d0:	40d1      	lsrs	r1, r2
 80050d2:	4248      	negs	r0, r1
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1f3      	bne.n	80050c0 <__aeabi_f2iz+0x18>
 80050d8:	0008      	movs	r0, r1
 80050da:	e7f1      	b.n	80050c0 <__aeabi_f2iz+0x18>
 80050dc:	3a96      	subs	r2, #150	; 0x96
 80050de:	4091      	lsls	r1, r2
 80050e0:	e7f7      	b.n	80050d2 <__aeabi_f2iz+0x2a>
 80050e2:	46c0      	nop			; (mov r8, r8)
 80050e4:	7fffffff 	.word	0x7fffffff

080050e8 <__aeabi_i2f>:
 80050e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ea:	2800      	cmp	r0, #0
 80050ec:	d013      	beq.n	8005116 <__aeabi_i2f+0x2e>
 80050ee:	17c3      	asrs	r3, r0, #31
 80050f0:	18c6      	adds	r6, r0, r3
 80050f2:	405e      	eors	r6, r3
 80050f4:	0fc4      	lsrs	r4, r0, #31
 80050f6:	0030      	movs	r0, r6
 80050f8:	f001 fef8 	bl	8006eec <__clzsi2>
 80050fc:	239e      	movs	r3, #158	; 0x9e
 80050fe:	0005      	movs	r5, r0
 8005100:	1a1b      	subs	r3, r3, r0
 8005102:	2b96      	cmp	r3, #150	; 0x96
 8005104:	dc0f      	bgt.n	8005126 <__aeabi_i2f+0x3e>
 8005106:	2808      	cmp	r0, #8
 8005108:	dd01      	ble.n	800510e <__aeabi_i2f+0x26>
 800510a:	3d08      	subs	r5, #8
 800510c:	40ae      	lsls	r6, r5
 800510e:	0276      	lsls	r6, r6, #9
 8005110:	0a76      	lsrs	r6, r6, #9
 8005112:	b2d8      	uxtb	r0, r3
 8005114:	e002      	b.n	800511c <__aeabi_i2f+0x34>
 8005116:	2400      	movs	r4, #0
 8005118:	2000      	movs	r0, #0
 800511a:	2600      	movs	r6, #0
 800511c:	05c0      	lsls	r0, r0, #23
 800511e:	4330      	orrs	r0, r6
 8005120:	07e4      	lsls	r4, r4, #31
 8005122:	4320      	orrs	r0, r4
 8005124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005126:	2b99      	cmp	r3, #153	; 0x99
 8005128:	dd0c      	ble.n	8005144 <__aeabi_i2f+0x5c>
 800512a:	2205      	movs	r2, #5
 800512c:	0031      	movs	r1, r6
 800512e:	1a12      	subs	r2, r2, r0
 8005130:	40d1      	lsrs	r1, r2
 8005132:	000a      	movs	r2, r1
 8005134:	0001      	movs	r1, r0
 8005136:	0030      	movs	r0, r6
 8005138:	311b      	adds	r1, #27
 800513a:	4088      	lsls	r0, r1
 800513c:	1e41      	subs	r1, r0, #1
 800513e:	4188      	sbcs	r0, r1
 8005140:	4302      	orrs	r2, r0
 8005142:	0016      	movs	r6, r2
 8005144:	2d05      	cmp	r5, #5
 8005146:	dc12      	bgt.n	800516e <__aeabi_i2f+0x86>
 8005148:	0031      	movs	r1, r6
 800514a:	4f0d      	ldr	r7, [pc, #52]	; (8005180 <__aeabi_i2f+0x98>)
 800514c:	4039      	ands	r1, r7
 800514e:	0772      	lsls	r2, r6, #29
 8005150:	d009      	beq.n	8005166 <__aeabi_i2f+0x7e>
 8005152:	200f      	movs	r0, #15
 8005154:	4030      	ands	r0, r6
 8005156:	2804      	cmp	r0, #4
 8005158:	d005      	beq.n	8005166 <__aeabi_i2f+0x7e>
 800515a:	3104      	adds	r1, #4
 800515c:	014a      	lsls	r2, r1, #5
 800515e:	d502      	bpl.n	8005166 <__aeabi_i2f+0x7e>
 8005160:	239f      	movs	r3, #159	; 0x9f
 8005162:	4039      	ands	r1, r7
 8005164:	1b5b      	subs	r3, r3, r5
 8005166:	0189      	lsls	r1, r1, #6
 8005168:	0a4e      	lsrs	r6, r1, #9
 800516a:	b2d8      	uxtb	r0, r3
 800516c:	e7d6      	b.n	800511c <__aeabi_i2f+0x34>
 800516e:	1f6a      	subs	r2, r5, #5
 8005170:	4096      	lsls	r6, r2
 8005172:	0031      	movs	r1, r6
 8005174:	4f02      	ldr	r7, [pc, #8]	; (8005180 <__aeabi_i2f+0x98>)
 8005176:	4039      	ands	r1, r7
 8005178:	0772      	lsls	r2, r6, #29
 800517a:	d0f4      	beq.n	8005166 <__aeabi_i2f+0x7e>
 800517c:	e7e9      	b.n	8005152 <__aeabi_i2f+0x6a>
 800517e:	46c0      	nop			; (mov r8, r8)
 8005180:	fbffffff 	.word	0xfbffffff

08005184 <__aeabi_ui2f>:
 8005184:	b570      	push	{r4, r5, r6, lr}
 8005186:	1e05      	subs	r5, r0, #0
 8005188:	d00e      	beq.n	80051a8 <__aeabi_ui2f+0x24>
 800518a:	f001 feaf 	bl	8006eec <__clzsi2>
 800518e:	239e      	movs	r3, #158	; 0x9e
 8005190:	0004      	movs	r4, r0
 8005192:	1a1b      	subs	r3, r3, r0
 8005194:	2b96      	cmp	r3, #150	; 0x96
 8005196:	dc0c      	bgt.n	80051b2 <__aeabi_ui2f+0x2e>
 8005198:	2808      	cmp	r0, #8
 800519a:	dd01      	ble.n	80051a0 <__aeabi_ui2f+0x1c>
 800519c:	3c08      	subs	r4, #8
 800519e:	40a5      	lsls	r5, r4
 80051a0:	026d      	lsls	r5, r5, #9
 80051a2:	0a6d      	lsrs	r5, r5, #9
 80051a4:	b2d8      	uxtb	r0, r3
 80051a6:	e001      	b.n	80051ac <__aeabi_ui2f+0x28>
 80051a8:	2000      	movs	r0, #0
 80051aa:	2500      	movs	r5, #0
 80051ac:	05c0      	lsls	r0, r0, #23
 80051ae:	4328      	orrs	r0, r5
 80051b0:	bd70      	pop	{r4, r5, r6, pc}
 80051b2:	2b99      	cmp	r3, #153	; 0x99
 80051b4:	dd09      	ble.n	80051ca <__aeabi_ui2f+0x46>
 80051b6:	0002      	movs	r2, r0
 80051b8:	0029      	movs	r1, r5
 80051ba:	321b      	adds	r2, #27
 80051bc:	4091      	lsls	r1, r2
 80051be:	1e4a      	subs	r2, r1, #1
 80051c0:	4191      	sbcs	r1, r2
 80051c2:	2205      	movs	r2, #5
 80051c4:	1a12      	subs	r2, r2, r0
 80051c6:	40d5      	lsrs	r5, r2
 80051c8:	430d      	orrs	r5, r1
 80051ca:	2c05      	cmp	r4, #5
 80051cc:	dc12      	bgt.n	80051f4 <__aeabi_ui2f+0x70>
 80051ce:	0029      	movs	r1, r5
 80051d0:	4e0c      	ldr	r6, [pc, #48]	; (8005204 <__aeabi_ui2f+0x80>)
 80051d2:	4031      	ands	r1, r6
 80051d4:	076a      	lsls	r2, r5, #29
 80051d6:	d009      	beq.n	80051ec <__aeabi_ui2f+0x68>
 80051d8:	200f      	movs	r0, #15
 80051da:	4028      	ands	r0, r5
 80051dc:	2804      	cmp	r0, #4
 80051de:	d005      	beq.n	80051ec <__aeabi_ui2f+0x68>
 80051e0:	3104      	adds	r1, #4
 80051e2:	014a      	lsls	r2, r1, #5
 80051e4:	d502      	bpl.n	80051ec <__aeabi_ui2f+0x68>
 80051e6:	239f      	movs	r3, #159	; 0x9f
 80051e8:	4031      	ands	r1, r6
 80051ea:	1b1b      	subs	r3, r3, r4
 80051ec:	0189      	lsls	r1, r1, #6
 80051ee:	0a4d      	lsrs	r5, r1, #9
 80051f0:	b2d8      	uxtb	r0, r3
 80051f2:	e7db      	b.n	80051ac <__aeabi_ui2f+0x28>
 80051f4:	1f62      	subs	r2, r4, #5
 80051f6:	4095      	lsls	r5, r2
 80051f8:	0029      	movs	r1, r5
 80051fa:	4e02      	ldr	r6, [pc, #8]	; (8005204 <__aeabi_ui2f+0x80>)
 80051fc:	4031      	ands	r1, r6
 80051fe:	076a      	lsls	r2, r5, #29
 8005200:	d0f4      	beq.n	80051ec <__aeabi_ui2f+0x68>
 8005202:	e7e9      	b.n	80051d8 <__aeabi_ui2f+0x54>
 8005204:	fbffffff 	.word	0xfbffffff

08005208 <__aeabi_dadd>:
 8005208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800520a:	464f      	mov	r7, r9
 800520c:	4646      	mov	r6, r8
 800520e:	46d6      	mov	lr, sl
 8005210:	000d      	movs	r5, r1
 8005212:	0004      	movs	r4, r0
 8005214:	b5c0      	push	{r6, r7, lr}
 8005216:	001f      	movs	r7, r3
 8005218:	0011      	movs	r1, r2
 800521a:	0328      	lsls	r0, r5, #12
 800521c:	0f62      	lsrs	r2, r4, #29
 800521e:	0a40      	lsrs	r0, r0, #9
 8005220:	4310      	orrs	r0, r2
 8005222:	007a      	lsls	r2, r7, #1
 8005224:	0d52      	lsrs	r2, r2, #21
 8005226:	00e3      	lsls	r3, r4, #3
 8005228:	033c      	lsls	r4, r7, #12
 800522a:	4691      	mov	r9, r2
 800522c:	0a64      	lsrs	r4, r4, #9
 800522e:	0ffa      	lsrs	r2, r7, #31
 8005230:	0f4f      	lsrs	r7, r1, #29
 8005232:	006e      	lsls	r6, r5, #1
 8005234:	4327      	orrs	r7, r4
 8005236:	4692      	mov	sl, r2
 8005238:	46b8      	mov	r8, r7
 800523a:	0d76      	lsrs	r6, r6, #21
 800523c:	0fed      	lsrs	r5, r5, #31
 800523e:	00c9      	lsls	r1, r1, #3
 8005240:	4295      	cmp	r5, r2
 8005242:	d100      	bne.n	8005246 <__aeabi_dadd+0x3e>
 8005244:	e099      	b.n	800537a <__aeabi_dadd+0x172>
 8005246:	464c      	mov	r4, r9
 8005248:	1b34      	subs	r4, r6, r4
 800524a:	46a4      	mov	ip, r4
 800524c:	2c00      	cmp	r4, #0
 800524e:	dc00      	bgt.n	8005252 <__aeabi_dadd+0x4a>
 8005250:	e07c      	b.n	800534c <__aeabi_dadd+0x144>
 8005252:	464a      	mov	r2, r9
 8005254:	2a00      	cmp	r2, #0
 8005256:	d100      	bne.n	800525a <__aeabi_dadd+0x52>
 8005258:	e0b8      	b.n	80053cc <__aeabi_dadd+0x1c4>
 800525a:	4ac5      	ldr	r2, [pc, #788]	; (8005570 <__aeabi_dadd+0x368>)
 800525c:	4296      	cmp	r6, r2
 800525e:	d100      	bne.n	8005262 <__aeabi_dadd+0x5a>
 8005260:	e11c      	b.n	800549c <__aeabi_dadd+0x294>
 8005262:	2280      	movs	r2, #128	; 0x80
 8005264:	003c      	movs	r4, r7
 8005266:	0412      	lsls	r2, r2, #16
 8005268:	4314      	orrs	r4, r2
 800526a:	46a0      	mov	r8, r4
 800526c:	4662      	mov	r2, ip
 800526e:	2a38      	cmp	r2, #56	; 0x38
 8005270:	dd00      	ble.n	8005274 <__aeabi_dadd+0x6c>
 8005272:	e161      	b.n	8005538 <__aeabi_dadd+0x330>
 8005274:	2a1f      	cmp	r2, #31
 8005276:	dd00      	ble.n	800527a <__aeabi_dadd+0x72>
 8005278:	e1cc      	b.n	8005614 <__aeabi_dadd+0x40c>
 800527a:	4664      	mov	r4, ip
 800527c:	2220      	movs	r2, #32
 800527e:	1b12      	subs	r2, r2, r4
 8005280:	4644      	mov	r4, r8
 8005282:	4094      	lsls	r4, r2
 8005284:	000f      	movs	r7, r1
 8005286:	46a1      	mov	r9, r4
 8005288:	4664      	mov	r4, ip
 800528a:	4091      	lsls	r1, r2
 800528c:	40e7      	lsrs	r7, r4
 800528e:	464c      	mov	r4, r9
 8005290:	1e4a      	subs	r2, r1, #1
 8005292:	4191      	sbcs	r1, r2
 8005294:	433c      	orrs	r4, r7
 8005296:	4642      	mov	r2, r8
 8005298:	4321      	orrs	r1, r4
 800529a:	4664      	mov	r4, ip
 800529c:	40e2      	lsrs	r2, r4
 800529e:	1a80      	subs	r0, r0, r2
 80052a0:	1a5c      	subs	r4, r3, r1
 80052a2:	42a3      	cmp	r3, r4
 80052a4:	419b      	sbcs	r3, r3
 80052a6:	425f      	negs	r7, r3
 80052a8:	1bc7      	subs	r7, r0, r7
 80052aa:	023b      	lsls	r3, r7, #8
 80052ac:	d400      	bmi.n	80052b0 <__aeabi_dadd+0xa8>
 80052ae:	e0d0      	b.n	8005452 <__aeabi_dadd+0x24a>
 80052b0:	027f      	lsls	r7, r7, #9
 80052b2:	0a7f      	lsrs	r7, r7, #9
 80052b4:	2f00      	cmp	r7, #0
 80052b6:	d100      	bne.n	80052ba <__aeabi_dadd+0xb2>
 80052b8:	e0ff      	b.n	80054ba <__aeabi_dadd+0x2b2>
 80052ba:	0038      	movs	r0, r7
 80052bc:	f001 fe16 	bl	8006eec <__clzsi2>
 80052c0:	0001      	movs	r1, r0
 80052c2:	3908      	subs	r1, #8
 80052c4:	2320      	movs	r3, #32
 80052c6:	0022      	movs	r2, r4
 80052c8:	1a5b      	subs	r3, r3, r1
 80052ca:	408f      	lsls	r7, r1
 80052cc:	40da      	lsrs	r2, r3
 80052ce:	408c      	lsls	r4, r1
 80052d0:	4317      	orrs	r7, r2
 80052d2:	42b1      	cmp	r1, r6
 80052d4:	da00      	bge.n	80052d8 <__aeabi_dadd+0xd0>
 80052d6:	e0ff      	b.n	80054d8 <__aeabi_dadd+0x2d0>
 80052d8:	1b89      	subs	r1, r1, r6
 80052da:	1c4b      	adds	r3, r1, #1
 80052dc:	2b1f      	cmp	r3, #31
 80052de:	dd00      	ble.n	80052e2 <__aeabi_dadd+0xda>
 80052e0:	e0a8      	b.n	8005434 <__aeabi_dadd+0x22c>
 80052e2:	2220      	movs	r2, #32
 80052e4:	0039      	movs	r1, r7
 80052e6:	1ad2      	subs	r2, r2, r3
 80052e8:	0020      	movs	r0, r4
 80052ea:	4094      	lsls	r4, r2
 80052ec:	4091      	lsls	r1, r2
 80052ee:	40d8      	lsrs	r0, r3
 80052f0:	1e62      	subs	r2, r4, #1
 80052f2:	4194      	sbcs	r4, r2
 80052f4:	40df      	lsrs	r7, r3
 80052f6:	2600      	movs	r6, #0
 80052f8:	4301      	orrs	r1, r0
 80052fa:	430c      	orrs	r4, r1
 80052fc:	0763      	lsls	r3, r4, #29
 80052fe:	d009      	beq.n	8005314 <__aeabi_dadd+0x10c>
 8005300:	230f      	movs	r3, #15
 8005302:	4023      	ands	r3, r4
 8005304:	2b04      	cmp	r3, #4
 8005306:	d005      	beq.n	8005314 <__aeabi_dadd+0x10c>
 8005308:	1d23      	adds	r3, r4, #4
 800530a:	42a3      	cmp	r3, r4
 800530c:	41a4      	sbcs	r4, r4
 800530e:	4264      	negs	r4, r4
 8005310:	193f      	adds	r7, r7, r4
 8005312:	001c      	movs	r4, r3
 8005314:	023b      	lsls	r3, r7, #8
 8005316:	d400      	bmi.n	800531a <__aeabi_dadd+0x112>
 8005318:	e09e      	b.n	8005458 <__aeabi_dadd+0x250>
 800531a:	4b95      	ldr	r3, [pc, #596]	; (8005570 <__aeabi_dadd+0x368>)
 800531c:	3601      	adds	r6, #1
 800531e:	429e      	cmp	r6, r3
 8005320:	d100      	bne.n	8005324 <__aeabi_dadd+0x11c>
 8005322:	e0b7      	b.n	8005494 <__aeabi_dadd+0x28c>
 8005324:	4a93      	ldr	r2, [pc, #588]	; (8005574 <__aeabi_dadd+0x36c>)
 8005326:	08e4      	lsrs	r4, r4, #3
 8005328:	4017      	ands	r7, r2
 800532a:	077b      	lsls	r3, r7, #29
 800532c:	0571      	lsls	r1, r6, #21
 800532e:	027f      	lsls	r7, r7, #9
 8005330:	4323      	orrs	r3, r4
 8005332:	0b3f      	lsrs	r7, r7, #12
 8005334:	0d4a      	lsrs	r2, r1, #21
 8005336:	0512      	lsls	r2, r2, #20
 8005338:	433a      	orrs	r2, r7
 800533a:	07ed      	lsls	r5, r5, #31
 800533c:	432a      	orrs	r2, r5
 800533e:	0018      	movs	r0, r3
 8005340:	0011      	movs	r1, r2
 8005342:	bce0      	pop	{r5, r6, r7}
 8005344:	46ba      	mov	sl, r7
 8005346:	46b1      	mov	r9, r6
 8005348:	46a8      	mov	r8, r5
 800534a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800534c:	2c00      	cmp	r4, #0
 800534e:	d04b      	beq.n	80053e8 <__aeabi_dadd+0x1e0>
 8005350:	464c      	mov	r4, r9
 8005352:	1ba4      	subs	r4, r4, r6
 8005354:	46a4      	mov	ip, r4
 8005356:	2e00      	cmp	r6, #0
 8005358:	d000      	beq.n	800535c <__aeabi_dadd+0x154>
 800535a:	e123      	b.n	80055a4 <__aeabi_dadd+0x39c>
 800535c:	0004      	movs	r4, r0
 800535e:	431c      	orrs	r4, r3
 8005360:	d100      	bne.n	8005364 <__aeabi_dadd+0x15c>
 8005362:	e1af      	b.n	80056c4 <__aeabi_dadd+0x4bc>
 8005364:	4662      	mov	r2, ip
 8005366:	1e54      	subs	r4, r2, #1
 8005368:	2a01      	cmp	r2, #1
 800536a:	d100      	bne.n	800536e <__aeabi_dadd+0x166>
 800536c:	e215      	b.n	800579a <__aeabi_dadd+0x592>
 800536e:	4d80      	ldr	r5, [pc, #512]	; (8005570 <__aeabi_dadd+0x368>)
 8005370:	45ac      	cmp	ip, r5
 8005372:	d100      	bne.n	8005376 <__aeabi_dadd+0x16e>
 8005374:	e1c8      	b.n	8005708 <__aeabi_dadd+0x500>
 8005376:	46a4      	mov	ip, r4
 8005378:	e11b      	b.n	80055b2 <__aeabi_dadd+0x3aa>
 800537a:	464a      	mov	r2, r9
 800537c:	1ab2      	subs	r2, r6, r2
 800537e:	4694      	mov	ip, r2
 8005380:	2a00      	cmp	r2, #0
 8005382:	dc00      	bgt.n	8005386 <__aeabi_dadd+0x17e>
 8005384:	e0ac      	b.n	80054e0 <__aeabi_dadd+0x2d8>
 8005386:	464a      	mov	r2, r9
 8005388:	2a00      	cmp	r2, #0
 800538a:	d043      	beq.n	8005414 <__aeabi_dadd+0x20c>
 800538c:	4a78      	ldr	r2, [pc, #480]	; (8005570 <__aeabi_dadd+0x368>)
 800538e:	4296      	cmp	r6, r2
 8005390:	d100      	bne.n	8005394 <__aeabi_dadd+0x18c>
 8005392:	e1af      	b.n	80056f4 <__aeabi_dadd+0x4ec>
 8005394:	2280      	movs	r2, #128	; 0x80
 8005396:	003c      	movs	r4, r7
 8005398:	0412      	lsls	r2, r2, #16
 800539a:	4314      	orrs	r4, r2
 800539c:	46a0      	mov	r8, r4
 800539e:	4662      	mov	r2, ip
 80053a0:	2a38      	cmp	r2, #56	; 0x38
 80053a2:	dc67      	bgt.n	8005474 <__aeabi_dadd+0x26c>
 80053a4:	2a1f      	cmp	r2, #31
 80053a6:	dc00      	bgt.n	80053aa <__aeabi_dadd+0x1a2>
 80053a8:	e15f      	b.n	800566a <__aeabi_dadd+0x462>
 80053aa:	4647      	mov	r7, r8
 80053ac:	3a20      	subs	r2, #32
 80053ae:	40d7      	lsrs	r7, r2
 80053b0:	4662      	mov	r2, ip
 80053b2:	2a20      	cmp	r2, #32
 80053b4:	d005      	beq.n	80053c2 <__aeabi_dadd+0x1ba>
 80053b6:	4664      	mov	r4, ip
 80053b8:	2240      	movs	r2, #64	; 0x40
 80053ba:	1b12      	subs	r2, r2, r4
 80053bc:	4644      	mov	r4, r8
 80053be:	4094      	lsls	r4, r2
 80053c0:	4321      	orrs	r1, r4
 80053c2:	1e4a      	subs	r2, r1, #1
 80053c4:	4191      	sbcs	r1, r2
 80053c6:	000c      	movs	r4, r1
 80053c8:	433c      	orrs	r4, r7
 80053ca:	e057      	b.n	800547c <__aeabi_dadd+0x274>
 80053cc:	003a      	movs	r2, r7
 80053ce:	430a      	orrs	r2, r1
 80053d0:	d100      	bne.n	80053d4 <__aeabi_dadd+0x1cc>
 80053d2:	e105      	b.n	80055e0 <__aeabi_dadd+0x3d8>
 80053d4:	0022      	movs	r2, r4
 80053d6:	3a01      	subs	r2, #1
 80053d8:	2c01      	cmp	r4, #1
 80053da:	d100      	bne.n	80053de <__aeabi_dadd+0x1d6>
 80053dc:	e182      	b.n	80056e4 <__aeabi_dadd+0x4dc>
 80053de:	4c64      	ldr	r4, [pc, #400]	; (8005570 <__aeabi_dadd+0x368>)
 80053e0:	45a4      	cmp	ip, r4
 80053e2:	d05b      	beq.n	800549c <__aeabi_dadd+0x294>
 80053e4:	4694      	mov	ip, r2
 80053e6:	e741      	b.n	800526c <__aeabi_dadd+0x64>
 80053e8:	4c63      	ldr	r4, [pc, #396]	; (8005578 <__aeabi_dadd+0x370>)
 80053ea:	1c77      	adds	r7, r6, #1
 80053ec:	4227      	tst	r7, r4
 80053ee:	d000      	beq.n	80053f2 <__aeabi_dadd+0x1ea>
 80053f0:	e0c4      	b.n	800557c <__aeabi_dadd+0x374>
 80053f2:	0004      	movs	r4, r0
 80053f4:	431c      	orrs	r4, r3
 80053f6:	2e00      	cmp	r6, #0
 80053f8:	d000      	beq.n	80053fc <__aeabi_dadd+0x1f4>
 80053fa:	e169      	b.n	80056d0 <__aeabi_dadd+0x4c8>
 80053fc:	2c00      	cmp	r4, #0
 80053fe:	d100      	bne.n	8005402 <__aeabi_dadd+0x1fa>
 8005400:	e1bf      	b.n	8005782 <__aeabi_dadd+0x57a>
 8005402:	4644      	mov	r4, r8
 8005404:	430c      	orrs	r4, r1
 8005406:	d000      	beq.n	800540a <__aeabi_dadd+0x202>
 8005408:	e1d0      	b.n	80057ac <__aeabi_dadd+0x5a4>
 800540a:	0742      	lsls	r2, r0, #29
 800540c:	08db      	lsrs	r3, r3, #3
 800540e:	4313      	orrs	r3, r2
 8005410:	08c0      	lsrs	r0, r0, #3
 8005412:	e029      	b.n	8005468 <__aeabi_dadd+0x260>
 8005414:	003a      	movs	r2, r7
 8005416:	430a      	orrs	r2, r1
 8005418:	d100      	bne.n	800541c <__aeabi_dadd+0x214>
 800541a:	e170      	b.n	80056fe <__aeabi_dadd+0x4f6>
 800541c:	4662      	mov	r2, ip
 800541e:	4664      	mov	r4, ip
 8005420:	3a01      	subs	r2, #1
 8005422:	2c01      	cmp	r4, #1
 8005424:	d100      	bne.n	8005428 <__aeabi_dadd+0x220>
 8005426:	e0e0      	b.n	80055ea <__aeabi_dadd+0x3e2>
 8005428:	4c51      	ldr	r4, [pc, #324]	; (8005570 <__aeabi_dadd+0x368>)
 800542a:	45a4      	cmp	ip, r4
 800542c:	d100      	bne.n	8005430 <__aeabi_dadd+0x228>
 800542e:	e161      	b.n	80056f4 <__aeabi_dadd+0x4ec>
 8005430:	4694      	mov	ip, r2
 8005432:	e7b4      	b.n	800539e <__aeabi_dadd+0x196>
 8005434:	003a      	movs	r2, r7
 8005436:	391f      	subs	r1, #31
 8005438:	40ca      	lsrs	r2, r1
 800543a:	0011      	movs	r1, r2
 800543c:	2b20      	cmp	r3, #32
 800543e:	d003      	beq.n	8005448 <__aeabi_dadd+0x240>
 8005440:	2240      	movs	r2, #64	; 0x40
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	409f      	lsls	r7, r3
 8005446:	433c      	orrs	r4, r7
 8005448:	1e63      	subs	r3, r4, #1
 800544a:	419c      	sbcs	r4, r3
 800544c:	2700      	movs	r7, #0
 800544e:	2600      	movs	r6, #0
 8005450:	430c      	orrs	r4, r1
 8005452:	0763      	lsls	r3, r4, #29
 8005454:	d000      	beq.n	8005458 <__aeabi_dadd+0x250>
 8005456:	e753      	b.n	8005300 <__aeabi_dadd+0xf8>
 8005458:	46b4      	mov	ip, r6
 800545a:	08e4      	lsrs	r4, r4, #3
 800545c:	077b      	lsls	r3, r7, #29
 800545e:	4323      	orrs	r3, r4
 8005460:	08f8      	lsrs	r0, r7, #3
 8005462:	4a43      	ldr	r2, [pc, #268]	; (8005570 <__aeabi_dadd+0x368>)
 8005464:	4594      	cmp	ip, r2
 8005466:	d01d      	beq.n	80054a4 <__aeabi_dadd+0x29c>
 8005468:	4662      	mov	r2, ip
 800546a:	0307      	lsls	r7, r0, #12
 800546c:	0552      	lsls	r2, r2, #21
 800546e:	0b3f      	lsrs	r7, r7, #12
 8005470:	0d52      	lsrs	r2, r2, #21
 8005472:	e760      	b.n	8005336 <__aeabi_dadd+0x12e>
 8005474:	4644      	mov	r4, r8
 8005476:	430c      	orrs	r4, r1
 8005478:	1e62      	subs	r2, r4, #1
 800547a:	4194      	sbcs	r4, r2
 800547c:	18e4      	adds	r4, r4, r3
 800547e:	429c      	cmp	r4, r3
 8005480:	419b      	sbcs	r3, r3
 8005482:	425f      	negs	r7, r3
 8005484:	183f      	adds	r7, r7, r0
 8005486:	023b      	lsls	r3, r7, #8
 8005488:	d5e3      	bpl.n	8005452 <__aeabi_dadd+0x24a>
 800548a:	4b39      	ldr	r3, [pc, #228]	; (8005570 <__aeabi_dadd+0x368>)
 800548c:	3601      	adds	r6, #1
 800548e:	429e      	cmp	r6, r3
 8005490:	d000      	beq.n	8005494 <__aeabi_dadd+0x28c>
 8005492:	e0b5      	b.n	8005600 <__aeabi_dadd+0x3f8>
 8005494:	0032      	movs	r2, r6
 8005496:	2700      	movs	r7, #0
 8005498:	2300      	movs	r3, #0
 800549a:	e74c      	b.n	8005336 <__aeabi_dadd+0x12e>
 800549c:	0742      	lsls	r2, r0, #29
 800549e:	08db      	lsrs	r3, r3, #3
 80054a0:	4313      	orrs	r3, r2
 80054a2:	08c0      	lsrs	r0, r0, #3
 80054a4:	001a      	movs	r2, r3
 80054a6:	4302      	orrs	r2, r0
 80054a8:	d100      	bne.n	80054ac <__aeabi_dadd+0x2a4>
 80054aa:	e1e1      	b.n	8005870 <__aeabi_dadd+0x668>
 80054ac:	2780      	movs	r7, #128	; 0x80
 80054ae:	033f      	lsls	r7, r7, #12
 80054b0:	4307      	orrs	r7, r0
 80054b2:	033f      	lsls	r7, r7, #12
 80054b4:	4a2e      	ldr	r2, [pc, #184]	; (8005570 <__aeabi_dadd+0x368>)
 80054b6:	0b3f      	lsrs	r7, r7, #12
 80054b8:	e73d      	b.n	8005336 <__aeabi_dadd+0x12e>
 80054ba:	0020      	movs	r0, r4
 80054bc:	f001 fd16 	bl	8006eec <__clzsi2>
 80054c0:	0001      	movs	r1, r0
 80054c2:	3118      	adds	r1, #24
 80054c4:	291f      	cmp	r1, #31
 80054c6:	dc00      	bgt.n	80054ca <__aeabi_dadd+0x2c2>
 80054c8:	e6fc      	b.n	80052c4 <__aeabi_dadd+0xbc>
 80054ca:	3808      	subs	r0, #8
 80054cc:	4084      	lsls	r4, r0
 80054ce:	0027      	movs	r7, r4
 80054d0:	2400      	movs	r4, #0
 80054d2:	42b1      	cmp	r1, r6
 80054d4:	db00      	blt.n	80054d8 <__aeabi_dadd+0x2d0>
 80054d6:	e6ff      	b.n	80052d8 <__aeabi_dadd+0xd0>
 80054d8:	4a26      	ldr	r2, [pc, #152]	; (8005574 <__aeabi_dadd+0x36c>)
 80054da:	1a76      	subs	r6, r6, r1
 80054dc:	4017      	ands	r7, r2
 80054de:	e70d      	b.n	80052fc <__aeabi_dadd+0xf4>
 80054e0:	2a00      	cmp	r2, #0
 80054e2:	d02f      	beq.n	8005544 <__aeabi_dadd+0x33c>
 80054e4:	464a      	mov	r2, r9
 80054e6:	1b92      	subs	r2, r2, r6
 80054e8:	4694      	mov	ip, r2
 80054ea:	2e00      	cmp	r6, #0
 80054ec:	d100      	bne.n	80054f0 <__aeabi_dadd+0x2e8>
 80054ee:	e0ad      	b.n	800564c <__aeabi_dadd+0x444>
 80054f0:	4a1f      	ldr	r2, [pc, #124]	; (8005570 <__aeabi_dadd+0x368>)
 80054f2:	4591      	cmp	r9, r2
 80054f4:	d100      	bne.n	80054f8 <__aeabi_dadd+0x2f0>
 80054f6:	e10f      	b.n	8005718 <__aeabi_dadd+0x510>
 80054f8:	2280      	movs	r2, #128	; 0x80
 80054fa:	0412      	lsls	r2, r2, #16
 80054fc:	4310      	orrs	r0, r2
 80054fe:	4662      	mov	r2, ip
 8005500:	2a38      	cmp	r2, #56	; 0x38
 8005502:	dd00      	ble.n	8005506 <__aeabi_dadd+0x2fe>
 8005504:	e10f      	b.n	8005726 <__aeabi_dadd+0x51e>
 8005506:	2a1f      	cmp	r2, #31
 8005508:	dd00      	ble.n	800550c <__aeabi_dadd+0x304>
 800550a:	e180      	b.n	800580e <__aeabi_dadd+0x606>
 800550c:	4664      	mov	r4, ip
 800550e:	2220      	movs	r2, #32
 8005510:	001e      	movs	r6, r3
 8005512:	1b12      	subs	r2, r2, r4
 8005514:	4667      	mov	r7, ip
 8005516:	0004      	movs	r4, r0
 8005518:	4093      	lsls	r3, r2
 800551a:	4094      	lsls	r4, r2
 800551c:	40fe      	lsrs	r6, r7
 800551e:	1e5a      	subs	r2, r3, #1
 8005520:	4193      	sbcs	r3, r2
 8005522:	40f8      	lsrs	r0, r7
 8005524:	4334      	orrs	r4, r6
 8005526:	431c      	orrs	r4, r3
 8005528:	4480      	add	r8, r0
 800552a:	1864      	adds	r4, r4, r1
 800552c:	428c      	cmp	r4, r1
 800552e:	41bf      	sbcs	r7, r7
 8005530:	427f      	negs	r7, r7
 8005532:	464e      	mov	r6, r9
 8005534:	4447      	add	r7, r8
 8005536:	e7a6      	b.n	8005486 <__aeabi_dadd+0x27e>
 8005538:	4642      	mov	r2, r8
 800553a:	430a      	orrs	r2, r1
 800553c:	0011      	movs	r1, r2
 800553e:	1e4a      	subs	r2, r1, #1
 8005540:	4191      	sbcs	r1, r2
 8005542:	e6ad      	b.n	80052a0 <__aeabi_dadd+0x98>
 8005544:	4c0c      	ldr	r4, [pc, #48]	; (8005578 <__aeabi_dadd+0x370>)
 8005546:	1c72      	adds	r2, r6, #1
 8005548:	4222      	tst	r2, r4
 800554a:	d000      	beq.n	800554e <__aeabi_dadd+0x346>
 800554c:	e0a1      	b.n	8005692 <__aeabi_dadd+0x48a>
 800554e:	0002      	movs	r2, r0
 8005550:	431a      	orrs	r2, r3
 8005552:	2e00      	cmp	r6, #0
 8005554:	d000      	beq.n	8005558 <__aeabi_dadd+0x350>
 8005556:	e0fa      	b.n	800574e <__aeabi_dadd+0x546>
 8005558:	2a00      	cmp	r2, #0
 800555a:	d100      	bne.n	800555e <__aeabi_dadd+0x356>
 800555c:	e145      	b.n	80057ea <__aeabi_dadd+0x5e2>
 800555e:	003a      	movs	r2, r7
 8005560:	430a      	orrs	r2, r1
 8005562:	d000      	beq.n	8005566 <__aeabi_dadd+0x35e>
 8005564:	e146      	b.n	80057f4 <__aeabi_dadd+0x5ec>
 8005566:	0742      	lsls	r2, r0, #29
 8005568:	08db      	lsrs	r3, r3, #3
 800556a:	4313      	orrs	r3, r2
 800556c:	08c0      	lsrs	r0, r0, #3
 800556e:	e77b      	b.n	8005468 <__aeabi_dadd+0x260>
 8005570:	000007ff 	.word	0x000007ff
 8005574:	ff7fffff 	.word	0xff7fffff
 8005578:	000007fe 	.word	0x000007fe
 800557c:	4647      	mov	r7, r8
 800557e:	1a5c      	subs	r4, r3, r1
 8005580:	1bc2      	subs	r2, r0, r7
 8005582:	42a3      	cmp	r3, r4
 8005584:	41bf      	sbcs	r7, r7
 8005586:	427f      	negs	r7, r7
 8005588:	46b9      	mov	r9, r7
 800558a:	0017      	movs	r7, r2
 800558c:	464a      	mov	r2, r9
 800558e:	1abf      	subs	r7, r7, r2
 8005590:	023a      	lsls	r2, r7, #8
 8005592:	d500      	bpl.n	8005596 <__aeabi_dadd+0x38e>
 8005594:	e08d      	b.n	80056b2 <__aeabi_dadd+0x4aa>
 8005596:	0023      	movs	r3, r4
 8005598:	433b      	orrs	r3, r7
 800559a:	d000      	beq.n	800559e <__aeabi_dadd+0x396>
 800559c:	e68a      	b.n	80052b4 <__aeabi_dadd+0xac>
 800559e:	2000      	movs	r0, #0
 80055a0:	2500      	movs	r5, #0
 80055a2:	e761      	b.n	8005468 <__aeabi_dadd+0x260>
 80055a4:	4cb4      	ldr	r4, [pc, #720]	; (8005878 <__aeabi_dadd+0x670>)
 80055a6:	45a1      	cmp	r9, r4
 80055a8:	d100      	bne.n	80055ac <__aeabi_dadd+0x3a4>
 80055aa:	e0ad      	b.n	8005708 <__aeabi_dadd+0x500>
 80055ac:	2480      	movs	r4, #128	; 0x80
 80055ae:	0424      	lsls	r4, r4, #16
 80055b0:	4320      	orrs	r0, r4
 80055b2:	4664      	mov	r4, ip
 80055b4:	2c38      	cmp	r4, #56	; 0x38
 80055b6:	dc3d      	bgt.n	8005634 <__aeabi_dadd+0x42c>
 80055b8:	4662      	mov	r2, ip
 80055ba:	2c1f      	cmp	r4, #31
 80055bc:	dd00      	ble.n	80055c0 <__aeabi_dadd+0x3b8>
 80055be:	e0b7      	b.n	8005730 <__aeabi_dadd+0x528>
 80055c0:	2520      	movs	r5, #32
 80055c2:	001e      	movs	r6, r3
 80055c4:	1b2d      	subs	r5, r5, r4
 80055c6:	0004      	movs	r4, r0
 80055c8:	40ab      	lsls	r3, r5
 80055ca:	40ac      	lsls	r4, r5
 80055cc:	40d6      	lsrs	r6, r2
 80055ce:	40d0      	lsrs	r0, r2
 80055d0:	4642      	mov	r2, r8
 80055d2:	1e5d      	subs	r5, r3, #1
 80055d4:	41ab      	sbcs	r3, r5
 80055d6:	4334      	orrs	r4, r6
 80055d8:	1a12      	subs	r2, r2, r0
 80055da:	4690      	mov	r8, r2
 80055dc:	4323      	orrs	r3, r4
 80055de:	e02c      	b.n	800563a <__aeabi_dadd+0x432>
 80055e0:	0742      	lsls	r2, r0, #29
 80055e2:	08db      	lsrs	r3, r3, #3
 80055e4:	4313      	orrs	r3, r2
 80055e6:	08c0      	lsrs	r0, r0, #3
 80055e8:	e73b      	b.n	8005462 <__aeabi_dadd+0x25a>
 80055ea:	185c      	adds	r4, r3, r1
 80055ec:	429c      	cmp	r4, r3
 80055ee:	419b      	sbcs	r3, r3
 80055f0:	4440      	add	r0, r8
 80055f2:	425b      	negs	r3, r3
 80055f4:	18c7      	adds	r7, r0, r3
 80055f6:	2601      	movs	r6, #1
 80055f8:	023b      	lsls	r3, r7, #8
 80055fa:	d400      	bmi.n	80055fe <__aeabi_dadd+0x3f6>
 80055fc:	e729      	b.n	8005452 <__aeabi_dadd+0x24a>
 80055fe:	2602      	movs	r6, #2
 8005600:	4a9e      	ldr	r2, [pc, #632]	; (800587c <__aeabi_dadd+0x674>)
 8005602:	0863      	lsrs	r3, r4, #1
 8005604:	4017      	ands	r7, r2
 8005606:	2201      	movs	r2, #1
 8005608:	4014      	ands	r4, r2
 800560a:	431c      	orrs	r4, r3
 800560c:	07fb      	lsls	r3, r7, #31
 800560e:	431c      	orrs	r4, r3
 8005610:	087f      	lsrs	r7, r7, #1
 8005612:	e673      	b.n	80052fc <__aeabi_dadd+0xf4>
 8005614:	4644      	mov	r4, r8
 8005616:	3a20      	subs	r2, #32
 8005618:	40d4      	lsrs	r4, r2
 800561a:	4662      	mov	r2, ip
 800561c:	2a20      	cmp	r2, #32
 800561e:	d005      	beq.n	800562c <__aeabi_dadd+0x424>
 8005620:	4667      	mov	r7, ip
 8005622:	2240      	movs	r2, #64	; 0x40
 8005624:	1bd2      	subs	r2, r2, r7
 8005626:	4647      	mov	r7, r8
 8005628:	4097      	lsls	r7, r2
 800562a:	4339      	orrs	r1, r7
 800562c:	1e4a      	subs	r2, r1, #1
 800562e:	4191      	sbcs	r1, r2
 8005630:	4321      	orrs	r1, r4
 8005632:	e635      	b.n	80052a0 <__aeabi_dadd+0x98>
 8005634:	4303      	orrs	r3, r0
 8005636:	1e58      	subs	r0, r3, #1
 8005638:	4183      	sbcs	r3, r0
 800563a:	1acc      	subs	r4, r1, r3
 800563c:	42a1      	cmp	r1, r4
 800563e:	41bf      	sbcs	r7, r7
 8005640:	4643      	mov	r3, r8
 8005642:	427f      	negs	r7, r7
 8005644:	4655      	mov	r5, sl
 8005646:	464e      	mov	r6, r9
 8005648:	1bdf      	subs	r7, r3, r7
 800564a:	e62e      	b.n	80052aa <__aeabi_dadd+0xa2>
 800564c:	0002      	movs	r2, r0
 800564e:	431a      	orrs	r2, r3
 8005650:	d100      	bne.n	8005654 <__aeabi_dadd+0x44c>
 8005652:	e0bd      	b.n	80057d0 <__aeabi_dadd+0x5c8>
 8005654:	4662      	mov	r2, ip
 8005656:	4664      	mov	r4, ip
 8005658:	3a01      	subs	r2, #1
 800565a:	2c01      	cmp	r4, #1
 800565c:	d100      	bne.n	8005660 <__aeabi_dadd+0x458>
 800565e:	e0e5      	b.n	800582c <__aeabi_dadd+0x624>
 8005660:	4c85      	ldr	r4, [pc, #532]	; (8005878 <__aeabi_dadd+0x670>)
 8005662:	45a4      	cmp	ip, r4
 8005664:	d058      	beq.n	8005718 <__aeabi_dadd+0x510>
 8005666:	4694      	mov	ip, r2
 8005668:	e749      	b.n	80054fe <__aeabi_dadd+0x2f6>
 800566a:	4664      	mov	r4, ip
 800566c:	2220      	movs	r2, #32
 800566e:	1b12      	subs	r2, r2, r4
 8005670:	4644      	mov	r4, r8
 8005672:	4094      	lsls	r4, r2
 8005674:	000f      	movs	r7, r1
 8005676:	46a1      	mov	r9, r4
 8005678:	4664      	mov	r4, ip
 800567a:	4091      	lsls	r1, r2
 800567c:	40e7      	lsrs	r7, r4
 800567e:	464c      	mov	r4, r9
 8005680:	1e4a      	subs	r2, r1, #1
 8005682:	4191      	sbcs	r1, r2
 8005684:	433c      	orrs	r4, r7
 8005686:	4642      	mov	r2, r8
 8005688:	430c      	orrs	r4, r1
 800568a:	4661      	mov	r1, ip
 800568c:	40ca      	lsrs	r2, r1
 800568e:	1880      	adds	r0, r0, r2
 8005690:	e6f4      	b.n	800547c <__aeabi_dadd+0x274>
 8005692:	4c79      	ldr	r4, [pc, #484]	; (8005878 <__aeabi_dadd+0x670>)
 8005694:	42a2      	cmp	r2, r4
 8005696:	d100      	bne.n	800569a <__aeabi_dadd+0x492>
 8005698:	e6fd      	b.n	8005496 <__aeabi_dadd+0x28e>
 800569a:	1859      	adds	r1, r3, r1
 800569c:	4299      	cmp	r1, r3
 800569e:	419b      	sbcs	r3, r3
 80056a0:	4440      	add	r0, r8
 80056a2:	425f      	negs	r7, r3
 80056a4:	19c7      	adds	r7, r0, r7
 80056a6:	07fc      	lsls	r4, r7, #31
 80056a8:	0849      	lsrs	r1, r1, #1
 80056aa:	0016      	movs	r6, r2
 80056ac:	430c      	orrs	r4, r1
 80056ae:	087f      	lsrs	r7, r7, #1
 80056b0:	e6cf      	b.n	8005452 <__aeabi_dadd+0x24a>
 80056b2:	1acc      	subs	r4, r1, r3
 80056b4:	42a1      	cmp	r1, r4
 80056b6:	41bf      	sbcs	r7, r7
 80056b8:	4643      	mov	r3, r8
 80056ba:	427f      	negs	r7, r7
 80056bc:	1a18      	subs	r0, r3, r0
 80056be:	4655      	mov	r5, sl
 80056c0:	1bc7      	subs	r7, r0, r7
 80056c2:	e5f7      	b.n	80052b4 <__aeabi_dadd+0xac>
 80056c4:	08c9      	lsrs	r1, r1, #3
 80056c6:	077b      	lsls	r3, r7, #29
 80056c8:	4655      	mov	r5, sl
 80056ca:	430b      	orrs	r3, r1
 80056cc:	08f8      	lsrs	r0, r7, #3
 80056ce:	e6c8      	b.n	8005462 <__aeabi_dadd+0x25a>
 80056d0:	2c00      	cmp	r4, #0
 80056d2:	d000      	beq.n	80056d6 <__aeabi_dadd+0x4ce>
 80056d4:	e081      	b.n	80057da <__aeabi_dadd+0x5d2>
 80056d6:	4643      	mov	r3, r8
 80056d8:	430b      	orrs	r3, r1
 80056da:	d115      	bne.n	8005708 <__aeabi_dadd+0x500>
 80056dc:	2080      	movs	r0, #128	; 0x80
 80056de:	2500      	movs	r5, #0
 80056e0:	0300      	lsls	r0, r0, #12
 80056e2:	e6e3      	b.n	80054ac <__aeabi_dadd+0x2a4>
 80056e4:	1a5c      	subs	r4, r3, r1
 80056e6:	42a3      	cmp	r3, r4
 80056e8:	419b      	sbcs	r3, r3
 80056ea:	1bc7      	subs	r7, r0, r7
 80056ec:	425b      	negs	r3, r3
 80056ee:	2601      	movs	r6, #1
 80056f0:	1aff      	subs	r7, r7, r3
 80056f2:	e5da      	b.n	80052aa <__aeabi_dadd+0xa2>
 80056f4:	0742      	lsls	r2, r0, #29
 80056f6:	08db      	lsrs	r3, r3, #3
 80056f8:	4313      	orrs	r3, r2
 80056fa:	08c0      	lsrs	r0, r0, #3
 80056fc:	e6d2      	b.n	80054a4 <__aeabi_dadd+0x29c>
 80056fe:	0742      	lsls	r2, r0, #29
 8005700:	08db      	lsrs	r3, r3, #3
 8005702:	4313      	orrs	r3, r2
 8005704:	08c0      	lsrs	r0, r0, #3
 8005706:	e6ac      	b.n	8005462 <__aeabi_dadd+0x25a>
 8005708:	4643      	mov	r3, r8
 800570a:	4642      	mov	r2, r8
 800570c:	08c9      	lsrs	r1, r1, #3
 800570e:	075b      	lsls	r3, r3, #29
 8005710:	4655      	mov	r5, sl
 8005712:	430b      	orrs	r3, r1
 8005714:	08d0      	lsrs	r0, r2, #3
 8005716:	e6c5      	b.n	80054a4 <__aeabi_dadd+0x29c>
 8005718:	4643      	mov	r3, r8
 800571a:	4642      	mov	r2, r8
 800571c:	075b      	lsls	r3, r3, #29
 800571e:	08c9      	lsrs	r1, r1, #3
 8005720:	430b      	orrs	r3, r1
 8005722:	08d0      	lsrs	r0, r2, #3
 8005724:	e6be      	b.n	80054a4 <__aeabi_dadd+0x29c>
 8005726:	4303      	orrs	r3, r0
 8005728:	001c      	movs	r4, r3
 800572a:	1e63      	subs	r3, r4, #1
 800572c:	419c      	sbcs	r4, r3
 800572e:	e6fc      	b.n	800552a <__aeabi_dadd+0x322>
 8005730:	0002      	movs	r2, r0
 8005732:	3c20      	subs	r4, #32
 8005734:	40e2      	lsrs	r2, r4
 8005736:	0014      	movs	r4, r2
 8005738:	4662      	mov	r2, ip
 800573a:	2a20      	cmp	r2, #32
 800573c:	d003      	beq.n	8005746 <__aeabi_dadd+0x53e>
 800573e:	2540      	movs	r5, #64	; 0x40
 8005740:	1aad      	subs	r5, r5, r2
 8005742:	40a8      	lsls	r0, r5
 8005744:	4303      	orrs	r3, r0
 8005746:	1e58      	subs	r0, r3, #1
 8005748:	4183      	sbcs	r3, r0
 800574a:	4323      	orrs	r3, r4
 800574c:	e775      	b.n	800563a <__aeabi_dadd+0x432>
 800574e:	2a00      	cmp	r2, #0
 8005750:	d0e2      	beq.n	8005718 <__aeabi_dadd+0x510>
 8005752:	003a      	movs	r2, r7
 8005754:	430a      	orrs	r2, r1
 8005756:	d0cd      	beq.n	80056f4 <__aeabi_dadd+0x4ec>
 8005758:	0742      	lsls	r2, r0, #29
 800575a:	08db      	lsrs	r3, r3, #3
 800575c:	4313      	orrs	r3, r2
 800575e:	2280      	movs	r2, #128	; 0x80
 8005760:	08c0      	lsrs	r0, r0, #3
 8005762:	0312      	lsls	r2, r2, #12
 8005764:	4210      	tst	r0, r2
 8005766:	d006      	beq.n	8005776 <__aeabi_dadd+0x56e>
 8005768:	08fc      	lsrs	r4, r7, #3
 800576a:	4214      	tst	r4, r2
 800576c:	d103      	bne.n	8005776 <__aeabi_dadd+0x56e>
 800576e:	0020      	movs	r0, r4
 8005770:	08cb      	lsrs	r3, r1, #3
 8005772:	077a      	lsls	r2, r7, #29
 8005774:	4313      	orrs	r3, r2
 8005776:	0f5a      	lsrs	r2, r3, #29
 8005778:	00db      	lsls	r3, r3, #3
 800577a:	0752      	lsls	r2, r2, #29
 800577c:	08db      	lsrs	r3, r3, #3
 800577e:	4313      	orrs	r3, r2
 8005780:	e690      	b.n	80054a4 <__aeabi_dadd+0x29c>
 8005782:	4643      	mov	r3, r8
 8005784:	430b      	orrs	r3, r1
 8005786:	d100      	bne.n	800578a <__aeabi_dadd+0x582>
 8005788:	e709      	b.n	800559e <__aeabi_dadd+0x396>
 800578a:	4643      	mov	r3, r8
 800578c:	4642      	mov	r2, r8
 800578e:	08c9      	lsrs	r1, r1, #3
 8005790:	075b      	lsls	r3, r3, #29
 8005792:	4655      	mov	r5, sl
 8005794:	430b      	orrs	r3, r1
 8005796:	08d0      	lsrs	r0, r2, #3
 8005798:	e666      	b.n	8005468 <__aeabi_dadd+0x260>
 800579a:	1acc      	subs	r4, r1, r3
 800579c:	42a1      	cmp	r1, r4
 800579e:	4189      	sbcs	r1, r1
 80057a0:	1a3f      	subs	r7, r7, r0
 80057a2:	4249      	negs	r1, r1
 80057a4:	4655      	mov	r5, sl
 80057a6:	2601      	movs	r6, #1
 80057a8:	1a7f      	subs	r7, r7, r1
 80057aa:	e57e      	b.n	80052aa <__aeabi_dadd+0xa2>
 80057ac:	4642      	mov	r2, r8
 80057ae:	1a5c      	subs	r4, r3, r1
 80057b0:	1a87      	subs	r7, r0, r2
 80057b2:	42a3      	cmp	r3, r4
 80057b4:	4192      	sbcs	r2, r2
 80057b6:	4252      	negs	r2, r2
 80057b8:	1abf      	subs	r7, r7, r2
 80057ba:	023a      	lsls	r2, r7, #8
 80057bc:	d53d      	bpl.n	800583a <__aeabi_dadd+0x632>
 80057be:	1acc      	subs	r4, r1, r3
 80057c0:	42a1      	cmp	r1, r4
 80057c2:	4189      	sbcs	r1, r1
 80057c4:	4643      	mov	r3, r8
 80057c6:	4249      	negs	r1, r1
 80057c8:	1a1f      	subs	r7, r3, r0
 80057ca:	4655      	mov	r5, sl
 80057cc:	1a7f      	subs	r7, r7, r1
 80057ce:	e595      	b.n	80052fc <__aeabi_dadd+0xf4>
 80057d0:	077b      	lsls	r3, r7, #29
 80057d2:	08c9      	lsrs	r1, r1, #3
 80057d4:	430b      	orrs	r3, r1
 80057d6:	08f8      	lsrs	r0, r7, #3
 80057d8:	e643      	b.n	8005462 <__aeabi_dadd+0x25a>
 80057da:	4644      	mov	r4, r8
 80057dc:	08db      	lsrs	r3, r3, #3
 80057de:	430c      	orrs	r4, r1
 80057e0:	d130      	bne.n	8005844 <__aeabi_dadd+0x63c>
 80057e2:	0742      	lsls	r2, r0, #29
 80057e4:	4313      	orrs	r3, r2
 80057e6:	08c0      	lsrs	r0, r0, #3
 80057e8:	e65c      	b.n	80054a4 <__aeabi_dadd+0x29c>
 80057ea:	077b      	lsls	r3, r7, #29
 80057ec:	08c9      	lsrs	r1, r1, #3
 80057ee:	430b      	orrs	r3, r1
 80057f0:	08f8      	lsrs	r0, r7, #3
 80057f2:	e639      	b.n	8005468 <__aeabi_dadd+0x260>
 80057f4:	185c      	adds	r4, r3, r1
 80057f6:	429c      	cmp	r4, r3
 80057f8:	419b      	sbcs	r3, r3
 80057fa:	4440      	add	r0, r8
 80057fc:	425b      	negs	r3, r3
 80057fe:	18c7      	adds	r7, r0, r3
 8005800:	023b      	lsls	r3, r7, #8
 8005802:	d400      	bmi.n	8005806 <__aeabi_dadd+0x5fe>
 8005804:	e625      	b.n	8005452 <__aeabi_dadd+0x24a>
 8005806:	4b1d      	ldr	r3, [pc, #116]	; (800587c <__aeabi_dadd+0x674>)
 8005808:	2601      	movs	r6, #1
 800580a:	401f      	ands	r7, r3
 800580c:	e621      	b.n	8005452 <__aeabi_dadd+0x24a>
 800580e:	0004      	movs	r4, r0
 8005810:	3a20      	subs	r2, #32
 8005812:	40d4      	lsrs	r4, r2
 8005814:	4662      	mov	r2, ip
 8005816:	2a20      	cmp	r2, #32
 8005818:	d004      	beq.n	8005824 <__aeabi_dadd+0x61c>
 800581a:	2240      	movs	r2, #64	; 0x40
 800581c:	4666      	mov	r6, ip
 800581e:	1b92      	subs	r2, r2, r6
 8005820:	4090      	lsls	r0, r2
 8005822:	4303      	orrs	r3, r0
 8005824:	1e5a      	subs	r2, r3, #1
 8005826:	4193      	sbcs	r3, r2
 8005828:	431c      	orrs	r4, r3
 800582a:	e67e      	b.n	800552a <__aeabi_dadd+0x322>
 800582c:	185c      	adds	r4, r3, r1
 800582e:	428c      	cmp	r4, r1
 8005830:	4189      	sbcs	r1, r1
 8005832:	4440      	add	r0, r8
 8005834:	4249      	negs	r1, r1
 8005836:	1847      	adds	r7, r0, r1
 8005838:	e6dd      	b.n	80055f6 <__aeabi_dadd+0x3ee>
 800583a:	0023      	movs	r3, r4
 800583c:	433b      	orrs	r3, r7
 800583e:	d100      	bne.n	8005842 <__aeabi_dadd+0x63a>
 8005840:	e6ad      	b.n	800559e <__aeabi_dadd+0x396>
 8005842:	e606      	b.n	8005452 <__aeabi_dadd+0x24a>
 8005844:	0744      	lsls	r4, r0, #29
 8005846:	4323      	orrs	r3, r4
 8005848:	2480      	movs	r4, #128	; 0x80
 800584a:	08c0      	lsrs	r0, r0, #3
 800584c:	0324      	lsls	r4, r4, #12
 800584e:	4220      	tst	r0, r4
 8005850:	d008      	beq.n	8005864 <__aeabi_dadd+0x65c>
 8005852:	4642      	mov	r2, r8
 8005854:	08d6      	lsrs	r6, r2, #3
 8005856:	4226      	tst	r6, r4
 8005858:	d104      	bne.n	8005864 <__aeabi_dadd+0x65c>
 800585a:	4655      	mov	r5, sl
 800585c:	0030      	movs	r0, r6
 800585e:	08cb      	lsrs	r3, r1, #3
 8005860:	0751      	lsls	r1, r2, #29
 8005862:	430b      	orrs	r3, r1
 8005864:	0f5a      	lsrs	r2, r3, #29
 8005866:	00db      	lsls	r3, r3, #3
 8005868:	08db      	lsrs	r3, r3, #3
 800586a:	0752      	lsls	r2, r2, #29
 800586c:	4313      	orrs	r3, r2
 800586e:	e619      	b.n	80054a4 <__aeabi_dadd+0x29c>
 8005870:	2300      	movs	r3, #0
 8005872:	4a01      	ldr	r2, [pc, #4]	; (8005878 <__aeabi_dadd+0x670>)
 8005874:	001f      	movs	r7, r3
 8005876:	e55e      	b.n	8005336 <__aeabi_dadd+0x12e>
 8005878:	000007ff 	.word	0x000007ff
 800587c:	ff7fffff 	.word	0xff7fffff

08005880 <__aeabi_ddiv>:
 8005880:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005882:	4657      	mov	r7, sl
 8005884:	464e      	mov	r6, r9
 8005886:	4645      	mov	r5, r8
 8005888:	46de      	mov	lr, fp
 800588a:	b5e0      	push	{r5, r6, r7, lr}
 800588c:	4681      	mov	r9, r0
 800588e:	0005      	movs	r5, r0
 8005890:	030c      	lsls	r4, r1, #12
 8005892:	0048      	lsls	r0, r1, #1
 8005894:	4692      	mov	sl, r2
 8005896:	001f      	movs	r7, r3
 8005898:	b085      	sub	sp, #20
 800589a:	0b24      	lsrs	r4, r4, #12
 800589c:	0d40      	lsrs	r0, r0, #21
 800589e:	0fce      	lsrs	r6, r1, #31
 80058a0:	2800      	cmp	r0, #0
 80058a2:	d100      	bne.n	80058a6 <__aeabi_ddiv+0x26>
 80058a4:	e156      	b.n	8005b54 <__aeabi_ddiv+0x2d4>
 80058a6:	4bd4      	ldr	r3, [pc, #848]	; (8005bf8 <__aeabi_ddiv+0x378>)
 80058a8:	4298      	cmp	r0, r3
 80058aa:	d100      	bne.n	80058ae <__aeabi_ddiv+0x2e>
 80058ac:	e172      	b.n	8005b94 <__aeabi_ddiv+0x314>
 80058ae:	0f6b      	lsrs	r3, r5, #29
 80058b0:	00e4      	lsls	r4, r4, #3
 80058b2:	431c      	orrs	r4, r3
 80058b4:	2380      	movs	r3, #128	; 0x80
 80058b6:	041b      	lsls	r3, r3, #16
 80058b8:	4323      	orrs	r3, r4
 80058ba:	4698      	mov	r8, r3
 80058bc:	4bcf      	ldr	r3, [pc, #828]	; (8005bfc <__aeabi_ddiv+0x37c>)
 80058be:	00ed      	lsls	r5, r5, #3
 80058c0:	469b      	mov	fp, r3
 80058c2:	2300      	movs	r3, #0
 80058c4:	4699      	mov	r9, r3
 80058c6:	4483      	add	fp, r0
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	033c      	lsls	r4, r7, #12
 80058cc:	007b      	lsls	r3, r7, #1
 80058ce:	4650      	mov	r0, sl
 80058d0:	0b24      	lsrs	r4, r4, #12
 80058d2:	0d5b      	lsrs	r3, r3, #21
 80058d4:	0fff      	lsrs	r7, r7, #31
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d100      	bne.n	80058dc <__aeabi_ddiv+0x5c>
 80058da:	e11f      	b.n	8005b1c <__aeabi_ddiv+0x29c>
 80058dc:	4ac6      	ldr	r2, [pc, #792]	; (8005bf8 <__aeabi_ddiv+0x378>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d100      	bne.n	80058e4 <__aeabi_ddiv+0x64>
 80058e2:	e162      	b.n	8005baa <__aeabi_ddiv+0x32a>
 80058e4:	49c5      	ldr	r1, [pc, #788]	; (8005bfc <__aeabi_ddiv+0x37c>)
 80058e6:	0f42      	lsrs	r2, r0, #29
 80058e8:	468c      	mov	ip, r1
 80058ea:	00e4      	lsls	r4, r4, #3
 80058ec:	4659      	mov	r1, fp
 80058ee:	4314      	orrs	r4, r2
 80058f0:	2280      	movs	r2, #128	; 0x80
 80058f2:	4463      	add	r3, ip
 80058f4:	0412      	lsls	r2, r2, #16
 80058f6:	1acb      	subs	r3, r1, r3
 80058f8:	4314      	orrs	r4, r2
 80058fa:	469b      	mov	fp, r3
 80058fc:	00c2      	lsls	r2, r0, #3
 80058fe:	2000      	movs	r0, #0
 8005900:	0033      	movs	r3, r6
 8005902:	407b      	eors	r3, r7
 8005904:	469a      	mov	sl, r3
 8005906:	464b      	mov	r3, r9
 8005908:	2b0f      	cmp	r3, #15
 800590a:	d827      	bhi.n	800595c <__aeabi_ddiv+0xdc>
 800590c:	49bc      	ldr	r1, [pc, #752]	; (8005c00 <__aeabi_ddiv+0x380>)
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	58cb      	ldr	r3, [r1, r3]
 8005912:	469f      	mov	pc, r3
 8005914:	46b2      	mov	sl, r6
 8005916:	9b00      	ldr	r3, [sp, #0]
 8005918:	2b02      	cmp	r3, #2
 800591a:	d016      	beq.n	800594a <__aeabi_ddiv+0xca>
 800591c:	2b03      	cmp	r3, #3
 800591e:	d100      	bne.n	8005922 <__aeabi_ddiv+0xa2>
 8005920:	e28e      	b.n	8005e40 <__aeabi_ddiv+0x5c0>
 8005922:	2b01      	cmp	r3, #1
 8005924:	d000      	beq.n	8005928 <__aeabi_ddiv+0xa8>
 8005926:	e0d9      	b.n	8005adc <__aeabi_ddiv+0x25c>
 8005928:	2300      	movs	r3, #0
 800592a:	2400      	movs	r4, #0
 800592c:	2500      	movs	r5, #0
 800592e:	4652      	mov	r2, sl
 8005930:	051b      	lsls	r3, r3, #20
 8005932:	4323      	orrs	r3, r4
 8005934:	07d2      	lsls	r2, r2, #31
 8005936:	4313      	orrs	r3, r2
 8005938:	0028      	movs	r0, r5
 800593a:	0019      	movs	r1, r3
 800593c:	b005      	add	sp, #20
 800593e:	bcf0      	pop	{r4, r5, r6, r7}
 8005940:	46bb      	mov	fp, r7
 8005942:	46b2      	mov	sl, r6
 8005944:	46a9      	mov	r9, r5
 8005946:	46a0      	mov	r8, r4
 8005948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800594a:	2400      	movs	r4, #0
 800594c:	2500      	movs	r5, #0
 800594e:	4baa      	ldr	r3, [pc, #680]	; (8005bf8 <__aeabi_ddiv+0x378>)
 8005950:	e7ed      	b.n	800592e <__aeabi_ddiv+0xae>
 8005952:	46ba      	mov	sl, r7
 8005954:	46a0      	mov	r8, r4
 8005956:	0015      	movs	r5, r2
 8005958:	9000      	str	r0, [sp, #0]
 800595a:	e7dc      	b.n	8005916 <__aeabi_ddiv+0x96>
 800595c:	4544      	cmp	r4, r8
 800595e:	d200      	bcs.n	8005962 <__aeabi_ddiv+0xe2>
 8005960:	e1c7      	b.n	8005cf2 <__aeabi_ddiv+0x472>
 8005962:	d100      	bne.n	8005966 <__aeabi_ddiv+0xe6>
 8005964:	e1c2      	b.n	8005cec <__aeabi_ddiv+0x46c>
 8005966:	2301      	movs	r3, #1
 8005968:	425b      	negs	r3, r3
 800596a:	469c      	mov	ip, r3
 800596c:	002e      	movs	r6, r5
 800596e:	4640      	mov	r0, r8
 8005970:	2500      	movs	r5, #0
 8005972:	44e3      	add	fp, ip
 8005974:	0223      	lsls	r3, r4, #8
 8005976:	0e14      	lsrs	r4, r2, #24
 8005978:	431c      	orrs	r4, r3
 800597a:	0c1b      	lsrs	r3, r3, #16
 800597c:	4699      	mov	r9, r3
 800597e:	0423      	lsls	r3, r4, #16
 8005980:	0c1f      	lsrs	r7, r3, #16
 8005982:	0212      	lsls	r2, r2, #8
 8005984:	4649      	mov	r1, r9
 8005986:	9200      	str	r2, [sp, #0]
 8005988:	9701      	str	r7, [sp, #4]
 800598a:	f7fe fab3 	bl	8003ef4 <__aeabi_uidivmod>
 800598e:	0002      	movs	r2, r0
 8005990:	437a      	muls	r2, r7
 8005992:	040b      	lsls	r3, r1, #16
 8005994:	0c31      	lsrs	r1, r6, #16
 8005996:	4680      	mov	r8, r0
 8005998:	4319      	orrs	r1, r3
 800599a:	428a      	cmp	r2, r1
 800599c:	d907      	bls.n	80059ae <__aeabi_ddiv+0x12e>
 800599e:	2301      	movs	r3, #1
 80059a0:	425b      	negs	r3, r3
 80059a2:	469c      	mov	ip, r3
 80059a4:	1909      	adds	r1, r1, r4
 80059a6:	44e0      	add	r8, ip
 80059a8:	428c      	cmp	r4, r1
 80059aa:	d800      	bhi.n	80059ae <__aeabi_ddiv+0x12e>
 80059ac:	e207      	b.n	8005dbe <__aeabi_ddiv+0x53e>
 80059ae:	1a88      	subs	r0, r1, r2
 80059b0:	4649      	mov	r1, r9
 80059b2:	f7fe fa9f 	bl	8003ef4 <__aeabi_uidivmod>
 80059b6:	0409      	lsls	r1, r1, #16
 80059b8:	468c      	mov	ip, r1
 80059ba:	0431      	lsls	r1, r6, #16
 80059bc:	4666      	mov	r6, ip
 80059be:	9a01      	ldr	r2, [sp, #4]
 80059c0:	0c09      	lsrs	r1, r1, #16
 80059c2:	4342      	muls	r2, r0
 80059c4:	0003      	movs	r3, r0
 80059c6:	4331      	orrs	r1, r6
 80059c8:	428a      	cmp	r2, r1
 80059ca:	d904      	bls.n	80059d6 <__aeabi_ddiv+0x156>
 80059cc:	1909      	adds	r1, r1, r4
 80059ce:	3b01      	subs	r3, #1
 80059d0:	428c      	cmp	r4, r1
 80059d2:	d800      	bhi.n	80059d6 <__aeabi_ddiv+0x156>
 80059d4:	e1ed      	b.n	8005db2 <__aeabi_ddiv+0x532>
 80059d6:	1a88      	subs	r0, r1, r2
 80059d8:	4642      	mov	r2, r8
 80059da:	0412      	lsls	r2, r2, #16
 80059dc:	431a      	orrs	r2, r3
 80059de:	4690      	mov	r8, r2
 80059e0:	4641      	mov	r1, r8
 80059e2:	9b00      	ldr	r3, [sp, #0]
 80059e4:	040e      	lsls	r6, r1, #16
 80059e6:	0c1b      	lsrs	r3, r3, #16
 80059e8:	001f      	movs	r7, r3
 80059ea:	9302      	str	r3, [sp, #8]
 80059ec:	9b00      	ldr	r3, [sp, #0]
 80059ee:	0c36      	lsrs	r6, r6, #16
 80059f0:	041b      	lsls	r3, r3, #16
 80059f2:	0c19      	lsrs	r1, r3, #16
 80059f4:	000b      	movs	r3, r1
 80059f6:	4373      	muls	r3, r6
 80059f8:	0c12      	lsrs	r2, r2, #16
 80059fa:	437e      	muls	r6, r7
 80059fc:	9103      	str	r1, [sp, #12]
 80059fe:	4351      	muls	r1, r2
 8005a00:	437a      	muls	r2, r7
 8005a02:	0c1f      	lsrs	r7, r3, #16
 8005a04:	46bc      	mov	ip, r7
 8005a06:	1876      	adds	r6, r6, r1
 8005a08:	4466      	add	r6, ip
 8005a0a:	42b1      	cmp	r1, r6
 8005a0c:	d903      	bls.n	8005a16 <__aeabi_ddiv+0x196>
 8005a0e:	2180      	movs	r1, #128	; 0x80
 8005a10:	0249      	lsls	r1, r1, #9
 8005a12:	468c      	mov	ip, r1
 8005a14:	4462      	add	r2, ip
 8005a16:	0c31      	lsrs	r1, r6, #16
 8005a18:	188a      	adds	r2, r1, r2
 8005a1a:	0431      	lsls	r1, r6, #16
 8005a1c:	041e      	lsls	r6, r3, #16
 8005a1e:	0c36      	lsrs	r6, r6, #16
 8005a20:	198e      	adds	r6, r1, r6
 8005a22:	4290      	cmp	r0, r2
 8005a24:	d302      	bcc.n	8005a2c <__aeabi_ddiv+0x1ac>
 8005a26:	d112      	bne.n	8005a4e <__aeabi_ddiv+0x1ce>
 8005a28:	42b5      	cmp	r5, r6
 8005a2a:	d210      	bcs.n	8005a4e <__aeabi_ddiv+0x1ce>
 8005a2c:	4643      	mov	r3, r8
 8005a2e:	1e59      	subs	r1, r3, #1
 8005a30:	9b00      	ldr	r3, [sp, #0]
 8005a32:	469c      	mov	ip, r3
 8005a34:	4465      	add	r5, ip
 8005a36:	001f      	movs	r7, r3
 8005a38:	429d      	cmp	r5, r3
 8005a3a:	419b      	sbcs	r3, r3
 8005a3c:	425b      	negs	r3, r3
 8005a3e:	191b      	adds	r3, r3, r4
 8005a40:	18c0      	adds	r0, r0, r3
 8005a42:	4284      	cmp	r4, r0
 8005a44:	d200      	bcs.n	8005a48 <__aeabi_ddiv+0x1c8>
 8005a46:	e1a0      	b.n	8005d8a <__aeabi_ddiv+0x50a>
 8005a48:	d100      	bne.n	8005a4c <__aeabi_ddiv+0x1cc>
 8005a4a:	e19b      	b.n	8005d84 <__aeabi_ddiv+0x504>
 8005a4c:	4688      	mov	r8, r1
 8005a4e:	1bae      	subs	r6, r5, r6
 8005a50:	42b5      	cmp	r5, r6
 8005a52:	41ad      	sbcs	r5, r5
 8005a54:	1a80      	subs	r0, r0, r2
 8005a56:	426d      	negs	r5, r5
 8005a58:	1b40      	subs	r0, r0, r5
 8005a5a:	4284      	cmp	r4, r0
 8005a5c:	d100      	bne.n	8005a60 <__aeabi_ddiv+0x1e0>
 8005a5e:	e1d5      	b.n	8005e0c <__aeabi_ddiv+0x58c>
 8005a60:	4649      	mov	r1, r9
 8005a62:	f7fe fa47 	bl	8003ef4 <__aeabi_uidivmod>
 8005a66:	9a01      	ldr	r2, [sp, #4]
 8005a68:	040b      	lsls	r3, r1, #16
 8005a6a:	4342      	muls	r2, r0
 8005a6c:	0c31      	lsrs	r1, r6, #16
 8005a6e:	0005      	movs	r5, r0
 8005a70:	4319      	orrs	r1, r3
 8005a72:	428a      	cmp	r2, r1
 8005a74:	d900      	bls.n	8005a78 <__aeabi_ddiv+0x1f8>
 8005a76:	e16c      	b.n	8005d52 <__aeabi_ddiv+0x4d2>
 8005a78:	1a88      	subs	r0, r1, r2
 8005a7a:	4649      	mov	r1, r9
 8005a7c:	f7fe fa3a 	bl	8003ef4 <__aeabi_uidivmod>
 8005a80:	9a01      	ldr	r2, [sp, #4]
 8005a82:	0436      	lsls	r6, r6, #16
 8005a84:	4342      	muls	r2, r0
 8005a86:	0409      	lsls	r1, r1, #16
 8005a88:	0c36      	lsrs	r6, r6, #16
 8005a8a:	0003      	movs	r3, r0
 8005a8c:	430e      	orrs	r6, r1
 8005a8e:	42b2      	cmp	r2, r6
 8005a90:	d900      	bls.n	8005a94 <__aeabi_ddiv+0x214>
 8005a92:	e153      	b.n	8005d3c <__aeabi_ddiv+0x4bc>
 8005a94:	9803      	ldr	r0, [sp, #12]
 8005a96:	1ab6      	subs	r6, r6, r2
 8005a98:	0002      	movs	r2, r0
 8005a9a:	042d      	lsls	r5, r5, #16
 8005a9c:	431d      	orrs	r5, r3
 8005a9e:	9f02      	ldr	r7, [sp, #8]
 8005aa0:	042b      	lsls	r3, r5, #16
 8005aa2:	0c1b      	lsrs	r3, r3, #16
 8005aa4:	435a      	muls	r2, r3
 8005aa6:	437b      	muls	r3, r7
 8005aa8:	469c      	mov	ip, r3
 8005aaa:	0c29      	lsrs	r1, r5, #16
 8005aac:	4348      	muls	r0, r1
 8005aae:	0c13      	lsrs	r3, r2, #16
 8005ab0:	4484      	add	ip, r0
 8005ab2:	4463      	add	r3, ip
 8005ab4:	4379      	muls	r1, r7
 8005ab6:	4298      	cmp	r0, r3
 8005ab8:	d903      	bls.n	8005ac2 <__aeabi_ddiv+0x242>
 8005aba:	2080      	movs	r0, #128	; 0x80
 8005abc:	0240      	lsls	r0, r0, #9
 8005abe:	4684      	mov	ip, r0
 8005ac0:	4461      	add	r1, ip
 8005ac2:	0c18      	lsrs	r0, r3, #16
 8005ac4:	0412      	lsls	r2, r2, #16
 8005ac6:	041b      	lsls	r3, r3, #16
 8005ac8:	0c12      	lsrs	r2, r2, #16
 8005aca:	1841      	adds	r1, r0, r1
 8005acc:	189b      	adds	r3, r3, r2
 8005ace:	428e      	cmp	r6, r1
 8005ad0:	d200      	bcs.n	8005ad4 <__aeabi_ddiv+0x254>
 8005ad2:	e0ff      	b.n	8005cd4 <__aeabi_ddiv+0x454>
 8005ad4:	d100      	bne.n	8005ad8 <__aeabi_ddiv+0x258>
 8005ad6:	e0fa      	b.n	8005cce <__aeabi_ddiv+0x44e>
 8005ad8:	2301      	movs	r3, #1
 8005ada:	431d      	orrs	r5, r3
 8005adc:	4a49      	ldr	r2, [pc, #292]	; (8005c04 <__aeabi_ddiv+0x384>)
 8005ade:	445a      	add	r2, fp
 8005ae0:	2a00      	cmp	r2, #0
 8005ae2:	dc00      	bgt.n	8005ae6 <__aeabi_ddiv+0x266>
 8005ae4:	e0aa      	b.n	8005c3c <__aeabi_ddiv+0x3bc>
 8005ae6:	076b      	lsls	r3, r5, #29
 8005ae8:	d000      	beq.n	8005aec <__aeabi_ddiv+0x26c>
 8005aea:	e13d      	b.n	8005d68 <__aeabi_ddiv+0x4e8>
 8005aec:	08ed      	lsrs	r5, r5, #3
 8005aee:	4643      	mov	r3, r8
 8005af0:	01db      	lsls	r3, r3, #7
 8005af2:	d506      	bpl.n	8005b02 <__aeabi_ddiv+0x282>
 8005af4:	4642      	mov	r2, r8
 8005af6:	4b44      	ldr	r3, [pc, #272]	; (8005c08 <__aeabi_ddiv+0x388>)
 8005af8:	401a      	ands	r2, r3
 8005afa:	4690      	mov	r8, r2
 8005afc:	2280      	movs	r2, #128	; 0x80
 8005afe:	00d2      	lsls	r2, r2, #3
 8005b00:	445a      	add	r2, fp
 8005b02:	4b42      	ldr	r3, [pc, #264]	; (8005c0c <__aeabi_ddiv+0x38c>)
 8005b04:	429a      	cmp	r2, r3
 8005b06:	dd00      	ble.n	8005b0a <__aeabi_ddiv+0x28a>
 8005b08:	e71f      	b.n	800594a <__aeabi_ddiv+0xca>
 8005b0a:	4643      	mov	r3, r8
 8005b0c:	075b      	lsls	r3, r3, #29
 8005b0e:	431d      	orrs	r5, r3
 8005b10:	4643      	mov	r3, r8
 8005b12:	0552      	lsls	r2, r2, #21
 8005b14:	025c      	lsls	r4, r3, #9
 8005b16:	0b24      	lsrs	r4, r4, #12
 8005b18:	0d53      	lsrs	r3, r2, #21
 8005b1a:	e708      	b.n	800592e <__aeabi_ddiv+0xae>
 8005b1c:	4652      	mov	r2, sl
 8005b1e:	4322      	orrs	r2, r4
 8005b20:	d100      	bne.n	8005b24 <__aeabi_ddiv+0x2a4>
 8005b22:	e07b      	b.n	8005c1c <__aeabi_ddiv+0x39c>
 8005b24:	2c00      	cmp	r4, #0
 8005b26:	d100      	bne.n	8005b2a <__aeabi_ddiv+0x2aa>
 8005b28:	e0fa      	b.n	8005d20 <__aeabi_ddiv+0x4a0>
 8005b2a:	0020      	movs	r0, r4
 8005b2c:	f001 f9de 	bl	8006eec <__clzsi2>
 8005b30:	0002      	movs	r2, r0
 8005b32:	3a0b      	subs	r2, #11
 8005b34:	231d      	movs	r3, #29
 8005b36:	0001      	movs	r1, r0
 8005b38:	1a9b      	subs	r3, r3, r2
 8005b3a:	4652      	mov	r2, sl
 8005b3c:	3908      	subs	r1, #8
 8005b3e:	40da      	lsrs	r2, r3
 8005b40:	408c      	lsls	r4, r1
 8005b42:	4314      	orrs	r4, r2
 8005b44:	4652      	mov	r2, sl
 8005b46:	408a      	lsls	r2, r1
 8005b48:	4b31      	ldr	r3, [pc, #196]	; (8005c10 <__aeabi_ddiv+0x390>)
 8005b4a:	4458      	add	r0, fp
 8005b4c:	469b      	mov	fp, r3
 8005b4e:	4483      	add	fp, r0
 8005b50:	2000      	movs	r0, #0
 8005b52:	e6d5      	b.n	8005900 <__aeabi_ddiv+0x80>
 8005b54:	464b      	mov	r3, r9
 8005b56:	4323      	orrs	r3, r4
 8005b58:	4698      	mov	r8, r3
 8005b5a:	d044      	beq.n	8005be6 <__aeabi_ddiv+0x366>
 8005b5c:	2c00      	cmp	r4, #0
 8005b5e:	d100      	bne.n	8005b62 <__aeabi_ddiv+0x2e2>
 8005b60:	e0ce      	b.n	8005d00 <__aeabi_ddiv+0x480>
 8005b62:	0020      	movs	r0, r4
 8005b64:	f001 f9c2 	bl	8006eec <__clzsi2>
 8005b68:	0001      	movs	r1, r0
 8005b6a:	0002      	movs	r2, r0
 8005b6c:	390b      	subs	r1, #11
 8005b6e:	231d      	movs	r3, #29
 8005b70:	1a5b      	subs	r3, r3, r1
 8005b72:	4649      	mov	r1, r9
 8005b74:	0010      	movs	r0, r2
 8005b76:	40d9      	lsrs	r1, r3
 8005b78:	3808      	subs	r0, #8
 8005b7a:	4084      	lsls	r4, r0
 8005b7c:	000b      	movs	r3, r1
 8005b7e:	464d      	mov	r5, r9
 8005b80:	4323      	orrs	r3, r4
 8005b82:	4698      	mov	r8, r3
 8005b84:	4085      	lsls	r5, r0
 8005b86:	4823      	ldr	r0, [pc, #140]	; (8005c14 <__aeabi_ddiv+0x394>)
 8005b88:	1a83      	subs	r3, r0, r2
 8005b8a:	469b      	mov	fp, r3
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	4699      	mov	r9, r3
 8005b90:	9300      	str	r3, [sp, #0]
 8005b92:	e69a      	b.n	80058ca <__aeabi_ddiv+0x4a>
 8005b94:	464b      	mov	r3, r9
 8005b96:	4323      	orrs	r3, r4
 8005b98:	4698      	mov	r8, r3
 8005b9a:	d11d      	bne.n	8005bd8 <__aeabi_ddiv+0x358>
 8005b9c:	2308      	movs	r3, #8
 8005b9e:	4699      	mov	r9, r3
 8005ba0:	3b06      	subs	r3, #6
 8005ba2:	2500      	movs	r5, #0
 8005ba4:	4683      	mov	fp, r0
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	e68f      	b.n	80058ca <__aeabi_ddiv+0x4a>
 8005baa:	4652      	mov	r2, sl
 8005bac:	4322      	orrs	r2, r4
 8005bae:	d109      	bne.n	8005bc4 <__aeabi_ddiv+0x344>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	4649      	mov	r1, r9
 8005bb4:	4319      	orrs	r1, r3
 8005bb6:	4b18      	ldr	r3, [pc, #96]	; (8005c18 <__aeabi_ddiv+0x398>)
 8005bb8:	4689      	mov	r9, r1
 8005bba:	469c      	mov	ip, r3
 8005bbc:	2400      	movs	r4, #0
 8005bbe:	2002      	movs	r0, #2
 8005bc0:	44e3      	add	fp, ip
 8005bc2:	e69d      	b.n	8005900 <__aeabi_ddiv+0x80>
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	464a      	mov	r2, r9
 8005bc8:	431a      	orrs	r2, r3
 8005bca:	4b13      	ldr	r3, [pc, #76]	; (8005c18 <__aeabi_ddiv+0x398>)
 8005bcc:	4691      	mov	r9, r2
 8005bce:	469c      	mov	ip, r3
 8005bd0:	4652      	mov	r2, sl
 8005bd2:	2003      	movs	r0, #3
 8005bd4:	44e3      	add	fp, ip
 8005bd6:	e693      	b.n	8005900 <__aeabi_ddiv+0x80>
 8005bd8:	230c      	movs	r3, #12
 8005bda:	4699      	mov	r9, r3
 8005bdc:	3b09      	subs	r3, #9
 8005bde:	46a0      	mov	r8, r4
 8005be0:	4683      	mov	fp, r0
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	e671      	b.n	80058ca <__aeabi_ddiv+0x4a>
 8005be6:	2304      	movs	r3, #4
 8005be8:	4699      	mov	r9, r3
 8005bea:	2300      	movs	r3, #0
 8005bec:	469b      	mov	fp, r3
 8005bee:	3301      	adds	r3, #1
 8005bf0:	2500      	movs	r5, #0
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	e669      	b.n	80058ca <__aeabi_ddiv+0x4a>
 8005bf6:	46c0      	nop			; (mov r8, r8)
 8005bf8:	000007ff 	.word	0x000007ff
 8005bfc:	fffffc01 	.word	0xfffffc01
 8005c00:	08012900 	.word	0x08012900
 8005c04:	000003ff 	.word	0x000003ff
 8005c08:	feffffff 	.word	0xfeffffff
 8005c0c:	000007fe 	.word	0x000007fe
 8005c10:	000003f3 	.word	0x000003f3
 8005c14:	fffffc0d 	.word	0xfffffc0d
 8005c18:	fffff801 	.word	0xfffff801
 8005c1c:	4649      	mov	r1, r9
 8005c1e:	2301      	movs	r3, #1
 8005c20:	4319      	orrs	r1, r3
 8005c22:	4689      	mov	r9, r1
 8005c24:	2400      	movs	r4, #0
 8005c26:	2001      	movs	r0, #1
 8005c28:	e66a      	b.n	8005900 <__aeabi_ddiv+0x80>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	2480      	movs	r4, #128	; 0x80
 8005c2e:	469a      	mov	sl, r3
 8005c30:	2500      	movs	r5, #0
 8005c32:	4b8a      	ldr	r3, [pc, #552]	; (8005e5c <__aeabi_ddiv+0x5dc>)
 8005c34:	0324      	lsls	r4, r4, #12
 8005c36:	e67a      	b.n	800592e <__aeabi_ddiv+0xae>
 8005c38:	2501      	movs	r5, #1
 8005c3a:	426d      	negs	r5, r5
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	1a9b      	subs	r3, r3, r2
 8005c40:	2b38      	cmp	r3, #56	; 0x38
 8005c42:	dd00      	ble.n	8005c46 <__aeabi_ddiv+0x3c6>
 8005c44:	e670      	b.n	8005928 <__aeabi_ddiv+0xa8>
 8005c46:	2b1f      	cmp	r3, #31
 8005c48:	dc00      	bgt.n	8005c4c <__aeabi_ddiv+0x3cc>
 8005c4a:	e0bf      	b.n	8005dcc <__aeabi_ddiv+0x54c>
 8005c4c:	211f      	movs	r1, #31
 8005c4e:	4249      	negs	r1, r1
 8005c50:	1a8a      	subs	r2, r1, r2
 8005c52:	4641      	mov	r1, r8
 8005c54:	40d1      	lsrs	r1, r2
 8005c56:	000a      	movs	r2, r1
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d004      	beq.n	8005c66 <__aeabi_ddiv+0x3e6>
 8005c5c:	4641      	mov	r1, r8
 8005c5e:	4b80      	ldr	r3, [pc, #512]	; (8005e60 <__aeabi_ddiv+0x5e0>)
 8005c60:	445b      	add	r3, fp
 8005c62:	4099      	lsls	r1, r3
 8005c64:	430d      	orrs	r5, r1
 8005c66:	1e6b      	subs	r3, r5, #1
 8005c68:	419d      	sbcs	r5, r3
 8005c6a:	2307      	movs	r3, #7
 8005c6c:	432a      	orrs	r2, r5
 8005c6e:	001d      	movs	r5, r3
 8005c70:	2400      	movs	r4, #0
 8005c72:	4015      	ands	r5, r2
 8005c74:	4213      	tst	r3, r2
 8005c76:	d100      	bne.n	8005c7a <__aeabi_ddiv+0x3fa>
 8005c78:	e0d4      	b.n	8005e24 <__aeabi_ddiv+0x5a4>
 8005c7a:	210f      	movs	r1, #15
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	4011      	ands	r1, r2
 8005c80:	2904      	cmp	r1, #4
 8005c82:	d100      	bne.n	8005c86 <__aeabi_ddiv+0x406>
 8005c84:	e0cb      	b.n	8005e1e <__aeabi_ddiv+0x59e>
 8005c86:	1d11      	adds	r1, r2, #4
 8005c88:	4291      	cmp	r1, r2
 8005c8a:	4192      	sbcs	r2, r2
 8005c8c:	4252      	negs	r2, r2
 8005c8e:	189b      	adds	r3, r3, r2
 8005c90:	000a      	movs	r2, r1
 8005c92:	0219      	lsls	r1, r3, #8
 8005c94:	d400      	bmi.n	8005c98 <__aeabi_ddiv+0x418>
 8005c96:	e0c2      	b.n	8005e1e <__aeabi_ddiv+0x59e>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	2400      	movs	r4, #0
 8005c9c:	2500      	movs	r5, #0
 8005c9e:	e646      	b.n	800592e <__aeabi_ddiv+0xae>
 8005ca0:	2380      	movs	r3, #128	; 0x80
 8005ca2:	4641      	mov	r1, r8
 8005ca4:	031b      	lsls	r3, r3, #12
 8005ca6:	4219      	tst	r1, r3
 8005ca8:	d008      	beq.n	8005cbc <__aeabi_ddiv+0x43c>
 8005caa:	421c      	tst	r4, r3
 8005cac:	d106      	bne.n	8005cbc <__aeabi_ddiv+0x43c>
 8005cae:	431c      	orrs	r4, r3
 8005cb0:	0324      	lsls	r4, r4, #12
 8005cb2:	46ba      	mov	sl, r7
 8005cb4:	0015      	movs	r5, r2
 8005cb6:	4b69      	ldr	r3, [pc, #420]	; (8005e5c <__aeabi_ddiv+0x5dc>)
 8005cb8:	0b24      	lsrs	r4, r4, #12
 8005cba:	e638      	b.n	800592e <__aeabi_ddiv+0xae>
 8005cbc:	2480      	movs	r4, #128	; 0x80
 8005cbe:	4643      	mov	r3, r8
 8005cc0:	0324      	lsls	r4, r4, #12
 8005cc2:	431c      	orrs	r4, r3
 8005cc4:	0324      	lsls	r4, r4, #12
 8005cc6:	46b2      	mov	sl, r6
 8005cc8:	4b64      	ldr	r3, [pc, #400]	; (8005e5c <__aeabi_ddiv+0x5dc>)
 8005cca:	0b24      	lsrs	r4, r4, #12
 8005ccc:	e62f      	b.n	800592e <__aeabi_ddiv+0xae>
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d100      	bne.n	8005cd4 <__aeabi_ddiv+0x454>
 8005cd2:	e703      	b.n	8005adc <__aeabi_ddiv+0x25c>
 8005cd4:	19a6      	adds	r6, r4, r6
 8005cd6:	1e68      	subs	r0, r5, #1
 8005cd8:	42a6      	cmp	r6, r4
 8005cda:	d200      	bcs.n	8005cde <__aeabi_ddiv+0x45e>
 8005cdc:	e08d      	b.n	8005dfa <__aeabi_ddiv+0x57a>
 8005cde:	428e      	cmp	r6, r1
 8005ce0:	d200      	bcs.n	8005ce4 <__aeabi_ddiv+0x464>
 8005ce2:	e0a3      	b.n	8005e2c <__aeabi_ddiv+0x5ac>
 8005ce4:	d100      	bne.n	8005ce8 <__aeabi_ddiv+0x468>
 8005ce6:	e0b3      	b.n	8005e50 <__aeabi_ddiv+0x5d0>
 8005ce8:	0005      	movs	r5, r0
 8005cea:	e6f5      	b.n	8005ad8 <__aeabi_ddiv+0x258>
 8005cec:	42aa      	cmp	r2, r5
 8005cee:	d900      	bls.n	8005cf2 <__aeabi_ddiv+0x472>
 8005cf0:	e639      	b.n	8005966 <__aeabi_ddiv+0xe6>
 8005cf2:	4643      	mov	r3, r8
 8005cf4:	07de      	lsls	r6, r3, #31
 8005cf6:	0858      	lsrs	r0, r3, #1
 8005cf8:	086b      	lsrs	r3, r5, #1
 8005cfa:	431e      	orrs	r6, r3
 8005cfc:	07ed      	lsls	r5, r5, #31
 8005cfe:	e639      	b.n	8005974 <__aeabi_ddiv+0xf4>
 8005d00:	4648      	mov	r0, r9
 8005d02:	f001 f8f3 	bl	8006eec <__clzsi2>
 8005d06:	0001      	movs	r1, r0
 8005d08:	0002      	movs	r2, r0
 8005d0a:	3115      	adds	r1, #21
 8005d0c:	3220      	adds	r2, #32
 8005d0e:	291c      	cmp	r1, #28
 8005d10:	dc00      	bgt.n	8005d14 <__aeabi_ddiv+0x494>
 8005d12:	e72c      	b.n	8005b6e <__aeabi_ddiv+0x2ee>
 8005d14:	464b      	mov	r3, r9
 8005d16:	3808      	subs	r0, #8
 8005d18:	4083      	lsls	r3, r0
 8005d1a:	2500      	movs	r5, #0
 8005d1c:	4698      	mov	r8, r3
 8005d1e:	e732      	b.n	8005b86 <__aeabi_ddiv+0x306>
 8005d20:	f001 f8e4 	bl	8006eec <__clzsi2>
 8005d24:	0003      	movs	r3, r0
 8005d26:	001a      	movs	r2, r3
 8005d28:	3215      	adds	r2, #21
 8005d2a:	3020      	adds	r0, #32
 8005d2c:	2a1c      	cmp	r2, #28
 8005d2e:	dc00      	bgt.n	8005d32 <__aeabi_ddiv+0x4b2>
 8005d30:	e700      	b.n	8005b34 <__aeabi_ddiv+0x2b4>
 8005d32:	4654      	mov	r4, sl
 8005d34:	3b08      	subs	r3, #8
 8005d36:	2200      	movs	r2, #0
 8005d38:	409c      	lsls	r4, r3
 8005d3a:	e705      	b.n	8005b48 <__aeabi_ddiv+0x2c8>
 8005d3c:	1936      	adds	r6, r6, r4
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	42b4      	cmp	r4, r6
 8005d42:	d900      	bls.n	8005d46 <__aeabi_ddiv+0x4c6>
 8005d44:	e6a6      	b.n	8005a94 <__aeabi_ddiv+0x214>
 8005d46:	42b2      	cmp	r2, r6
 8005d48:	d800      	bhi.n	8005d4c <__aeabi_ddiv+0x4cc>
 8005d4a:	e6a3      	b.n	8005a94 <__aeabi_ddiv+0x214>
 8005d4c:	1e83      	subs	r3, r0, #2
 8005d4e:	1936      	adds	r6, r6, r4
 8005d50:	e6a0      	b.n	8005a94 <__aeabi_ddiv+0x214>
 8005d52:	1909      	adds	r1, r1, r4
 8005d54:	3d01      	subs	r5, #1
 8005d56:	428c      	cmp	r4, r1
 8005d58:	d900      	bls.n	8005d5c <__aeabi_ddiv+0x4dc>
 8005d5a:	e68d      	b.n	8005a78 <__aeabi_ddiv+0x1f8>
 8005d5c:	428a      	cmp	r2, r1
 8005d5e:	d800      	bhi.n	8005d62 <__aeabi_ddiv+0x4e2>
 8005d60:	e68a      	b.n	8005a78 <__aeabi_ddiv+0x1f8>
 8005d62:	1e85      	subs	r5, r0, #2
 8005d64:	1909      	adds	r1, r1, r4
 8005d66:	e687      	b.n	8005a78 <__aeabi_ddiv+0x1f8>
 8005d68:	230f      	movs	r3, #15
 8005d6a:	402b      	ands	r3, r5
 8005d6c:	2b04      	cmp	r3, #4
 8005d6e:	d100      	bne.n	8005d72 <__aeabi_ddiv+0x4f2>
 8005d70:	e6bc      	b.n	8005aec <__aeabi_ddiv+0x26c>
 8005d72:	2305      	movs	r3, #5
 8005d74:	425b      	negs	r3, r3
 8005d76:	42ab      	cmp	r3, r5
 8005d78:	419b      	sbcs	r3, r3
 8005d7a:	3504      	adds	r5, #4
 8005d7c:	425b      	negs	r3, r3
 8005d7e:	08ed      	lsrs	r5, r5, #3
 8005d80:	4498      	add	r8, r3
 8005d82:	e6b4      	b.n	8005aee <__aeabi_ddiv+0x26e>
 8005d84:	42af      	cmp	r7, r5
 8005d86:	d900      	bls.n	8005d8a <__aeabi_ddiv+0x50a>
 8005d88:	e660      	b.n	8005a4c <__aeabi_ddiv+0x1cc>
 8005d8a:	4282      	cmp	r2, r0
 8005d8c:	d804      	bhi.n	8005d98 <__aeabi_ddiv+0x518>
 8005d8e:	d000      	beq.n	8005d92 <__aeabi_ddiv+0x512>
 8005d90:	e65c      	b.n	8005a4c <__aeabi_ddiv+0x1cc>
 8005d92:	42ae      	cmp	r6, r5
 8005d94:	d800      	bhi.n	8005d98 <__aeabi_ddiv+0x518>
 8005d96:	e659      	b.n	8005a4c <__aeabi_ddiv+0x1cc>
 8005d98:	2302      	movs	r3, #2
 8005d9a:	425b      	negs	r3, r3
 8005d9c:	469c      	mov	ip, r3
 8005d9e:	9b00      	ldr	r3, [sp, #0]
 8005da0:	44e0      	add	r8, ip
 8005da2:	469c      	mov	ip, r3
 8005da4:	4465      	add	r5, ip
 8005da6:	429d      	cmp	r5, r3
 8005da8:	419b      	sbcs	r3, r3
 8005daa:	425b      	negs	r3, r3
 8005dac:	191b      	adds	r3, r3, r4
 8005dae:	18c0      	adds	r0, r0, r3
 8005db0:	e64d      	b.n	8005a4e <__aeabi_ddiv+0x1ce>
 8005db2:	428a      	cmp	r2, r1
 8005db4:	d800      	bhi.n	8005db8 <__aeabi_ddiv+0x538>
 8005db6:	e60e      	b.n	80059d6 <__aeabi_ddiv+0x156>
 8005db8:	1e83      	subs	r3, r0, #2
 8005dba:	1909      	adds	r1, r1, r4
 8005dbc:	e60b      	b.n	80059d6 <__aeabi_ddiv+0x156>
 8005dbe:	428a      	cmp	r2, r1
 8005dc0:	d800      	bhi.n	8005dc4 <__aeabi_ddiv+0x544>
 8005dc2:	e5f4      	b.n	80059ae <__aeabi_ddiv+0x12e>
 8005dc4:	1e83      	subs	r3, r0, #2
 8005dc6:	4698      	mov	r8, r3
 8005dc8:	1909      	adds	r1, r1, r4
 8005dca:	e5f0      	b.n	80059ae <__aeabi_ddiv+0x12e>
 8005dcc:	4925      	ldr	r1, [pc, #148]	; (8005e64 <__aeabi_ddiv+0x5e4>)
 8005dce:	0028      	movs	r0, r5
 8005dd0:	4459      	add	r1, fp
 8005dd2:	408d      	lsls	r5, r1
 8005dd4:	4642      	mov	r2, r8
 8005dd6:	408a      	lsls	r2, r1
 8005dd8:	1e69      	subs	r1, r5, #1
 8005dda:	418d      	sbcs	r5, r1
 8005ddc:	4641      	mov	r1, r8
 8005dde:	40d8      	lsrs	r0, r3
 8005de0:	40d9      	lsrs	r1, r3
 8005de2:	4302      	orrs	r2, r0
 8005de4:	432a      	orrs	r2, r5
 8005de6:	000b      	movs	r3, r1
 8005de8:	0751      	lsls	r1, r2, #29
 8005dea:	d100      	bne.n	8005dee <__aeabi_ddiv+0x56e>
 8005dec:	e751      	b.n	8005c92 <__aeabi_ddiv+0x412>
 8005dee:	210f      	movs	r1, #15
 8005df0:	4011      	ands	r1, r2
 8005df2:	2904      	cmp	r1, #4
 8005df4:	d000      	beq.n	8005df8 <__aeabi_ddiv+0x578>
 8005df6:	e746      	b.n	8005c86 <__aeabi_ddiv+0x406>
 8005df8:	e74b      	b.n	8005c92 <__aeabi_ddiv+0x412>
 8005dfa:	0005      	movs	r5, r0
 8005dfc:	428e      	cmp	r6, r1
 8005dfe:	d000      	beq.n	8005e02 <__aeabi_ddiv+0x582>
 8005e00:	e66a      	b.n	8005ad8 <__aeabi_ddiv+0x258>
 8005e02:	9a00      	ldr	r2, [sp, #0]
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d000      	beq.n	8005e0a <__aeabi_ddiv+0x58a>
 8005e08:	e666      	b.n	8005ad8 <__aeabi_ddiv+0x258>
 8005e0a:	e667      	b.n	8005adc <__aeabi_ddiv+0x25c>
 8005e0c:	4a16      	ldr	r2, [pc, #88]	; (8005e68 <__aeabi_ddiv+0x5e8>)
 8005e0e:	445a      	add	r2, fp
 8005e10:	2a00      	cmp	r2, #0
 8005e12:	dc00      	bgt.n	8005e16 <__aeabi_ddiv+0x596>
 8005e14:	e710      	b.n	8005c38 <__aeabi_ddiv+0x3b8>
 8005e16:	2301      	movs	r3, #1
 8005e18:	2500      	movs	r5, #0
 8005e1a:	4498      	add	r8, r3
 8005e1c:	e667      	b.n	8005aee <__aeabi_ddiv+0x26e>
 8005e1e:	075d      	lsls	r5, r3, #29
 8005e20:	025b      	lsls	r3, r3, #9
 8005e22:	0b1c      	lsrs	r4, r3, #12
 8005e24:	08d2      	lsrs	r2, r2, #3
 8005e26:	2300      	movs	r3, #0
 8005e28:	4315      	orrs	r5, r2
 8005e2a:	e580      	b.n	800592e <__aeabi_ddiv+0xae>
 8005e2c:	9800      	ldr	r0, [sp, #0]
 8005e2e:	3d02      	subs	r5, #2
 8005e30:	0042      	lsls	r2, r0, #1
 8005e32:	4282      	cmp	r2, r0
 8005e34:	41bf      	sbcs	r7, r7
 8005e36:	427f      	negs	r7, r7
 8005e38:	193c      	adds	r4, r7, r4
 8005e3a:	1936      	adds	r6, r6, r4
 8005e3c:	9200      	str	r2, [sp, #0]
 8005e3e:	e7dd      	b.n	8005dfc <__aeabi_ddiv+0x57c>
 8005e40:	2480      	movs	r4, #128	; 0x80
 8005e42:	4643      	mov	r3, r8
 8005e44:	0324      	lsls	r4, r4, #12
 8005e46:	431c      	orrs	r4, r3
 8005e48:	0324      	lsls	r4, r4, #12
 8005e4a:	4b04      	ldr	r3, [pc, #16]	; (8005e5c <__aeabi_ddiv+0x5dc>)
 8005e4c:	0b24      	lsrs	r4, r4, #12
 8005e4e:	e56e      	b.n	800592e <__aeabi_ddiv+0xae>
 8005e50:	9a00      	ldr	r2, [sp, #0]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d3ea      	bcc.n	8005e2c <__aeabi_ddiv+0x5ac>
 8005e56:	0005      	movs	r5, r0
 8005e58:	e7d3      	b.n	8005e02 <__aeabi_ddiv+0x582>
 8005e5a:	46c0      	nop			; (mov r8, r8)
 8005e5c:	000007ff 	.word	0x000007ff
 8005e60:	0000043e 	.word	0x0000043e
 8005e64:	0000041e 	.word	0x0000041e
 8005e68:	000003ff 	.word	0x000003ff

08005e6c <__eqdf2>:
 8005e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e6e:	464e      	mov	r6, r9
 8005e70:	4645      	mov	r5, r8
 8005e72:	46de      	mov	lr, fp
 8005e74:	4657      	mov	r7, sl
 8005e76:	4690      	mov	r8, r2
 8005e78:	b5e0      	push	{r5, r6, r7, lr}
 8005e7a:	0017      	movs	r7, r2
 8005e7c:	031a      	lsls	r2, r3, #12
 8005e7e:	0b12      	lsrs	r2, r2, #12
 8005e80:	0005      	movs	r5, r0
 8005e82:	4684      	mov	ip, r0
 8005e84:	4819      	ldr	r0, [pc, #100]	; (8005eec <__eqdf2+0x80>)
 8005e86:	030e      	lsls	r6, r1, #12
 8005e88:	004c      	lsls	r4, r1, #1
 8005e8a:	4691      	mov	r9, r2
 8005e8c:	005a      	lsls	r2, r3, #1
 8005e8e:	0fdb      	lsrs	r3, r3, #31
 8005e90:	469b      	mov	fp, r3
 8005e92:	0b36      	lsrs	r6, r6, #12
 8005e94:	0d64      	lsrs	r4, r4, #21
 8005e96:	0fc9      	lsrs	r1, r1, #31
 8005e98:	0d52      	lsrs	r2, r2, #21
 8005e9a:	4284      	cmp	r4, r0
 8005e9c:	d019      	beq.n	8005ed2 <__eqdf2+0x66>
 8005e9e:	4282      	cmp	r2, r0
 8005ea0:	d010      	beq.n	8005ec4 <__eqdf2+0x58>
 8005ea2:	2001      	movs	r0, #1
 8005ea4:	4294      	cmp	r4, r2
 8005ea6:	d10e      	bne.n	8005ec6 <__eqdf2+0x5a>
 8005ea8:	454e      	cmp	r6, r9
 8005eaa:	d10c      	bne.n	8005ec6 <__eqdf2+0x5a>
 8005eac:	2001      	movs	r0, #1
 8005eae:	45c4      	cmp	ip, r8
 8005eb0:	d109      	bne.n	8005ec6 <__eqdf2+0x5a>
 8005eb2:	4559      	cmp	r1, fp
 8005eb4:	d017      	beq.n	8005ee6 <__eqdf2+0x7a>
 8005eb6:	2c00      	cmp	r4, #0
 8005eb8:	d105      	bne.n	8005ec6 <__eqdf2+0x5a>
 8005eba:	0030      	movs	r0, r6
 8005ebc:	4328      	orrs	r0, r5
 8005ebe:	1e43      	subs	r3, r0, #1
 8005ec0:	4198      	sbcs	r0, r3
 8005ec2:	e000      	b.n	8005ec6 <__eqdf2+0x5a>
 8005ec4:	2001      	movs	r0, #1
 8005ec6:	bcf0      	pop	{r4, r5, r6, r7}
 8005ec8:	46bb      	mov	fp, r7
 8005eca:	46b2      	mov	sl, r6
 8005ecc:	46a9      	mov	r9, r5
 8005ece:	46a0      	mov	r8, r4
 8005ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ed2:	0033      	movs	r3, r6
 8005ed4:	2001      	movs	r0, #1
 8005ed6:	432b      	orrs	r3, r5
 8005ed8:	d1f5      	bne.n	8005ec6 <__eqdf2+0x5a>
 8005eda:	42a2      	cmp	r2, r4
 8005edc:	d1f3      	bne.n	8005ec6 <__eqdf2+0x5a>
 8005ede:	464b      	mov	r3, r9
 8005ee0:	433b      	orrs	r3, r7
 8005ee2:	d1f0      	bne.n	8005ec6 <__eqdf2+0x5a>
 8005ee4:	e7e2      	b.n	8005eac <__eqdf2+0x40>
 8005ee6:	2000      	movs	r0, #0
 8005ee8:	e7ed      	b.n	8005ec6 <__eqdf2+0x5a>
 8005eea:	46c0      	nop			; (mov r8, r8)
 8005eec:	000007ff 	.word	0x000007ff

08005ef0 <__gedf2>:
 8005ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ef2:	4647      	mov	r7, r8
 8005ef4:	46ce      	mov	lr, r9
 8005ef6:	0004      	movs	r4, r0
 8005ef8:	0018      	movs	r0, r3
 8005efa:	0016      	movs	r6, r2
 8005efc:	031b      	lsls	r3, r3, #12
 8005efe:	0b1b      	lsrs	r3, r3, #12
 8005f00:	4d2d      	ldr	r5, [pc, #180]	; (8005fb8 <__gedf2+0xc8>)
 8005f02:	004a      	lsls	r2, r1, #1
 8005f04:	4699      	mov	r9, r3
 8005f06:	b580      	push	{r7, lr}
 8005f08:	0043      	lsls	r3, r0, #1
 8005f0a:	030f      	lsls	r7, r1, #12
 8005f0c:	46a4      	mov	ip, r4
 8005f0e:	46b0      	mov	r8, r6
 8005f10:	0b3f      	lsrs	r7, r7, #12
 8005f12:	0d52      	lsrs	r2, r2, #21
 8005f14:	0fc9      	lsrs	r1, r1, #31
 8005f16:	0d5b      	lsrs	r3, r3, #21
 8005f18:	0fc0      	lsrs	r0, r0, #31
 8005f1a:	42aa      	cmp	r2, r5
 8005f1c:	d021      	beq.n	8005f62 <__gedf2+0x72>
 8005f1e:	42ab      	cmp	r3, r5
 8005f20:	d013      	beq.n	8005f4a <__gedf2+0x5a>
 8005f22:	2a00      	cmp	r2, #0
 8005f24:	d122      	bne.n	8005f6c <__gedf2+0x7c>
 8005f26:	433c      	orrs	r4, r7
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d102      	bne.n	8005f32 <__gedf2+0x42>
 8005f2c:	464d      	mov	r5, r9
 8005f2e:	432e      	orrs	r6, r5
 8005f30:	d022      	beq.n	8005f78 <__gedf2+0x88>
 8005f32:	2c00      	cmp	r4, #0
 8005f34:	d010      	beq.n	8005f58 <__gedf2+0x68>
 8005f36:	4281      	cmp	r1, r0
 8005f38:	d022      	beq.n	8005f80 <__gedf2+0x90>
 8005f3a:	2002      	movs	r0, #2
 8005f3c:	3901      	subs	r1, #1
 8005f3e:	4008      	ands	r0, r1
 8005f40:	3801      	subs	r0, #1
 8005f42:	bcc0      	pop	{r6, r7}
 8005f44:	46b9      	mov	r9, r7
 8005f46:	46b0      	mov	r8, r6
 8005f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f4a:	464d      	mov	r5, r9
 8005f4c:	432e      	orrs	r6, r5
 8005f4e:	d129      	bne.n	8005fa4 <__gedf2+0xb4>
 8005f50:	2a00      	cmp	r2, #0
 8005f52:	d1f0      	bne.n	8005f36 <__gedf2+0x46>
 8005f54:	433c      	orrs	r4, r7
 8005f56:	d1ee      	bne.n	8005f36 <__gedf2+0x46>
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	d1f2      	bne.n	8005f42 <__gedf2+0x52>
 8005f5c:	2001      	movs	r0, #1
 8005f5e:	4240      	negs	r0, r0
 8005f60:	e7ef      	b.n	8005f42 <__gedf2+0x52>
 8005f62:	003d      	movs	r5, r7
 8005f64:	4325      	orrs	r5, r4
 8005f66:	d11d      	bne.n	8005fa4 <__gedf2+0xb4>
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d0ee      	beq.n	8005f4a <__gedf2+0x5a>
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1e2      	bne.n	8005f36 <__gedf2+0x46>
 8005f70:	464c      	mov	r4, r9
 8005f72:	4326      	orrs	r6, r4
 8005f74:	d1df      	bne.n	8005f36 <__gedf2+0x46>
 8005f76:	e7e0      	b.n	8005f3a <__gedf2+0x4a>
 8005f78:	2000      	movs	r0, #0
 8005f7a:	2c00      	cmp	r4, #0
 8005f7c:	d0e1      	beq.n	8005f42 <__gedf2+0x52>
 8005f7e:	e7dc      	b.n	8005f3a <__gedf2+0x4a>
 8005f80:	429a      	cmp	r2, r3
 8005f82:	dc0a      	bgt.n	8005f9a <__gedf2+0xaa>
 8005f84:	dbe8      	blt.n	8005f58 <__gedf2+0x68>
 8005f86:	454f      	cmp	r7, r9
 8005f88:	d8d7      	bhi.n	8005f3a <__gedf2+0x4a>
 8005f8a:	d00e      	beq.n	8005faa <__gedf2+0xba>
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	454f      	cmp	r7, r9
 8005f90:	d2d7      	bcs.n	8005f42 <__gedf2+0x52>
 8005f92:	2900      	cmp	r1, #0
 8005f94:	d0e2      	beq.n	8005f5c <__gedf2+0x6c>
 8005f96:	0008      	movs	r0, r1
 8005f98:	e7d3      	b.n	8005f42 <__gedf2+0x52>
 8005f9a:	4243      	negs	r3, r0
 8005f9c:	4158      	adcs	r0, r3
 8005f9e:	0040      	lsls	r0, r0, #1
 8005fa0:	3801      	subs	r0, #1
 8005fa2:	e7ce      	b.n	8005f42 <__gedf2+0x52>
 8005fa4:	2002      	movs	r0, #2
 8005fa6:	4240      	negs	r0, r0
 8005fa8:	e7cb      	b.n	8005f42 <__gedf2+0x52>
 8005faa:	45c4      	cmp	ip, r8
 8005fac:	d8c5      	bhi.n	8005f3a <__gedf2+0x4a>
 8005fae:	2000      	movs	r0, #0
 8005fb0:	45c4      	cmp	ip, r8
 8005fb2:	d2c6      	bcs.n	8005f42 <__gedf2+0x52>
 8005fb4:	e7ed      	b.n	8005f92 <__gedf2+0xa2>
 8005fb6:	46c0      	nop			; (mov r8, r8)
 8005fb8:	000007ff 	.word	0x000007ff

08005fbc <__ledf2>:
 8005fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fbe:	4647      	mov	r7, r8
 8005fc0:	46ce      	mov	lr, r9
 8005fc2:	0004      	movs	r4, r0
 8005fc4:	0018      	movs	r0, r3
 8005fc6:	0016      	movs	r6, r2
 8005fc8:	031b      	lsls	r3, r3, #12
 8005fca:	0b1b      	lsrs	r3, r3, #12
 8005fcc:	4d2c      	ldr	r5, [pc, #176]	; (8006080 <__ledf2+0xc4>)
 8005fce:	004a      	lsls	r2, r1, #1
 8005fd0:	4699      	mov	r9, r3
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	0043      	lsls	r3, r0, #1
 8005fd6:	030f      	lsls	r7, r1, #12
 8005fd8:	46a4      	mov	ip, r4
 8005fda:	46b0      	mov	r8, r6
 8005fdc:	0b3f      	lsrs	r7, r7, #12
 8005fde:	0d52      	lsrs	r2, r2, #21
 8005fe0:	0fc9      	lsrs	r1, r1, #31
 8005fe2:	0d5b      	lsrs	r3, r3, #21
 8005fe4:	0fc0      	lsrs	r0, r0, #31
 8005fe6:	42aa      	cmp	r2, r5
 8005fe8:	d00d      	beq.n	8006006 <__ledf2+0x4a>
 8005fea:	42ab      	cmp	r3, r5
 8005fec:	d010      	beq.n	8006010 <__ledf2+0x54>
 8005fee:	2a00      	cmp	r2, #0
 8005ff0:	d127      	bne.n	8006042 <__ledf2+0x86>
 8005ff2:	433c      	orrs	r4, r7
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d111      	bne.n	800601c <__ledf2+0x60>
 8005ff8:	464d      	mov	r5, r9
 8005ffa:	432e      	orrs	r6, r5
 8005ffc:	d10e      	bne.n	800601c <__ledf2+0x60>
 8005ffe:	2000      	movs	r0, #0
 8006000:	2c00      	cmp	r4, #0
 8006002:	d015      	beq.n	8006030 <__ledf2+0x74>
 8006004:	e00e      	b.n	8006024 <__ledf2+0x68>
 8006006:	003d      	movs	r5, r7
 8006008:	4325      	orrs	r5, r4
 800600a:	d110      	bne.n	800602e <__ledf2+0x72>
 800600c:	4293      	cmp	r3, r2
 800600e:	d118      	bne.n	8006042 <__ledf2+0x86>
 8006010:	464d      	mov	r5, r9
 8006012:	432e      	orrs	r6, r5
 8006014:	d10b      	bne.n	800602e <__ledf2+0x72>
 8006016:	2a00      	cmp	r2, #0
 8006018:	d102      	bne.n	8006020 <__ledf2+0x64>
 800601a:	433c      	orrs	r4, r7
 800601c:	2c00      	cmp	r4, #0
 800601e:	d00b      	beq.n	8006038 <__ledf2+0x7c>
 8006020:	4281      	cmp	r1, r0
 8006022:	d014      	beq.n	800604e <__ledf2+0x92>
 8006024:	2002      	movs	r0, #2
 8006026:	3901      	subs	r1, #1
 8006028:	4008      	ands	r0, r1
 800602a:	3801      	subs	r0, #1
 800602c:	e000      	b.n	8006030 <__ledf2+0x74>
 800602e:	2002      	movs	r0, #2
 8006030:	bcc0      	pop	{r6, r7}
 8006032:	46b9      	mov	r9, r7
 8006034:	46b0      	mov	r8, r6
 8006036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006038:	2800      	cmp	r0, #0
 800603a:	d1f9      	bne.n	8006030 <__ledf2+0x74>
 800603c:	2001      	movs	r0, #1
 800603e:	4240      	negs	r0, r0
 8006040:	e7f6      	b.n	8006030 <__ledf2+0x74>
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1ec      	bne.n	8006020 <__ledf2+0x64>
 8006046:	464c      	mov	r4, r9
 8006048:	4326      	orrs	r6, r4
 800604a:	d1e9      	bne.n	8006020 <__ledf2+0x64>
 800604c:	e7ea      	b.n	8006024 <__ledf2+0x68>
 800604e:	429a      	cmp	r2, r3
 8006050:	dd04      	ble.n	800605c <__ledf2+0xa0>
 8006052:	4243      	negs	r3, r0
 8006054:	4158      	adcs	r0, r3
 8006056:	0040      	lsls	r0, r0, #1
 8006058:	3801      	subs	r0, #1
 800605a:	e7e9      	b.n	8006030 <__ledf2+0x74>
 800605c:	429a      	cmp	r2, r3
 800605e:	dbeb      	blt.n	8006038 <__ledf2+0x7c>
 8006060:	454f      	cmp	r7, r9
 8006062:	d8df      	bhi.n	8006024 <__ledf2+0x68>
 8006064:	d006      	beq.n	8006074 <__ledf2+0xb8>
 8006066:	2000      	movs	r0, #0
 8006068:	454f      	cmp	r7, r9
 800606a:	d2e1      	bcs.n	8006030 <__ledf2+0x74>
 800606c:	2900      	cmp	r1, #0
 800606e:	d0e5      	beq.n	800603c <__ledf2+0x80>
 8006070:	0008      	movs	r0, r1
 8006072:	e7dd      	b.n	8006030 <__ledf2+0x74>
 8006074:	45c4      	cmp	ip, r8
 8006076:	d8d5      	bhi.n	8006024 <__ledf2+0x68>
 8006078:	2000      	movs	r0, #0
 800607a:	45c4      	cmp	ip, r8
 800607c:	d2d8      	bcs.n	8006030 <__ledf2+0x74>
 800607e:	e7f5      	b.n	800606c <__ledf2+0xb0>
 8006080:	000007ff 	.word	0x000007ff

08006084 <__aeabi_dmul>:
 8006084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006086:	4657      	mov	r7, sl
 8006088:	464e      	mov	r6, r9
 800608a:	4645      	mov	r5, r8
 800608c:	46de      	mov	lr, fp
 800608e:	b5e0      	push	{r5, r6, r7, lr}
 8006090:	4698      	mov	r8, r3
 8006092:	030c      	lsls	r4, r1, #12
 8006094:	004b      	lsls	r3, r1, #1
 8006096:	0006      	movs	r6, r0
 8006098:	4692      	mov	sl, r2
 800609a:	b087      	sub	sp, #28
 800609c:	0b24      	lsrs	r4, r4, #12
 800609e:	0d5b      	lsrs	r3, r3, #21
 80060a0:	0fcf      	lsrs	r7, r1, #31
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d100      	bne.n	80060a8 <__aeabi_dmul+0x24>
 80060a6:	e15c      	b.n	8006362 <__aeabi_dmul+0x2de>
 80060a8:	4ad9      	ldr	r2, [pc, #868]	; (8006410 <__aeabi_dmul+0x38c>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d100      	bne.n	80060b0 <__aeabi_dmul+0x2c>
 80060ae:	e175      	b.n	800639c <__aeabi_dmul+0x318>
 80060b0:	0f42      	lsrs	r2, r0, #29
 80060b2:	00e4      	lsls	r4, r4, #3
 80060b4:	4314      	orrs	r4, r2
 80060b6:	2280      	movs	r2, #128	; 0x80
 80060b8:	0412      	lsls	r2, r2, #16
 80060ba:	4314      	orrs	r4, r2
 80060bc:	4ad5      	ldr	r2, [pc, #852]	; (8006414 <__aeabi_dmul+0x390>)
 80060be:	00c5      	lsls	r5, r0, #3
 80060c0:	4694      	mov	ip, r2
 80060c2:	4463      	add	r3, ip
 80060c4:	9300      	str	r3, [sp, #0]
 80060c6:	2300      	movs	r3, #0
 80060c8:	4699      	mov	r9, r3
 80060ca:	469b      	mov	fp, r3
 80060cc:	4643      	mov	r3, r8
 80060ce:	4642      	mov	r2, r8
 80060d0:	031e      	lsls	r6, r3, #12
 80060d2:	0fd2      	lsrs	r2, r2, #31
 80060d4:	005b      	lsls	r3, r3, #1
 80060d6:	4650      	mov	r0, sl
 80060d8:	4690      	mov	r8, r2
 80060da:	0b36      	lsrs	r6, r6, #12
 80060dc:	0d5b      	lsrs	r3, r3, #21
 80060de:	d100      	bne.n	80060e2 <__aeabi_dmul+0x5e>
 80060e0:	e120      	b.n	8006324 <__aeabi_dmul+0x2a0>
 80060e2:	4acb      	ldr	r2, [pc, #812]	; (8006410 <__aeabi_dmul+0x38c>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d100      	bne.n	80060ea <__aeabi_dmul+0x66>
 80060e8:	e162      	b.n	80063b0 <__aeabi_dmul+0x32c>
 80060ea:	49ca      	ldr	r1, [pc, #808]	; (8006414 <__aeabi_dmul+0x390>)
 80060ec:	0f42      	lsrs	r2, r0, #29
 80060ee:	468c      	mov	ip, r1
 80060f0:	9900      	ldr	r1, [sp, #0]
 80060f2:	4463      	add	r3, ip
 80060f4:	00f6      	lsls	r6, r6, #3
 80060f6:	468c      	mov	ip, r1
 80060f8:	4316      	orrs	r6, r2
 80060fa:	2280      	movs	r2, #128	; 0x80
 80060fc:	449c      	add	ip, r3
 80060fe:	0412      	lsls	r2, r2, #16
 8006100:	4663      	mov	r3, ip
 8006102:	4316      	orrs	r6, r2
 8006104:	00c2      	lsls	r2, r0, #3
 8006106:	2000      	movs	r0, #0
 8006108:	9300      	str	r3, [sp, #0]
 800610a:	9900      	ldr	r1, [sp, #0]
 800610c:	4643      	mov	r3, r8
 800610e:	3101      	adds	r1, #1
 8006110:	468c      	mov	ip, r1
 8006112:	4649      	mov	r1, r9
 8006114:	407b      	eors	r3, r7
 8006116:	9301      	str	r3, [sp, #4]
 8006118:	290f      	cmp	r1, #15
 800611a:	d826      	bhi.n	800616a <__aeabi_dmul+0xe6>
 800611c:	4bbe      	ldr	r3, [pc, #760]	; (8006418 <__aeabi_dmul+0x394>)
 800611e:	0089      	lsls	r1, r1, #2
 8006120:	5859      	ldr	r1, [r3, r1]
 8006122:	468f      	mov	pc, r1
 8006124:	4643      	mov	r3, r8
 8006126:	9301      	str	r3, [sp, #4]
 8006128:	0034      	movs	r4, r6
 800612a:	0015      	movs	r5, r2
 800612c:	4683      	mov	fp, r0
 800612e:	465b      	mov	r3, fp
 8006130:	2b02      	cmp	r3, #2
 8006132:	d016      	beq.n	8006162 <__aeabi_dmul+0xde>
 8006134:	2b03      	cmp	r3, #3
 8006136:	d100      	bne.n	800613a <__aeabi_dmul+0xb6>
 8006138:	e203      	b.n	8006542 <__aeabi_dmul+0x4be>
 800613a:	2b01      	cmp	r3, #1
 800613c:	d000      	beq.n	8006140 <__aeabi_dmul+0xbc>
 800613e:	e0cd      	b.n	80062dc <__aeabi_dmul+0x258>
 8006140:	2200      	movs	r2, #0
 8006142:	2400      	movs	r4, #0
 8006144:	2500      	movs	r5, #0
 8006146:	9b01      	ldr	r3, [sp, #4]
 8006148:	0512      	lsls	r2, r2, #20
 800614a:	4322      	orrs	r2, r4
 800614c:	07db      	lsls	r3, r3, #31
 800614e:	431a      	orrs	r2, r3
 8006150:	0028      	movs	r0, r5
 8006152:	0011      	movs	r1, r2
 8006154:	b007      	add	sp, #28
 8006156:	bcf0      	pop	{r4, r5, r6, r7}
 8006158:	46bb      	mov	fp, r7
 800615a:	46b2      	mov	sl, r6
 800615c:	46a9      	mov	r9, r5
 800615e:	46a0      	mov	r8, r4
 8006160:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006162:	2400      	movs	r4, #0
 8006164:	2500      	movs	r5, #0
 8006166:	4aaa      	ldr	r2, [pc, #680]	; (8006410 <__aeabi_dmul+0x38c>)
 8006168:	e7ed      	b.n	8006146 <__aeabi_dmul+0xc2>
 800616a:	0c28      	lsrs	r0, r5, #16
 800616c:	042d      	lsls	r5, r5, #16
 800616e:	0c2d      	lsrs	r5, r5, #16
 8006170:	002b      	movs	r3, r5
 8006172:	0c11      	lsrs	r1, r2, #16
 8006174:	0412      	lsls	r2, r2, #16
 8006176:	0c12      	lsrs	r2, r2, #16
 8006178:	4353      	muls	r3, r2
 800617a:	4698      	mov	r8, r3
 800617c:	0013      	movs	r3, r2
 800617e:	002f      	movs	r7, r5
 8006180:	4343      	muls	r3, r0
 8006182:	4699      	mov	r9, r3
 8006184:	434f      	muls	r7, r1
 8006186:	444f      	add	r7, r9
 8006188:	46bb      	mov	fp, r7
 800618a:	4647      	mov	r7, r8
 800618c:	000b      	movs	r3, r1
 800618e:	0c3f      	lsrs	r7, r7, #16
 8006190:	46ba      	mov	sl, r7
 8006192:	4343      	muls	r3, r0
 8006194:	44da      	add	sl, fp
 8006196:	9302      	str	r3, [sp, #8]
 8006198:	45d1      	cmp	r9, sl
 800619a:	d904      	bls.n	80061a6 <__aeabi_dmul+0x122>
 800619c:	2780      	movs	r7, #128	; 0x80
 800619e:	027f      	lsls	r7, r7, #9
 80061a0:	46b9      	mov	r9, r7
 80061a2:	444b      	add	r3, r9
 80061a4:	9302      	str	r3, [sp, #8]
 80061a6:	4653      	mov	r3, sl
 80061a8:	0c1b      	lsrs	r3, r3, #16
 80061aa:	469b      	mov	fp, r3
 80061ac:	4653      	mov	r3, sl
 80061ae:	041f      	lsls	r7, r3, #16
 80061b0:	4643      	mov	r3, r8
 80061b2:	041b      	lsls	r3, r3, #16
 80061b4:	0c1b      	lsrs	r3, r3, #16
 80061b6:	4698      	mov	r8, r3
 80061b8:	003b      	movs	r3, r7
 80061ba:	4443      	add	r3, r8
 80061bc:	9304      	str	r3, [sp, #16]
 80061be:	0c33      	lsrs	r3, r6, #16
 80061c0:	0436      	lsls	r6, r6, #16
 80061c2:	0c36      	lsrs	r6, r6, #16
 80061c4:	4698      	mov	r8, r3
 80061c6:	0033      	movs	r3, r6
 80061c8:	4343      	muls	r3, r0
 80061ca:	4699      	mov	r9, r3
 80061cc:	4643      	mov	r3, r8
 80061ce:	4343      	muls	r3, r0
 80061d0:	002f      	movs	r7, r5
 80061d2:	469a      	mov	sl, r3
 80061d4:	4643      	mov	r3, r8
 80061d6:	4377      	muls	r7, r6
 80061d8:	435d      	muls	r5, r3
 80061da:	0c38      	lsrs	r0, r7, #16
 80061dc:	444d      	add	r5, r9
 80061de:	1945      	adds	r5, r0, r5
 80061e0:	45a9      	cmp	r9, r5
 80061e2:	d903      	bls.n	80061ec <__aeabi_dmul+0x168>
 80061e4:	2380      	movs	r3, #128	; 0x80
 80061e6:	025b      	lsls	r3, r3, #9
 80061e8:	4699      	mov	r9, r3
 80061ea:	44ca      	add	sl, r9
 80061ec:	043f      	lsls	r7, r7, #16
 80061ee:	0c28      	lsrs	r0, r5, #16
 80061f0:	0c3f      	lsrs	r7, r7, #16
 80061f2:	042d      	lsls	r5, r5, #16
 80061f4:	19ed      	adds	r5, r5, r7
 80061f6:	0c27      	lsrs	r7, r4, #16
 80061f8:	0424      	lsls	r4, r4, #16
 80061fa:	0c24      	lsrs	r4, r4, #16
 80061fc:	0003      	movs	r3, r0
 80061fe:	0020      	movs	r0, r4
 8006200:	4350      	muls	r0, r2
 8006202:	437a      	muls	r2, r7
 8006204:	4691      	mov	r9, r2
 8006206:	003a      	movs	r2, r7
 8006208:	4453      	add	r3, sl
 800620a:	9305      	str	r3, [sp, #20]
 800620c:	0c03      	lsrs	r3, r0, #16
 800620e:	469a      	mov	sl, r3
 8006210:	434a      	muls	r2, r1
 8006212:	4361      	muls	r1, r4
 8006214:	4449      	add	r1, r9
 8006216:	4451      	add	r1, sl
 8006218:	44ab      	add	fp, r5
 800621a:	4589      	cmp	r9, r1
 800621c:	d903      	bls.n	8006226 <__aeabi_dmul+0x1a2>
 800621e:	2380      	movs	r3, #128	; 0x80
 8006220:	025b      	lsls	r3, r3, #9
 8006222:	4699      	mov	r9, r3
 8006224:	444a      	add	r2, r9
 8006226:	0400      	lsls	r0, r0, #16
 8006228:	0c0b      	lsrs	r3, r1, #16
 800622a:	0c00      	lsrs	r0, r0, #16
 800622c:	0409      	lsls	r1, r1, #16
 800622e:	1809      	adds	r1, r1, r0
 8006230:	0020      	movs	r0, r4
 8006232:	4699      	mov	r9, r3
 8006234:	4643      	mov	r3, r8
 8006236:	4370      	muls	r0, r6
 8006238:	435c      	muls	r4, r3
 800623a:	437e      	muls	r6, r7
 800623c:	435f      	muls	r7, r3
 800623e:	0c03      	lsrs	r3, r0, #16
 8006240:	4698      	mov	r8, r3
 8006242:	19a4      	adds	r4, r4, r6
 8006244:	4444      	add	r4, r8
 8006246:	444a      	add	r2, r9
 8006248:	9703      	str	r7, [sp, #12]
 800624a:	42a6      	cmp	r6, r4
 800624c:	d904      	bls.n	8006258 <__aeabi_dmul+0x1d4>
 800624e:	2380      	movs	r3, #128	; 0x80
 8006250:	025b      	lsls	r3, r3, #9
 8006252:	4698      	mov	r8, r3
 8006254:	4447      	add	r7, r8
 8006256:	9703      	str	r7, [sp, #12]
 8006258:	0423      	lsls	r3, r4, #16
 800625a:	9e02      	ldr	r6, [sp, #8]
 800625c:	469a      	mov	sl, r3
 800625e:	9b05      	ldr	r3, [sp, #20]
 8006260:	445e      	add	r6, fp
 8006262:	4698      	mov	r8, r3
 8006264:	42ae      	cmp	r6, r5
 8006266:	41ad      	sbcs	r5, r5
 8006268:	1876      	adds	r6, r6, r1
 800626a:	428e      	cmp	r6, r1
 800626c:	4189      	sbcs	r1, r1
 800626e:	0400      	lsls	r0, r0, #16
 8006270:	0c00      	lsrs	r0, r0, #16
 8006272:	4450      	add	r0, sl
 8006274:	4440      	add	r0, r8
 8006276:	426d      	negs	r5, r5
 8006278:	1947      	adds	r7, r0, r5
 800627a:	46b8      	mov	r8, r7
 800627c:	4693      	mov	fp, r2
 800627e:	4249      	negs	r1, r1
 8006280:	4689      	mov	r9, r1
 8006282:	44c3      	add	fp, r8
 8006284:	44d9      	add	r9, fp
 8006286:	4298      	cmp	r0, r3
 8006288:	4180      	sbcs	r0, r0
 800628a:	45a8      	cmp	r8, r5
 800628c:	41ad      	sbcs	r5, r5
 800628e:	4593      	cmp	fp, r2
 8006290:	4192      	sbcs	r2, r2
 8006292:	4589      	cmp	r9, r1
 8006294:	4189      	sbcs	r1, r1
 8006296:	426d      	negs	r5, r5
 8006298:	4240      	negs	r0, r0
 800629a:	4328      	orrs	r0, r5
 800629c:	0c24      	lsrs	r4, r4, #16
 800629e:	4252      	negs	r2, r2
 80062a0:	4249      	negs	r1, r1
 80062a2:	430a      	orrs	r2, r1
 80062a4:	9b03      	ldr	r3, [sp, #12]
 80062a6:	1900      	adds	r0, r0, r4
 80062a8:	1880      	adds	r0, r0, r2
 80062aa:	18c7      	adds	r7, r0, r3
 80062ac:	464b      	mov	r3, r9
 80062ae:	0ddc      	lsrs	r4, r3, #23
 80062b0:	9b04      	ldr	r3, [sp, #16]
 80062b2:	0275      	lsls	r5, r6, #9
 80062b4:	431d      	orrs	r5, r3
 80062b6:	1e6a      	subs	r2, r5, #1
 80062b8:	4195      	sbcs	r5, r2
 80062ba:	464b      	mov	r3, r9
 80062bc:	0df6      	lsrs	r6, r6, #23
 80062be:	027f      	lsls	r7, r7, #9
 80062c0:	4335      	orrs	r5, r6
 80062c2:	025a      	lsls	r2, r3, #9
 80062c4:	433c      	orrs	r4, r7
 80062c6:	4315      	orrs	r5, r2
 80062c8:	01fb      	lsls	r3, r7, #7
 80062ca:	d400      	bmi.n	80062ce <__aeabi_dmul+0x24a>
 80062cc:	e11c      	b.n	8006508 <__aeabi_dmul+0x484>
 80062ce:	2101      	movs	r1, #1
 80062d0:	086a      	lsrs	r2, r5, #1
 80062d2:	400d      	ands	r5, r1
 80062d4:	4315      	orrs	r5, r2
 80062d6:	07e2      	lsls	r2, r4, #31
 80062d8:	4315      	orrs	r5, r2
 80062da:	0864      	lsrs	r4, r4, #1
 80062dc:	494f      	ldr	r1, [pc, #316]	; (800641c <__aeabi_dmul+0x398>)
 80062de:	4461      	add	r1, ip
 80062e0:	2900      	cmp	r1, #0
 80062e2:	dc00      	bgt.n	80062e6 <__aeabi_dmul+0x262>
 80062e4:	e0b0      	b.n	8006448 <__aeabi_dmul+0x3c4>
 80062e6:	076b      	lsls	r3, r5, #29
 80062e8:	d009      	beq.n	80062fe <__aeabi_dmul+0x27a>
 80062ea:	220f      	movs	r2, #15
 80062ec:	402a      	ands	r2, r5
 80062ee:	2a04      	cmp	r2, #4
 80062f0:	d005      	beq.n	80062fe <__aeabi_dmul+0x27a>
 80062f2:	1d2a      	adds	r2, r5, #4
 80062f4:	42aa      	cmp	r2, r5
 80062f6:	41ad      	sbcs	r5, r5
 80062f8:	426d      	negs	r5, r5
 80062fa:	1964      	adds	r4, r4, r5
 80062fc:	0015      	movs	r5, r2
 80062fe:	01e3      	lsls	r3, r4, #7
 8006300:	d504      	bpl.n	800630c <__aeabi_dmul+0x288>
 8006302:	2180      	movs	r1, #128	; 0x80
 8006304:	4a46      	ldr	r2, [pc, #280]	; (8006420 <__aeabi_dmul+0x39c>)
 8006306:	00c9      	lsls	r1, r1, #3
 8006308:	4014      	ands	r4, r2
 800630a:	4461      	add	r1, ip
 800630c:	4a45      	ldr	r2, [pc, #276]	; (8006424 <__aeabi_dmul+0x3a0>)
 800630e:	4291      	cmp	r1, r2
 8006310:	dd00      	ble.n	8006314 <__aeabi_dmul+0x290>
 8006312:	e726      	b.n	8006162 <__aeabi_dmul+0xde>
 8006314:	0762      	lsls	r2, r4, #29
 8006316:	08ed      	lsrs	r5, r5, #3
 8006318:	0264      	lsls	r4, r4, #9
 800631a:	0549      	lsls	r1, r1, #21
 800631c:	4315      	orrs	r5, r2
 800631e:	0b24      	lsrs	r4, r4, #12
 8006320:	0d4a      	lsrs	r2, r1, #21
 8006322:	e710      	b.n	8006146 <__aeabi_dmul+0xc2>
 8006324:	4652      	mov	r2, sl
 8006326:	4332      	orrs	r2, r6
 8006328:	d100      	bne.n	800632c <__aeabi_dmul+0x2a8>
 800632a:	e07f      	b.n	800642c <__aeabi_dmul+0x3a8>
 800632c:	2e00      	cmp	r6, #0
 800632e:	d100      	bne.n	8006332 <__aeabi_dmul+0x2ae>
 8006330:	e0dc      	b.n	80064ec <__aeabi_dmul+0x468>
 8006332:	0030      	movs	r0, r6
 8006334:	f000 fdda 	bl	8006eec <__clzsi2>
 8006338:	0002      	movs	r2, r0
 800633a:	3a0b      	subs	r2, #11
 800633c:	231d      	movs	r3, #29
 800633e:	0001      	movs	r1, r0
 8006340:	1a9b      	subs	r3, r3, r2
 8006342:	4652      	mov	r2, sl
 8006344:	3908      	subs	r1, #8
 8006346:	40da      	lsrs	r2, r3
 8006348:	408e      	lsls	r6, r1
 800634a:	4316      	orrs	r6, r2
 800634c:	4652      	mov	r2, sl
 800634e:	408a      	lsls	r2, r1
 8006350:	9b00      	ldr	r3, [sp, #0]
 8006352:	4935      	ldr	r1, [pc, #212]	; (8006428 <__aeabi_dmul+0x3a4>)
 8006354:	1a18      	subs	r0, r3, r0
 8006356:	0003      	movs	r3, r0
 8006358:	468c      	mov	ip, r1
 800635a:	4463      	add	r3, ip
 800635c:	2000      	movs	r0, #0
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	e6d3      	b.n	800610a <__aeabi_dmul+0x86>
 8006362:	0025      	movs	r5, r4
 8006364:	4305      	orrs	r5, r0
 8006366:	d04a      	beq.n	80063fe <__aeabi_dmul+0x37a>
 8006368:	2c00      	cmp	r4, #0
 800636a:	d100      	bne.n	800636e <__aeabi_dmul+0x2ea>
 800636c:	e0b0      	b.n	80064d0 <__aeabi_dmul+0x44c>
 800636e:	0020      	movs	r0, r4
 8006370:	f000 fdbc 	bl	8006eec <__clzsi2>
 8006374:	0001      	movs	r1, r0
 8006376:	0002      	movs	r2, r0
 8006378:	390b      	subs	r1, #11
 800637a:	231d      	movs	r3, #29
 800637c:	0010      	movs	r0, r2
 800637e:	1a5b      	subs	r3, r3, r1
 8006380:	0031      	movs	r1, r6
 8006382:	0035      	movs	r5, r6
 8006384:	3808      	subs	r0, #8
 8006386:	4084      	lsls	r4, r0
 8006388:	40d9      	lsrs	r1, r3
 800638a:	4085      	lsls	r5, r0
 800638c:	430c      	orrs	r4, r1
 800638e:	4826      	ldr	r0, [pc, #152]	; (8006428 <__aeabi_dmul+0x3a4>)
 8006390:	1a83      	subs	r3, r0, r2
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	2300      	movs	r3, #0
 8006396:	4699      	mov	r9, r3
 8006398:	469b      	mov	fp, r3
 800639a:	e697      	b.n	80060cc <__aeabi_dmul+0x48>
 800639c:	0005      	movs	r5, r0
 800639e:	4325      	orrs	r5, r4
 80063a0:	d126      	bne.n	80063f0 <__aeabi_dmul+0x36c>
 80063a2:	2208      	movs	r2, #8
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	2302      	movs	r3, #2
 80063a8:	2400      	movs	r4, #0
 80063aa:	4691      	mov	r9, r2
 80063ac:	469b      	mov	fp, r3
 80063ae:	e68d      	b.n	80060cc <__aeabi_dmul+0x48>
 80063b0:	4652      	mov	r2, sl
 80063b2:	9b00      	ldr	r3, [sp, #0]
 80063b4:	4332      	orrs	r2, r6
 80063b6:	d110      	bne.n	80063da <__aeabi_dmul+0x356>
 80063b8:	4915      	ldr	r1, [pc, #84]	; (8006410 <__aeabi_dmul+0x38c>)
 80063ba:	2600      	movs	r6, #0
 80063bc:	468c      	mov	ip, r1
 80063be:	4463      	add	r3, ip
 80063c0:	4649      	mov	r1, r9
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	2302      	movs	r3, #2
 80063c6:	4319      	orrs	r1, r3
 80063c8:	4689      	mov	r9, r1
 80063ca:	2002      	movs	r0, #2
 80063cc:	e69d      	b.n	800610a <__aeabi_dmul+0x86>
 80063ce:	465b      	mov	r3, fp
 80063d0:	9701      	str	r7, [sp, #4]
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d000      	beq.n	80063d8 <__aeabi_dmul+0x354>
 80063d6:	e6ad      	b.n	8006134 <__aeabi_dmul+0xb0>
 80063d8:	e6c3      	b.n	8006162 <__aeabi_dmul+0xde>
 80063da:	4a0d      	ldr	r2, [pc, #52]	; (8006410 <__aeabi_dmul+0x38c>)
 80063dc:	2003      	movs	r0, #3
 80063de:	4694      	mov	ip, r2
 80063e0:	4463      	add	r3, ip
 80063e2:	464a      	mov	r2, r9
 80063e4:	9300      	str	r3, [sp, #0]
 80063e6:	2303      	movs	r3, #3
 80063e8:	431a      	orrs	r2, r3
 80063ea:	4691      	mov	r9, r2
 80063ec:	4652      	mov	r2, sl
 80063ee:	e68c      	b.n	800610a <__aeabi_dmul+0x86>
 80063f0:	220c      	movs	r2, #12
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	2303      	movs	r3, #3
 80063f6:	0005      	movs	r5, r0
 80063f8:	4691      	mov	r9, r2
 80063fa:	469b      	mov	fp, r3
 80063fc:	e666      	b.n	80060cc <__aeabi_dmul+0x48>
 80063fe:	2304      	movs	r3, #4
 8006400:	4699      	mov	r9, r3
 8006402:	2300      	movs	r3, #0
 8006404:	9300      	str	r3, [sp, #0]
 8006406:	3301      	adds	r3, #1
 8006408:	2400      	movs	r4, #0
 800640a:	469b      	mov	fp, r3
 800640c:	e65e      	b.n	80060cc <__aeabi_dmul+0x48>
 800640e:	46c0      	nop			; (mov r8, r8)
 8006410:	000007ff 	.word	0x000007ff
 8006414:	fffffc01 	.word	0xfffffc01
 8006418:	08012940 	.word	0x08012940
 800641c:	000003ff 	.word	0x000003ff
 8006420:	feffffff 	.word	0xfeffffff
 8006424:	000007fe 	.word	0x000007fe
 8006428:	fffffc0d 	.word	0xfffffc0d
 800642c:	4649      	mov	r1, r9
 800642e:	2301      	movs	r3, #1
 8006430:	4319      	orrs	r1, r3
 8006432:	4689      	mov	r9, r1
 8006434:	2600      	movs	r6, #0
 8006436:	2001      	movs	r0, #1
 8006438:	e667      	b.n	800610a <__aeabi_dmul+0x86>
 800643a:	2300      	movs	r3, #0
 800643c:	2480      	movs	r4, #128	; 0x80
 800643e:	2500      	movs	r5, #0
 8006440:	4a43      	ldr	r2, [pc, #268]	; (8006550 <__aeabi_dmul+0x4cc>)
 8006442:	9301      	str	r3, [sp, #4]
 8006444:	0324      	lsls	r4, r4, #12
 8006446:	e67e      	b.n	8006146 <__aeabi_dmul+0xc2>
 8006448:	2001      	movs	r0, #1
 800644a:	1a40      	subs	r0, r0, r1
 800644c:	2838      	cmp	r0, #56	; 0x38
 800644e:	dd00      	ble.n	8006452 <__aeabi_dmul+0x3ce>
 8006450:	e676      	b.n	8006140 <__aeabi_dmul+0xbc>
 8006452:	281f      	cmp	r0, #31
 8006454:	dd5b      	ble.n	800650e <__aeabi_dmul+0x48a>
 8006456:	221f      	movs	r2, #31
 8006458:	0023      	movs	r3, r4
 800645a:	4252      	negs	r2, r2
 800645c:	1a51      	subs	r1, r2, r1
 800645e:	40cb      	lsrs	r3, r1
 8006460:	0019      	movs	r1, r3
 8006462:	2820      	cmp	r0, #32
 8006464:	d003      	beq.n	800646e <__aeabi_dmul+0x3ea>
 8006466:	4a3b      	ldr	r2, [pc, #236]	; (8006554 <__aeabi_dmul+0x4d0>)
 8006468:	4462      	add	r2, ip
 800646a:	4094      	lsls	r4, r2
 800646c:	4325      	orrs	r5, r4
 800646e:	1e6a      	subs	r2, r5, #1
 8006470:	4195      	sbcs	r5, r2
 8006472:	002a      	movs	r2, r5
 8006474:	430a      	orrs	r2, r1
 8006476:	2107      	movs	r1, #7
 8006478:	000d      	movs	r5, r1
 800647a:	2400      	movs	r4, #0
 800647c:	4015      	ands	r5, r2
 800647e:	4211      	tst	r1, r2
 8006480:	d05b      	beq.n	800653a <__aeabi_dmul+0x4b6>
 8006482:	210f      	movs	r1, #15
 8006484:	2400      	movs	r4, #0
 8006486:	4011      	ands	r1, r2
 8006488:	2904      	cmp	r1, #4
 800648a:	d053      	beq.n	8006534 <__aeabi_dmul+0x4b0>
 800648c:	1d11      	adds	r1, r2, #4
 800648e:	4291      	cmp	r1, r2
 8006490:	4192      	sbcs	r2, r2
 8006492:	4252      	negs	r2, r2
 8006494:	18a4      	adds	r4, r4, r2
 8006496:	000a      	movs	r2, r1
 8006498:	0223      	lsls	r3, r4, #8
 800649a:	d54b      	bpl.n	8006534 <__aeabi_dmul+0x4b0>
 800649c:	2201      	movs	r2, #1
 800649e:	2400      	movs	r4, #0
 80064a0:	2500      	movs	r5, #0
 80064a2:	e650      	b.n	8006146 <__aeabi_dmul+0xc2>
 80064a4:	2380      	movs	r3, #128	; 0x80
 80064a6:	031b      	lsls	r3, r3, #12
 80064a8:	421c      	tst	r4, r3
 80064aa:	d009      	beq.n	80064c0 <__aeabi_dmul+0x43c>
 80064ac:	421e      	tst	r6, r3
 80064ae:	d107      	bne.n	80064c0 <__aeabi_dmul+0x43c>
 80064b0:	4333      	orrs	r3, r6
 80064b2:	031c      	lsls	r4, r3, #12
 80064b4:	4643      	mov	r3, r8
 80064b6:	0015      	movs	r5, r2
 80064b8:	0b24      	lsrs	r4, r4, #12
 80064ba:	4a25      	ldr	r2, [pc, #148]	; (8006550 <__aeabi_dmul+0x4cc>)
 80064bc:	9301      	str	r3, [sp, #4]
 80064be:	e642      	b.n	8006146 <__aeabi_dmul+0xc2>
 80064c0:	2280      	movs	r2, #128	; 0x80
 80064c2:	0312      	lsls	r2, r2, #12
 80064c4:	4314      	orrs	r4, r2
 80064c6:	0324      	lsls	r4, r4, #12
 80064c8:	4a21      	ldr	r2, [pc, #132]	; (8006550 <__aeabi_dmul+0x4cc>)
 80064ca:	0b24      	lsrs	r4, r4, #12
 80064cc:	9701      	str	r7, [sp, #4]
 80064ce:	e63a      	b.n	8006146 <__aeabi_dmul+0xc2>
 80064d0:	f000 fd0c 	bl	8006eec <__clzsi2>
 80064d4:	0001      	movs	r1, r0
 80064d6:	0002      	movs	r2, r0
 80064d8:	3115      	adds	r1, #21
 80064da:	3220      	adds	r2, #32
 80064dc:	291c      	cmp	r1, #28
 80064de:	dc00      	bgt.n	80064e2 <__aeabi_dmul+0x45e>
 80064e0:	e74b      	b.n	800637a <__aeabi_dmul+0x2f6>
 80064e2:	0034      	movs	r4, r6
 80064e4:	3808      	subs	r0, #8
 80064e6:	2500      	movs	r5, #0
 80064e8:	4084      	lsls	r4, r0
 80064ea:	e750      	b.n	800638e <__aeabi_dmul+0x30a>
 80064ec:	f000 fcfe 	bl	8006eec <__clzsi2>
 80064f0:	0003      	movs	r3, r0
 80064f2:	001a      	movs	r2, r3
 80064f4:	3215      	adds	r2, #21
 80064f6:	3020      	adds	r0, #32
 80064f8:	2a1c      	cmp	r2, #28
 80064fa:	dc00      	bgt.n	80064fe <__aeabi_dmul+0x47a>
 80064fc:	e71e      	b.n	800633c <__aeabi_dmul+0x2b8>
 80064fe:	4656      	mov	r6, sl
 8006500:	3b08      	subs	r3, #8
 8006502:	2200      	movs	r2, #0
 8006504:	409e      	lsls	r6, r3
 8006506:	e723      	b.n	8006350 <__aeabi_dmul+0x2cc>
 8006508:	9b00      	ldr	r3, [sp, #0]
 800650a:	469c      	mov	ip, r3
 800650c:	e6e6      	b.n	80062dc <__aeabi_dmul+0x258>
 800650e:	4912      	ldr	r1, [pc, #72]	; (8006558 <__aeabi_dmul+0x4d4>)
 8006510:	0022      	movs	r2, r4
 8006512:	4461      	add	r1, ip
 8006514:	002e      	movs	r6, r5
 8006516:	408d      	lsls	r5, r1
 8006518:	408a      	lsls	r2, r1
 800651a:	40c6      	lsrs	r6, r0
 800651c:	1e69      	subs	r1, r5, #1
 800651e:	418d      	sbcs	r5, r1
 8006520:	4332      	orrs	r2, r6
 8006522:	432a      	orrs	r2, r5
 8006524:	40c4      	lsrs	r4, r0
 8006526:	0753      	lsls	r3, r2, #29
 8006528:	d0b6      	beq.n	8006498 <__aeabi_dmul+0x414>
 800652a:	210f      	movs	r1, #15
 800652c:	4011      	ands	r1, r2
 800652e:	2904      	cmp	r1, #4
 8006530:	d1ac      	bne.n	800648c <__aeabi_dmul+0x408>
 8006532:	e7b1      	b.n	8006498 <__aeabi_dmul+0x414>
 8006534:	0765      	lsls	r5, r4, #29
 8006536:	0264      	lsls	r4, r4, #9
 8006538:	0b24      	lsrs	r4, r4, #12
 800653a:	08d2      	lsrs	r2, r2, #3
 800653c:	4315      	orrs	r5, r2
 800653e:	2200      	movs	r2, #0
 8006540:	e601      	b.n	8006146 <__aeabi_dmul+0xc2>
 8006542:	2280      	movs	r2, #128	; 0x80
 8006544:	0312      	lsls	r2, r2, #12
 8006546:	4314      	orrs	r4, r2
 8006548:	0324      	lsls	r4, r4, #12
 800654a:	4a01      	ldr	r2, [pc, #4]	; (8006550 <__aeabi_dmul+0x4cc>)
 800654c:	0b24      	lsrs	r4, r4, #12
 800654e:	e5fa      	b.n	8006146 <__aeabi_dmul+0xc2>
 8006550:	000007ff 	.word	0x000007ff
 8006554:	0000043e 	.word	0x0000043e
 8006558:	0000041e 	.word	0x0000041e

0800655c <__aeabi_dsub>:
 800655c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800655e:	4657      	mov	r7, sl
 8006560:	464e      	mov	r6, r9
 8006562:	4645      	mov	r5, r8
 8006564:	46de      	mov	lr, fp
 8006566:	b5e0      	push	{r5, r6, r7, lr}
 8006568:	001e      	movs	r6, r3
 800656a:	0017      	movs	r7, r2
 800656c:	004a      	lsls	r2, r1, #1
 800656e:	030b      	lsls	r3, r1, #12
 8006570:	0d52      	lsrs	r2, r2, #21
 8006572:	0a5b      	lsrs	r3, r3, #9
 8006574:	4690      	mov	r8, r2
 8006576:	0f42      	lsrs	r2, r0, #29
 8006578:	431a      	orrs	r2, r3
 800657a:	0fcd      	lsrs	r5, r1, #31
 800657c:	4ccd      	ldr	r4, [pc, #820]	; (80068b4 <__aeabi_dsub+0x358>)
 800657e:	0331      	lsls	r1, r6, #12
 8006580:	00c3      	lsls	r3, r0, #3
 8006582:	4694      	mov	ip, r2
 8006584:	0070      	lsls	r0, r6, #1
 8006586:	0f7a      	lsrs	r2, r7, #29
 8006588:	0a49      	lsrs	r1, r1, #9
 800658a:	00ff      	lsls	r7, r7, #3
 800658c:	469a      	mov	sl, r3
 800658e:	46b9      	mov	r9, r7
 8006590:	0d40      	lsrs	r0, r0, #21
 8006592:	0ff6      	lsrs	r6, r6, #31
 8006594:	4311      	orrs	r1, r2
 8006596:	42a0      	cmp	r0, r4
 8006598:	d100      	bne.n	800659c <__aeabi_dsub+0x40>
 800659a:	e0b1      	b.n	8006700 <__aeabi_dsub+0x1a4>
 800659c:	2201      	movs	r2, #1
 800659e:	4056      	eors	r6, r2
 80065a0:	46b3      	mov	fp, r6
 80065a2:	42b5      	cmp	r5, r6
 80065a4:	d100      	bne.n	80065a8 <__aeabi_dsub+0x4c>
 80065a6:	e088      	b.n	80066ba <__aeabi_dsub+0x15e>
 80065a8:	4642      	mov	r2, r8
 80065aa:	1a12      	subs	r2, r2, r0
 80065ac:	2a00      	cmp	r2, #0
 80065ae:	dc00      	bgt.n	80065b2 <__aeabi_dsub+0x56>
 80065b0:	e0ae      	b.n	8006710 <__aeabi_dsub+0x1b4>
 80065b2:	2800      	cmp	r0, #0
 80065b4:	d100      	bne.n	80065b8 <__aeabi_dsub+0x5c>
 80065b6:	e0c1      	b.n	800673c <__aeabi_dsub+0x1e0>
 80065b8:	48be      	ldr	r0, [pc, #760]	; (80068b4 <__aeabi_dsub+0x358>)
 80065ba:	4580      	cmp	r8, r0
 80065bc:	d100      	bne.n	80065c0 <__aeabi_dsub+0x64>
 80065be:	e151      	b.n	8006864 <__aeabi_dsub+0x308>
 80065c0:	2080      	movs	r0, #128	; 0x80
 80065c2:	0400      	lsls	r0, r0, #16
 80065c4:	4301      	orrs	r1, r0
 80065c6:	2a38      	cmp	r2, #56	; 0x38
 80065c8:	dd00      	ble.n	80065cc <__aeabi_dsub+0x70>
 80065ca:	e17b      	b.n	80068c4 <__aeabi_dsub+0x368>
 80065cc:	2a1f      	cmp	r2, #31
 80065ce:	dd00      	ble.n	80065d2 <__aeabi_dsub+0x76>
 80065d0:	e1ee      	b.n	80069b0 <__aeabi_dsub+0x454>
 80065d2:	2020      	movs	r0, #32
 80065d4:	003e      	movs	r6, r7
 80065d6:	1a80      	subs	r0, r0, r2
 80065d8:	000c      	movs	r4, r1
 80065da:	40d6      	lsrs	r6, r2
 80065dc:	40d1      	lsrs	r1, r2
 80065de:	4087      	lsls	r7, r0
 80065e0:	4662      	mov	r2, ip
 80065e2:	4084      	lsls	r4, r0
 80065e4:	1a52      	subs	r2, r2, r1
 80065e6:	1e78      	subs	r0, r7, #1
 80065e8:	4187      	sbcs	r7, r0
 80065ea:	4694      	mov	ip, r2
 80065ec:	4334      	orrs	r4, r6
 80065ee:	4327      	orrs	r7, r4
 80065f0:	1bdc      	subs	r4, r3, r7
 80065f2:	42a3      	cmp	r3, r4
 80065f4:	419b      	sbcs	r3, r3
 80065f6:	4662      	mov	r2, ip
 80065f8:	425b      	negs	r3, r3
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	4699      	mov	r9, r3
 80065fe:	464b      	mov	r3, r9
 8006600:	021b      	lsls	r3, r3, #8
 8006602:	d400      	bmi.n	8006606 <__aeabi_dsub+0xaa>
 8006604:	e118      	b.n	8006838 <__aeabi_dsub+0x2dc>
 8006606:	464b      	mov	r3, r9
 8006608:	0258      	lsls	r0, r3, #9
 800660a:	0a43      	lsrs	r3, r0, #9
 800660c:	4699      	mov	r9, r3
 800660e:	464b      	mov	r3, r9
 8006610:	2b00      	cmp	r3, #0
 8006612:	d100      	bne.n	8006616 <__aeabi_dsub+0xba>
 8006614:	e137      	b.n	8006886 <__aeabi_dsub+0x32a>
 8006616:	4648      	mov	r0, r9
 8006618:	f000 fc68 	bl	8006eec <__clzsi2>
 800661c:	0001      	movs	r1, r0
 800661e:	3908      	subs	r1, #8
 8006620:	2320      	movs	r3, #32
 8006622:	0022      	movs	r2, r4
 8006624:	4648      	mov	r0, r9
 8006626:	1a5b      	subs	r3, r3, r1
 8006628:	40da      	lsrs	r2, r3
 800662a:	4088      	lsls	r0, r1
 800662c:	408c      	lsls	r4, r1
 800662e:	4643      	mov	r3, r8
 8006630:	4310      	orrs	r0, r2
 8006632:	4588      	cmp	r8, r1
 8006634:	dd00      	ble.n	8006638 <__aeabi_dsub+0xdc>
 8006636:	e136      	b.n	80068a6 <__aeabi_dsub+0x34a>
 8006638:	1ac9      	subs	r1, r1, r3
 800663a:	1c4b      	adds	r3, r1, #1
 800663c:	2b1f      	cmp	r3, #31
 800663e:	dd00      	ble.n	8006642 <__aeabi_dsub+0xe6>
 8006640:	e0ea      	b.n	8006818 <__aeabi_dsub+0x2bc>
 8006642:	2220      	movs	r2, #32
 8006644:	0026      	movs	r6, r4
 8006646:	1ad2      	subs	r2, r2, r3
 8006648:	0001      	movs	r1, r0
 800664a:	4094      	lsls	r4, r2
 800664c:	40de      	lsrs	r6, r3
 800664e:	40d8      	lsrs	r0, r3
 8006650:	2300      	movs	r3, #0
 8006652:	4091      	lsls	r1, r2
 8006654:	1e62      	subs	r2, r4, #1
 8006656:	4194      	sbcs	r4, r2
 8006658:	4681      	mov	r9, r0
 800665a:	4698      	mov	r8, r3
 800665c:	4331      	orrs	r1, r6
 800665e:	430c      	orrs	r4, r1
 8006660:	0763      	lsls	r3, r4, #29
 8006662:	d009      	beq.n	8006678 <__aeabi_dsub+0x11c>
 8006664:	230f      	movs	r3, #15
 8006666:	4023      	ands	r3, r4
 8006668:	2b04      	cmp	r3, #4
 800666a:	d005      	beq.n	8006678 <__aeabi_dsub+0x11c>
 800666c:	1d23      	adds	r3, r4, #4
 800666e:	42a3      	cmp	r3, r4
 8006670:	41a4      	sbcs	r4, r4
 8006672:	4264      	negs	r4, r4
 8006674:	44a1      	add	r9, r4
 8006676:	001c      	movs	r4, r3
 8006678:	464b      	mov	r3, r9
 800667a:	021b      	lsls	r3, r3, #8
 800667c:	d400      	bmi.n	8006680 <__aeabi_dsub+0x124>
 800667e:	e0de      	b.n	800683e <__aeabi_dsub+0x2e2>
 8006680:	4641      	mov	r1, r8
 8006682:	4b8c      	ldr	r3, [pc, #560]	; (80068b4 <__aeabi_dsub+0x358>)
 8006684:	3101      	adds	r1, #1
 8006686:	4299      	cmp	r1, r3
 8006688:	d100      	bne.n	800668c <__aeabi_dsub+0x130>
 800668a:	e0e7      	b.n	800685c <__aeabi_dsub+0x300>
 800668c:	464b      	mov	r3, r9
 800668e:	488a      	ldr	r0, [pc, #552]	; (80068b8 <__aeabi_dsub+0x35c>)
 8006690:	08e4      	lsrs	r4, r4, #3
 8006692:	4003      	ands	r3, r0
 8006694:	0018      	movs	r0, r3
 8006696:	0549      	lsls	r1, r1, #21
 8006698:	075b      	lsls	r3, r3, #29
 800669a:	0240      	lsls	r0, r0, #9
 800669c:	4323      	orrs	r3, r4
 800669e:	0d4a      	lsrs	r2, r1, #21
 80066a0:	0b04      	lsrs	r4, r0, #12
 80066a2:	0512      	lsls	r2, r2, #20
 80066a4:	07ed      	lsls	r5, r5, #31
 80066a6:	4322      	orrs	r2, r4
 80066a8:	432a      	orrs	r2, r5
 80066aa:	0018      	movs	r0, r3
 80066ac:	0011      	movs	r1, r2
 80066ae:	bcf0      	pop	{r4, r5, r6, r7}
 80066b0:	46bb      	mov	fp, r7
 80066b2:	46b2      	mov	sl, r6
 80066b4:	46a9      	mov	r9, r5
 80066b6:	46a0      	mov	r8, r4
 80066b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066ba:	4642      	mov	r2, r8
 80066bc:	1a12      	subs	r2, r2, r0
 80066be:	2a00      	cmp	r2, #0
 80066c0:	dd52      	ble.n	8006768 <__aeabi_dsub+0x20c>
 80066c2:	2800      	cmp	r0, #0
 80066c4:	d100      	bne.n	80066c8 <__aeabi_dsub+0x16c>
 80066c6:	e09c      	b.n	8006802 <__aeabi_dsub+0x2a6>
 80066c8:	45a0      	cmp	r8, r4
 80066ca:	d100      	bne.n	80066ce <__aeabi_dsub+0x172>
 80066cc:	e0ca      	b.n	8006864 <__aeabi_dsub+0x308>
 80066ce:	2080      	movs	r0, #128	; 0x80
 80066d0:	0400      	lsls	r0, r0, #16
 80066d2:	4301      	orrs	r1, r0
 80066d4:	2a38      	cmp	r2, #56	; 0x38
 80066d6:	dd00      	ble.n	80066da <__aeabi_dsub+0x17e>
 80066d8:	e149      	b.n	800696e <__aeabi_dsub+0x412>
 80066da:	2a1f      	cmp	r2, #31
 80066dc:	dc00      	bgt.n	80066e0 <__aeabi_dsub+0x184>
 80066de:	e197      	b.n	8006a10 <__aeabi_dsub+0x4b4>
 80066e0:	0010      	movs	r0, r2
 80066e2:	000e      	movs	r6, r1
 80066e4:	3820      	subs	r0, #32
 80066e6:	40c6      	lsrs	r6, r0
 80066e8:	2a20      	cmp	r2, #32
 80066ea:	d004      	beq.n	80066f6 <__aeabi_dsub+0x19a>
 80066ec:	2040      	movs	r0, #64	; 0x40
 80066ee:	1a82      	subs	r2, r0, r2
 80066f0:	4091      	lsls	r1, r2
 80066f2:	430f      	orrs	r7, r1
 80066f4:	46b9      	mov	r9, r7
 80066f6:	464c      	mov	r4, r9
 80066f8:	1e62      	subs	r2, r4, #1
 80066fa:	4194      	sbcs	r4, r2
 80066fc:	4334      	orrs	r4, r6
 80066fe:	e13a      	b.n	8006976 <__aeabi_dsub+0x41a>
 8006700:	000a      	movs	r2, r1
 8006702:	433a      	orrs	r2, r7
 8006704:	d028      	beq.n	8006758 <__aeabi_dsub+0x1fc>
 8006706:	46b3      	mov	fp, r6
 8006708:	42b5      	cmp	r5, r6
 800670a:	d02b      	beq.n	8006764 <__aeabi_dsub+0x208>
 800670c:	4a6b      	ldr	r2, [pc, #428]	; (80068bc <__aeabi_dsub+0x360>)
 800670e:	4442      	add	r2, r8
 8006710:	2a00      	cmp	r2, #0
 8006712:	d05d      	beq.n	80067d0 <__aeabi_dsub+0x274>
 8006714:	4642      	mov	r2, r8
 8006716:	4644      	mov	r4, r8
 8006718:	1a82      	subs	r2, r0, r2
 800671a:	2c00      	cmp	r4, #0
 800671c:	d000      	beq.n	8006720 <__aeabi_dsub+0x1c4>
 800671e:	e0f5      	b.n	800690c <__aeabi_dsub+0x3b0>
 8006720:	4665      	mov	r5, ip
 8006722:	431d      	orrs	r5, r3
 8006724:	d100      	bne.n	8006728 <__aeabi_dsub+0x1cc>
 8006726:	e19c      	b.n	8006a62 <__aeabi_dsub+0x506>
 8006728:	1e55      	subs	r5, r2, #1
 800672a:	2a01      	cmp	r2, #1
 800672c:	d100      	bne.n	8006730 <__aeabi_dsub+0x1d4>
 800672e:	e1fb      	b.n	8006b28 <__aeabi_dsub+0x5cc>
 8006730:	4c60      	ldr	r4, [pc, #384]	; (80068b4 <__aeabi_dsub+0x358>)
 8006732:	42a2      	cmp	r2, r4
 8006734:	d100      	bne.n	8006738 <__aeabi_dsub+0x1dc>
 8006736:	e1bd      	b.n	8006ab4 <__aeabi_dsub+0x558>
 8006738:	002a      	movs	r2, r5
 800673a:	e0f0      	b.n	800691e <__aeabi_dsub+0x3c2>
 800673c:	0008      	movs	r0, r1
 800673e:	4338      	orrs	r0, r7
 8006740:	d100      	bne.n	8006744 <__aeabi_dsub+0x1e8>
 8006742:	e0c3      	b.n	80068cc <__aeabi_dsub+0x370>
 8006744:	1e50      	subs	r0, r2, #1
 8006746:	2a01      	cmp	r2, #1
 8006748:	d100      	bne.n	800674c <__aeabi_dsub+0x1f0>
 800674a:	e1a8      	b.n	8006a9e <__aeabi_dsub+0x542>
 800674c:	4c59      	ldr	r4, [pc, #356]	; (80068b4 <__aeabi_dsub+0x358>)
 800674e:	42a2      	cmp	r2, r4
 8006750:	d100      	bne.n	8006754 <__aeabi_dsub+0x1f8>
 8006752:	e087      	b.n	8006864 <__aeabi_dsub+0x308>
 8006754:	0002      	movs	r2, r0
 8006756:	e736      	b.n	80065c6 <__aeabi_dsub+0x6a>
 8006758:	2201      	movs	r2, #1
 800675a:	4056      	eors	r6, r2
 800675c:	46b3      	mov	fp, r6
 800675e:	42b5      	cmp	r5, r6
 8006760:	d000      	beq.n	8006764 <__aeabi_dsub+0x208>
 8006762:	e721      	b.n	80065a8 <__aeabi_dsub+0x4c>
 8006764:	4a55      	ldr	r2, [pc, #340]	; (80068bc <__aeabi_dsub+0x360>)
 8006766:	4442      	add	r2, r8
 8006768:	2a00      	cmp	r2, #0
 800676a:	d100      	bne.n	800676e <__aeabi_dsub+0x212>
 800676c:	e0b5      	b.n	80068da <__aeabi_dsub+0x37e>
 800676e:	4642      	mov	r2, r8
 8006770:	4644      	mov	r4, r8
 8006772:	1a82      	subs	r2, r0, r2
 8006774:	2c00      	cmp	r4, #0
 8006776:	d100      	bne.n	800677a <__aeabi_dsub+0x21e>
 8006778:	e138      	b.n	80069ec <__aeabi_dsub+0x490>
 800677a:	4e4e      	ldr	r6, [pc, #312]	; (80068b4 <__aeabi_dsub+0x358>)
 800677c:	42b0      	cmp	r0, r6
 800677e:	d100      	bne.n	8006782 <__aeabi_dsub+0x226>
 8006780:	e1de      	b.n	8006b40 <__aeabi_dsub+0x5e4>
 8006782:	2680      	movs	r6, #128	; 0x80
 8006784:	4664      	mov	r4, ip
 8006786:	0436      	lsls	r6, r6, #16
 8006788:	4334      	orrs	r4, r6
 800678a:	46a4      	mov	ip, r4
 800678c:	2a38      	cmp	r2, #56	; 0x38
 800678e:	dd00      	ble.n	8006792 <__aeabi_dsub+0x236>
 8006790:	e196      	b.n	8006ac0 <__aeabi_dsub+0x564>
 8006792:	2a1f      	cmp	r2, #31
 8006794:	dd00      	ble.n	8006798 <__aeabi_dsub+0x23c>
 8006796:	e224      	b.n	8006be2 <__aeabi_dsub+0x686>
 8006798:	2620      	movs	r6, #32
 800679a:	1ab4      	subs	r4, r6, r2
 800679c:	46a2      	mov	sl, r4
 800679e:	4664      	mov	r4, ip
 80067a0:	4656      	mov	r6, sl
 80067a2:	40b4      	lsls	r4, r6
 80067a4:	46a1      	mov	r9, r4
 80067a6:	001c      	movs	r4, r3
 80067a8:	464e      	mov	r6, r9
 80067aa:	40d4      	lsrs	r4, r2
 80067ac:	4326      	orrs	r6, r4
 80067ae:	0034      	movs	r4, r6
 80067b0:	4656      	mov	r6, sl
 80067b2:	40b3      	lsls	r3, r6
 80067b4:	1e5e      	subs	r6, r3, #1
 80067b6:	41b3      	sbcs	r3, r6
 80067b8:	431c      	orrs	r4, r3
 80067ba:	4663      	mov	r3, ip
 80067bc:	40d3      	lsrs	r3, r2
 80067be:	18c9      	adds	r1, r1, r3
 80067c0:	19e4      	adds	r4, r4, r7
 80067c2:	42bc      	cmp	r4, r7
 80067c4:	41bf      	sbcs	r7, r7
 80067c6:	427f      	negs	r7, r7
 80067c8:	46b9      	mov	r9, r7
 80067ca:	4680      	mov	r8, r0
 80067cc:	4489      	add	r9, r1
 80067ce:	e0d8      	b.n	8006982 <__aeabi_dsub+0x426>
 80067d0:	4640      	mov	r0, r8
 80067d2:	4c3b      	ldr	r4, [pc, #236]	; (80068c0 <__aeabi_dsub+0x364>)
 80067d4:	3001      	adds	r0, #1
 80067d6:	4220      	tst	r0, r4
 80067d8:	d000      	beq.n	80067dc <__aeabi_dsub+0x280>
 80067da:	e0b4      	b.n	8006946 <__aeabi_dsub+0x3ea>
 80067dc:	4640      	mov	r0, r8
 80067de:	2800      	cmp	r0, #0
 80067e0:	d000      	beq.n	80067e4 <__aeabi_dsub+0x288>
 80067e2:	e144      	b.n	8006a6e <__aeabi_dsub+0x512>
 80067e4:	4660      	mov	r0, ip
 80067e6:	4318      	orrs	r0, r3
 80067e8:	d100      	bne.n	80067ec <__aeabi_dsub+0x290>
 80067ea:	e190      	b.n	8006b0e <__aeabi_dsub+0x5b2>
 80067ec:	0008      	movs	r0, r1
 80067ee:	4338      	orrs	r0, r7
 80067f0:	d000      	beq.n	80067f4 <__aeabi_dsub+0x298>
 80067f2:	e1aa      	b.n	8006b4a <__aeabi_dsub+0x5ee>
 80067f4:	4661      	mov	r1, ip
 80067f6:	08db      	lsrs	r3, r3, #3
 80067f8:	0749      	lsls	r1, r1, #29
 80067fa:	430b      	orrs	r3, r1
 80067fc:	4661      	mov	r1, ip
 80067fe:	08cc      	lsrs	r4, r1, #3
 8006800:	e027      	b.n	8006852 <__aeabi_dsub+0x2f6>
 8006802:	0008      	movs	r0, r1
 8006804:	4338      	orrs	r0, r7
 8006806:	d061      	beq.n	80068cc <__aeabi_dsub+0x370>
 8006808:	1e50      	subs	r0, r2, #1
 800680a:	2a01      	cmp	r2, #1
 800680c:	d100      	bne.n	8006810 <__aeabi_dsub+0x2b4>
 800680e:	e139      	b.n	8006a84 <__aeabi_dsub+0x528>
 8006810:	42a2      	cmp	r2, r4
 8006812:	d027      	beq.n	8006864 <__aeabi_dsub+0x308>
 8006814:	0002      	movs	r2, r0
 8006816:	e75d      	b.n	80066d4 <__aeabi_dsub+0x178>
 8006818:	0002      	movs	r2, r0
 800681a:	391f      	subs	r1, #31
 800681c:	40ca      	lsrs	r2, r1
 800681e:	0011      	movs	r1, r2
 8006820:	2b20      	cmp	r3, #32
 8006822:	d003      	beq.n	800682c <__aeabi_dsub+0x2d0>
 8006824:	2240      	movs	r2, #64	; 0x40
 8006826:	1ad3      	subs	r3, r2, r3
 8006828:	4098      	lsls	r0, r3
 800682a:	4304      	orrs	r4, r0
 800682c:	1e63      	subs	r3, r4, #1
 800682e:	419c      	sbcs	r4, r3
 8006830:	2300      	movs	r3, #0
 8006832:	4699      	mov	r9, r3
 8006834:	4698      	mov	r8, r3
 8006836:	430c      	orrs	r4, r1
 8006838:	0763      	lsls	r3, r4, #29
 800683a:	d000      	beq.n	800683e <__aeabi_dsub+0x2e2>
 800683c:	e712      	b.n	8006664 <__aeabi_dsub+0x108>
 800683e:	464b      	mov	r3, r9
 8006840:	464a      	mov	r2, r9
 8006842:	08e4      	lsrs	r4, r4, #3
 8006844:	075b      	lsls	r3, r3, #29
 8006846:	4323      	orrs	r3, r4
 8006848:	08d4      	lsrs	r4, r2, #3
 800684a:	4642      	mov	r2, r8
 800684c:	4919      	ldr	r1, [pc, #100]	; (80068b4 <__aeabi_dsub+0x358>)
 800684e:	428a      	cmp	r2, r1
 8006850:	d00e      	beq.n	8006870 <__aeabi_dsub+0x314>
 8006852:	0324      	lsls	r4, r4, #12
 8006854:	0552      	lsls	r2, r2, #21
 8006856:	0b24      	lsrs	r4, r4, #12
 8006858:	0d52      	lsrs	r2, r2, #21
 800685a:	e722      	b.n	80066a2 <__aeabi_dsub+0x146>
 800685c:	000a      	movs	r2, r1
 800685e:	2400      	movs	r4, #0
 8006860:	2300      	movs	r3, #0
 8006862:	e71e      	b.n	80066a2 <__aeabi_dsub+0x146>
 8006864:	08db      	lsrs	r3, r3, #3
 8006866:	4662      	mov	r2, ip
 8006868:	0752      	lsls	r2, r2, #29
 800686a:	4313      	orrs	r3, r2
 800686c:	4662      	mov	r2, ip
 800686e:	08d4      	lsrs	r4, r2, #3
 8006870:	001a      	movs	r2, r3
 8006872:	4322      	orrs	r2, r4
 8006874:	d100      	bne.n	8006878 <__aeabi_dsub+0x31c>
 8006876:	e1fc      	b.n	8006c72 <__aeabi_dsub+0x716>
 8006878:	2280      	movs	r2, #128	; 0x80
 800687a:	0312      	lsls	r2, r2, #12
 800687c:	4314      	orrs	r4, r2
 800687e:	0324      	lsls	r4, r4, #12
 8006880:	4a0c      	ldr	r2, [pc, #48]	; (80068b4 <__aeabi_dsub+0x358>)
 8006882:	0b24      	lsrs	r4, r4, #12
 8006884:	e70d      	b.n	80066a2 <__aeabi_dsub+0x146>
 8006886:	0020      	movs	r0, r4
 8006888:	f000 fb30 	bl	8006eec <__clzsi2>
 800688c:	0001      	movs	r1, r0
 800688e:	3118      	adds	r1, #24
 8006890:	291f      	cmp	r1, #31
 8006892:	dc00      	bgt.n	8006896 <__aeabi_dsub+0x33a>
 8006894:	e6c4      	b.n	8006620 <__aeabi_dsub+0xc4>
 8006896:	3808      	subs	r0, #8
 8006898:	4084      	lsls	r4, r0
 800689a:	4643      	mov	r3, r8
 800689c:	0020      	movs	r0, r4
 800689e:	2400      	movs	r4, #0
 80068a0:	4588      	cmp	r8, r1
 80068a2:	dc00      	bgt.n	80068a6 <__aeabi_dsub+0x34a>
 80068a4:	e6c8      	b.n	8006638 <__aeabi_dsub+0xdc>
 80068a6:	4a04      	ldr	r2, [pc, #16]	; (80068b8 <__aeabi_dsub+0x35c>)
 80068a8:	1a5b      	subs	r3, r3, r1
 80068aa:	4010      	ands	r0, r2
 80068ac:	4698      	mov	r8, r3
 80068ae:	4681      	mov	r9, r0
 80068b0:	e6d6      	b.n	8006660 <__aeabi_dsub+0x104>
 80068b2:	46c0      	nop			; (mov r8, r8)
 80068b4:	000007ff 	.word	0x000007ff
 80068b8:	ff7fffff 	.word	0xff7fffff
 80068bc:	fffff801 	.word	0xfffff801
 80068c0:	000007fe 	.word	0x000007fe
 80068c4:	430f      	orrs	r7, r1
 80068c6:	1e7a      	subs	r2, r7, #1
 80068c8:	4197      	sbcs	r7, r2
 80068ca:	e691      	b.n	80065f0 <__aeabi_dsub+0x94>
 80068cc:	4661      	mov	r1, ip
 80068ce:	08db      	lsrs	r3, r3, #3
 80068d0:	0749      	lsls	r1, r1, #29
 80068d2:	430b      	orrs	r3, r1
 80068d4:	4661      	mov	r1, ip
 80068d6:	08cc      	lsrs	r4, r1, #3
 80068d8:	e7b8      	b.n	800684c <__aeabi_dsub+0x2f0>
 80068da:	4640      	mov	r0, r8
 80068dc:	4cd3      	ldr	r4, [pc, #844]	; (8006c2c <__aeabi_dsub+0x6d0>)
 80068de:	3001      	adds	r0, #1
 80068e0:	4220      	tst	r0, r4
 80068e2:	d000      	beq.n	80068e6 <__aeabi_dsub+0x38a>
 80068e4:	e0a2      	b.n	8006a2c <__aeabi_dsub+0x4d0>
 80068e6:	4640      	mov	r0, r8
 80068e8:	2800      	cmp	r0, #0
 80068ea:	d000      	beq.n	80068ee <__aeabi_dsub+0x392>
 80068ec:	e101      	b.n	8006af2 <__aeabi_dsub+0x596>
 80068ee:	4660      	mov	r0, ip
 80068f0:	4318      	orrs	r0, r3
 80068f2:	d100      	bne.n	80068f6 <__aeabi_dsub+0x39a>
 80068f4:	e15e      	b.n	8006bb4 <__aeabi_dsub+0x658>
 80068f6:	0008      	movs	r0, r1
 80068f8:	4338      	orrs	r0, r7
 80068fa:	d000      	beq.n	80068fe <__aeabi_dsub+0x3a2>
 80068fc:	e15f      	b.n	8006bbe <__aeabi_dsub+0x662>
 80068fe:	4661      	mov	r1, ip
 8006900:	08db      	lsrs	r3, r3, #3
 8006902:	0749      	lsls	r1, r1, #29
 8006904:	430b      	orrs	r3, r1
 8006906:	4661      	mov	r1, ip
 8006908:	08cc      	lsrs	r4, r1, #3
 800690a:	e7a2      	b.n	8006852 <__aeabi_dsub+0x2f6>
 800690c:	4dc8      	ldr	r5, [pc, #800]	; (8006c30 <__aeabi_dsub+0x6d4>)
 800690e:	42a8      	cmp	r0, r5
 8006910:	d100      	bne.n	8006914 <__aeabi_dsub+0x3b8>
 8006912:	e0cf      	b.n	8006ab4 <__aeabi_dsub+0x558>
 8006914:	2580      	movs	r5, #128	; 0x80
 8006916:	4664      	mov	r4, ip
 8006918:	042d      	lsls	r5, r5, #16
 800691a:	432c      	orrs	r4, r5
 800691c:	46a4      	mov	ip, r4
 800691e:	2a38      	cmp	r2, #56	; 0x38
 8006920:	dc56      	bgt.n	80069d0 <__aeabi_dsub+0x474>
 8006922:	2a1f      	cmp	r2, #31
 8006924:	dd00      	ble.n	8006928 <__aeabi_dsub+0x3cc>
 8006926:	e0d1      	b.n	8006acc <__aeabi_dsub+0x570>
 8006928:	2520      	movs	r5, #32
 800692a:	001e      	movs	r6, r3
 800692c:	1aad      	subs	r5, r5, r2
 800692e:	4664      	mov	r4, ip
 8006930:	40ab      	lsls	r3, r5
 8006932:	40ac      	lsls	r4, r5
 8006934:	40d6      	lsrs	r6, r2
 8006936:	1e5d      	subs	r5, r3, #1
 8006938:	41ab      	sbcs	r3, r5
 800693a:	4334      	orrs	r4, r6
 800693c:	4323      	orrs	r3, r4
 800693e:	4664      	mov	r4, ip
 8006940:	40d4      	lsrs	r4, r2
 8006942:	1b09      	subs	r1, r1, r4
 8006944:	e049      	b.n	80069da <__aeabi_dsub+0x47e>
 8006946:	4660      	mov	r0, ip
 8006948:	1bdc      	subs	r4, r3, r7
 800694a:	1a46      	subs	r6, r0, r1
 800694c:	42a3      	cmp	r3, r4
 800694e:	4180      	sbcs	r0, r0
 8006950:	4240      	negs	r0, r0
 8006952:	4681      	mov	r9, r0
 8006954:	0030      	movs	r0, r6
 8006956:	464e      	mov	r6, r9
 8006958:	1b80      	subs	r0, r0, r6
 800695a:	4681      	mov	r9, r0
 800695c:	0200      	lsls	r0, r0, #8
 800695e:	d476      	bmi.n	8006a4e <__aeabi_dsub+0x4f2>
 8006960:	464b      	mov	r3, r9
 8006962:	4323      	orrs	r3, r4
 8006964:	d000      	beq.n	8006968 <__aeabi_dsub+0x40c>
 8006966:	e652      	b.n	800660e <__aeabi_dsub+0xb2>
 8006968:	2400      	movs	r4, #0
 800696a:	2500      	movs	r5, #0
 800696c:	e771      	b.n	8006852 <__aeabi_dsub+0x2f6>
 800696e:	4339      	orrs	r1, r7
 8006970:	000c      	movs	r4, r1
 8006972:	1e62      	subs	r2, r4, #1
 8006974:	4194      	sbcs	r4, r2
 8006976:	18e4      	adds	r4, r4, r3
 8006978:	429c      	cmp	r4, r3
 800697a:	419b      	sbcs	r3, r3
 800697c:	425b      	negs	r3, r3
 800697e:	4463      	add	r3, ip
 8006980:	4699      	mov	r9, r3
 8006982:	464b      	mov	r3, r9
 8006984:	021b      	lsls	r3, r3, #8
 8006986:	d400      	bmi.n	800698a <__aeabi_dsub+0x42e>
 8006988:	e756      	b.n	8006838 <__aeabi_dsub+0x2dc>
 800698a:	2301      	movs	r3, #1
 800698c:	469c      	mov	ip, r3
 800698e:	4ba8      	ldr	r3, [pc, #672]	; (8006c30 <__aeabi_dsub+0x6d4>)
 8006990:	44e0      	add	r8, ip
 8006992:	4598      	cmp	r8, r3
 8006994:	d038      	beq.n	8006a08 <__aeabi_dsub+0x4ac>
 8006996:	464b      	mov	r3, r9
 8006998:	48a6      	ldr	r0, [pc, #664]	; (8006c34 <__aeabi_dsub+0x6d8>)
 800699a:	2201      	movs	r2, #1
 800699c:	4003      	ands	r3, r0
 800699e:	0018      	movs	r0, r3
 80069a0:	0863      	lsrs	r3, r4, #1
 80069a2:	4014      	ands	r4, r2
 80069a4:	431c      	orrs	r4, r3
 80069a6:	07c3      	lsls	r3, r0, #31
 80069a8:	431c      	orrs	r4, r3
 80069aa:	0843      	lsrs	r3, r0, #1
 80069ac:	4699      	mov	r9, r3
 80069ae:	e657      	b.n	8006660 <__aeabi_dsub+0x104>
 80069b0:	0010      	movs	r0, r2
 80069b2:	000e      	movs	r6, r1
 80069b4:	3820      	subs	r0, #32
 80069b6:	40c6      	lsrs	r6, r0
 80069b8:	2a20      	cmp	r2, #32
 80069ba:	d004      	beq.n	80069c6 <__aeabi_dsub+0x46a>
 80069bc:	2040      	movs	r0, #64	; 0x40
 80069be:	1a82      	subs	r2, r0, r2
 80069c0:	4091      	lsls	r1, r2
 80069c2:	430f      	orrs	r7, r1
 80069c4:	46b9      	mov	r9, r7
 80069c6:	464f      	mov	r7, r9
 80069c8:	1e7a      	subs	r2, r7, #1
 80069ca:	4197      	sbcs	r7, r2
 80069cc:	4337      	orrs	r7, r6
 80069ce:	e60f      	b.n	80065f0 <__aeabi_dsub+0x94>
 80069d0:	4662      	mov	r2, ip
 80069d2:	431a      	orrs	r2, r3
 80069d4:	0013      	movs	r3, r2
 80069d6:	1e5a      	subs	r2, r3, #1
 80069d8:	4193      	sbcs	r3, r2
 80069da:	1afc      	subs	r4, r7, r3
 80069dc:	42a7      	cmp	r7, r4
 80069de:	41bf      	sbcs	r7, r7
 80069e0:	427f      	negs	r7, r7
 80069e2:	1bcb      	subs	r3, r1, r7
 80069e4:	4699      	mov	r9, r3
 80069e6:	465d      	mov	r5, fp
 80069e8:	4680      	mov	r8, r0
 80069ea:	e608      	b.n	80065fe <__aeabi_dsub+0xa2>
 80069ec:	4666      	mov	r6, ip
 80069ee:	431e      	orrs	r6, r3
 80069f0:	d100      	bne.n	80069f4 <__aeabi_dsub+0x498>
 80069f2:	e0be      	b.n	8006b72 <__aeabi_dsub+0x616>
 80069f4:	1e56      	subs	r6, r2, #1
 80069f6:	2a01      	cmp	r2, #1
 80069f8:	d100      	bne.n	80069fc <__aeabi_dsub+0x4a0>
 80069fa:	e109      	b.n	8006c10 <__aeabi_dsub+0x6b4>
 80069fc:	4c8c      	ldr	r4, [pc, #560]	; (8006c30 <__aeabi_dsub+0x6d4>)
 80069fe:	42a2      	cmp	r2, r4
 8006a00:	d100      	bne.n	8006a04 <__aeabi_dsub+0x4a8>
 8006a02:	e119      	b.n	8006c38 <__aeabi_dsub+0x6dc>
 8006a04:	0032      	movs	r2, r6
 8006a06:	e6c1      	b.n	800678c <__aeabi_dsub+0x230>
 8006a08:	4642      	mov	r2, r8
 8006a0a:	2400      	movs	r4, #0
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	e648      	b.n	80066a2 <__aeabi_dsub+0x146>
 8006a10:	2020      	movs	r0, #32
 8006a12:	000c      	movs	r4, r1
 8006a14:	1a80      	subs	r0, r0, r2
 8006a16:	003e      	movs	r6, r7
 8006a18:	4087      	lsls	r7, r0
 8006a1a:	4084      	lsls	r4, r0
 8006a1c:	40d6      	lsrs	r6, r2
 8006a1e:	1e78      	subs	r0, r7, #1
 8006a20:	4187      	sbcs	r7, r0
 8006a22:	40d1      	lsrs	r1, r2
 8006a24:	4334      	orrs	r4, r6
 8006a26:	433c      	orrs	r4, r7
 8006a28:	448c      	add	ip, r1
 8006a2a:	e7a4      	b.n	8006976 <__aeabi_dsub+0x41a>
 8006a2c:	4a80      	ldr	r2, [pc, #512]	; (8006c30 <__aeabi_dsub+0x6d4>)
 8006a2e:	4290      	cmp	r0, r2
 8006a30:	d100      	bne.n	8006a34 <__aeabi_dsub+0x4d8>
 8006a32:	e0e9      	b.n	8006c08 <__aeabi_dsub+0x6ac>
 8006a34:	19df      	adds	r7, r3, r7
 8006a36:	429f      	cmp	r7, r3
 8006a38:	419b      	sbcs	r3, r3
 8006a3a:	4461      	add	r1, ip
 8006a3c:	425b      	negs	r3, r3
 8006a3e:	18c9      	adds	r1, r1, r3
 8006a40:	07cc      	lsls	r4, r1, #31
 8006a42:	087f      	lsrs	r7, r7, #1
 8006a44:	084b      	lsrs	r3, r1, #1
 8006a46:	4699      	mov	r9, r3
 8006a48:	4680      	mov	r8, r0
 8006a4a:	433c      	orrs	r4, r7
 8006a4c:	e6f4      	b.n	8006838 <__aeabi_dsub+0x2dc>
 8006a4e:	1afc      	subs	r4, r7, r3
 8006a50:	42a7      	cmp	r7, r4
 8006a52:	41bf      	sbcs	r7, r7
 8006a54:	4663      	mov	r3, ip
 8006a56:	427f      	negs	r7, r7
 8006a58:	1ac9      	subs	r1, r1, r3
 8006a5a:	1bcb      	subs	r3, r1, r7
 8006a5c:	4699      	mov	r9, r3
 8006a5e:	465d      	mov	r5, fp
 8006a60:	e5d5      	b.n	800660e <__aeabi_dsub+0xb2>
 8006a62:	08ff      	lsrs	r7, r7, #3
 8006a64:	074b      	lsls	r3, r1, #29
 8006a66:	465d      	mov	r5, fp
 8006a68:	433b      	orrs	r3, r7
 8006a6a:	08cc      	lsrs	r4, r1, #3
 8006a6c:	e6ee      	b.n	800684c <__aeabi_dsub+0x2f0>
 8006a6e:	4662      	mov	r2, ip
 8006a70:	431a      	orrs	r2, r3
 8006a72:	d000      	beq.n	8006a76 <__aeabi_dsub+0x51a>
 8006a74:	e082      	b.n	8006b7c <__aeabi_dsub+0x620>
 8006a76:	000b      	movs	r3, r1
 8006a78:	433b      	orrs	r3, r7
 8006a7a:	d11b      	bne.n	8006ab4 <__aeabi_dsub+0x558>
 8006a7c:	2480      	movs	r4, #128	; 0x80
 8006a7e:	2500      	movs	r5, #0
 8006a80:	0324      	lsls	r4, r4, #12
 8006a82:	e6f9      	b.n	8006878 <__aeabi_dsub+0x31c>
 8006a84:	19dc      	adds	r4, r3, r7
 8006a86:	429c      	cmp	r4, r3
 8006a88:	419b      	sbcs	r3, r3
 8006a8a:	4461      	add	r1, ip
 8006a8c:	4689      	mov	r9, r1
 8006a8e:	425b      	negs	r3, r3
 8006a90:	4499      	add	r9, r3
 8006a92:	464b      	mov	r3, r9
 8006a94:	021b      	lsls	r3, r3, #8
 8006a96:	d444      	bmi.n	8006b22 <__aeabi_dsub+0x5c6>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	4698      	mov	r8, r3
 8006a9c:	e6cc      	b.n	8006838 <__aeabi_dsub+0x2dc>
 8006a9e:	1bdc      	subs	r4, r3, r7
 8006aa0:	4662      	mov	r2, ip
 8006aa2:	42a3      	cmp	r3, r4
 8006aa4:	419b      	sbcs	r3, r3
 8006aa6:	1a51      	subs	r1, r2, r1
 8006aa8:	425b      	negs	r3, r3
 8006aaa:	1acb      	subs	r3, r1, r3
 8006aac:	4699      	mov	r9, r3
 8006aae:	2301      	movs	r3, #1
 8006ab0:	4698      	mov	r8, r3
 8006ab2:	e5a4      	b.n	80065fe <__aeabi_dsub+0xa2>
 8006ab4:	08ff      	lsrs	r7, r7, #3
 8006ab6:	074b      	lsls	r3, r1, #29
 8006ab8:	465d      	mov	r5, fp
 8006aba:	433b      	orrs	r3, r7
 8006abc:	08cc      	lsrs	r4, r1, #3
 8006abe:	e6d7      	b.n	8006870 <__aeabi_dsub+0x314>
 8006ac0:	4662      	mov	r2, ip
 8006ac2:	431a      	orrs	r2, r3
 8006ac4:	0014      	movs	r4, r2
 8006ac6:	1e63      	subs	r3, r4, #1
 8006ac8:	419c      	sbcs	r4, r3
 8006aca:	e679      	b.n	80067c0 <__aeabi_dsub+0x264>
 8006acc:	0015      	movs	r5, r2
 8006ace:	4664      	mov	r4, ip
 8006ad0:	3d20      	subs	r5, #32
 8006ad2:	40ec      	lsrs	r4, r5
 8006ad4:	46a0      	mov	r8, r4
 8006ad6:	2a20      	cmp	r2, #32
 8006ad8:	d005      	beq.n	8006ae6 <__aeabi_dsub+0x58a>
 8006ada:	2540      	movs	r5, #64	; 0x40
 8006adc:	4664      	mov	r4, ip
 8006ade:	1aaa      	subs	r2, r5, r2
 8006ae0:	4094      	lsls	r4, r2
 8006ae2:	4323      	orrs	r3, r4
 8006ae4:	469a      	mov	sl, r3
 8006ae6:	4654      	mov	r4, sl
 8006ae8:	1e63      	subs	r3, r4, #1
 8006aea:	419c      	sbcs	r4, r3
 8006aec:	4643      	mov	r3, r8
 8006aee:	4323      	orrs	r3, r4
 8006af0:	e773      	b.n	80069da <__aeabi_dsub+0x47e>
 8006af2:	4662      	mov	r2, ip
 8006af4:	431a      	orrs	r2, r3
 8006af6:	d023      	beq.n	8006b40 <__aeabi_dsub+0x5e4>
 8006af8:	000a      	movs	r2, r1
 8006afa:	433a      	orrs	r2, r7
 8006afc:	d000      	beq.n	8006b00 <__aeabi_dsub+0x5a4>
 8006afe:	e0a0      	b.n	8006c42 <__aeabi_dsub+0x6e6>
 8006b00:	4662      	mov	r2, ip
 8006b02:	08db      	lsrs	r3, r3, #3
 8006b04:	0752      	lsls	r2, r2, #29
 8006b06:	4313      	orrs	r3, r2
 8006b08:	4662      	mov	r2, ip
 8006b0a:	08d4      	lsrs	r4, r2, #3
 8006b0c:	e6b0      	b.n	8006870 <__aeabi_dsub+0x314>
 8006b0e:	000b      	movs	r3, r1
 8006b10:	433b      	orrs	r3, r7
 8006b12:	d100      	bne.n	8006b16 <__aeabi_dsub+0x5ba>
 8006b14:	e728      	b.n	8006968 <__aeabi_dsub+0x40c>
 8006b16:	08ff      	lsrs	r7, r7, #3
 8006b18:	074b      	lsls	r3, r1, #29
 8006b1a:	465d      	mov	r5, fp
 8006b1c:	433b      	orrs	r3, r7
 8006b1e:	08cc      	lsrs	r4, r1, #3
 8006b20:	e697      	b.n	8006852 <__aeabi_dsub+0x2f6>
 8006b22:	2302      	movs	r3, #2
 8006b24:	4698      	mov	r8, r3
 8006b26:	e736      	b.n	8006996 <__aeabi_dsub+0x43a>
 8006b28:	1afc      	subs	r4, r7, r3
 8006b2a:	42a7      	cmp	r7, r4
 8006b2c:	41bf      	sbcs	r7, r7
 8006b2e:	4663      	mov	r3, ip
 8006b30:	427f      	negs	r7, r7
 8006b32:	1ac9      	subs	r1, r1, r3
 8006b34:	1bcb      	subs	r3, r1, r7
 8006b36:	4699      	mov	r9, r3
 8006b38:	2301      	movs	r3, #1
 8006b3a:	465d      	mov	r5, fp
 8006b3c:	4698      	mov	r8, r3
 8006b3e:	e55e      	b.n	80065fe <__aeabi_dsub+0xa2>
 8006b40:	074b      	lsls	r3, r1, #29
 8006b42:	08ff      	lsrs	r7, r7, #3
 8006b44:	433b      	orrs	r3, r7
 8006b46:	08cc      	lsrs	r4, r1, #3
 8006b48:	e692      	b.n	8006870 <__aeabi_dsub+0x314>
 8006b4a:	1bdc      	subs	r4, r3, r7
 8006b4c:	4660      	mov	r0, ip
 8006b4e:	42a3      	cmp	r3, r4
 8006b50:	41b6      	sbcs	r6, r6
 8006b52:	1a40      	subs	r0, r0, r1
 8006b54:	4276      	negs	r6, r6
 8006b56:	1b80      	subs	r0, r0, r6
 8006b58:	4681      	mov	r9, r0
 8006b5a:	0200      	lsls	r0, r0, #8
 8006b5c:	d560      	bpl.n	8006c20 <__aeabi_dsub+0x6c4>
 8006b5e:	1afc      	subs	r4, r7, r3
 8006b60:	42a7      	cmp	r7, r4
 8006b62:	41bf      	sbcs	r7, r7
 8006b64:	4663      	mov	r3, ip
 8006b66:	427f      	negs	r7, r7
 8006b68:	1ac9      	subs	r1, r1, r3
 8006b6a:	1bcb      	subs	r3, r1, r7
 8006b6c:	4699      	mov	r9, r3
 8006b6e:	465d      	mov	r5, fp
 8006b70:	e576      	b.n	8006660 <__aeabi_dsub+0x104>
 8006b72:	08ff      	lsrs	r7, r7, #3
 8006b74:	074b      	lsls	r3, r1, #29
 8006b76:	433b      	orrs	r3, r7
 8006b78:	08cc      	lsrs	r4, r1, #3
 8006b7a:	e667      	b.n	800684c <__aeabi_dsub+0x2f0>
 8006b7c:	000a      	movs	r2, r1
 8006b7e:	08db      	lsrs	r3, r3, #3
 8006b80:	433a      	orrs	r2, r7
 8006b82:	d100      	bne.n	8006b86 <__aeabi_dsub+0x62a>
 8006b84:	e66f      	b.n	8006866 <__aeabi_dsub+0x30a>
 8006b86:	4662      	mov	r2, ip
 8006b88:	0752      	lsls	r2, r2, #29
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	4662      	mov	r2, ip
 8006b8e:	08d4      	lsrs	r4, r2, #3
 8006b90:	2280      	movs	r2, #128	; 0x80
 8006b92:	0312      	lsls	r2, r2, #12
 8006b94:	4214      	tst	r4, r2
 8006b96:	d007      	beq.n	8006ba8 <__aeabi_dsub+0x64c>
 8006b98:	08c8      	lsrs	r0, r1, #3
 8006b9a:	4210      	tst	r0, r2
 8006b9c:	d104      	bne.n	8006ba8 <__aeabi_dsub+0x64c>
 8006b9e:	465d      	mov	r5, fp
 8006ba0:	0004      	movs	r4, r0
 8006ba2:	08fb      	lsrs	r3, r7, #3
 8006ba4:	0749      	lsls	r1, r1, #29
 8006ba6:	430b      	orrs	r3, r1
 8006ba8:	0f5a      	lsrs	r2, r3, #29
 8006baa:	00db      	lsls	r3, r3, #3
 8006bac:	08db      	lsrs	r3, r3, #3
 8006bae:	0752      	lsls	r2, r2, #29
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	e65d      	b.n	8006870 <__aeabi_dsub+0x314>
 8006bb4:	074b      	lsls	r3, r1, #29
 8006bb6:	08ff      	lsrs	r7, r7, #3
 8006bb8:	433b      	orrs	r3, r7
 8006bba:	08cc      	lsrs	r4, r1, #3
 8006bbc:	e649      	b.n	8006852 <__aeabi_dsub+0x2f6>
 8006bbe:	19dc      	adds	r4, r3, r7
 8006bc0:	429c      	cmp	r4, r3
 8006bc2:	419b      	sbcs	r3, r3
 8006bc4:	4461      	add	r1, ip
 8006bc6:	4689      	mov	r9, r1
 8006bc8:	425b      	negs	r3, r3
 8006bca:	4499      	add	r9, r3
 8006bcc:	464b      	mov	r3, r9
 8006bce:	021b      	lsls	r3, r3, #8
 8006bd0:	d400      	bmi.n	8006bd4 <__aeabi_dsub+0x678>
 8006bd2:	e631      	b.n	8006838 <__aeabi_dsub+0x2dc>
 8006bd4:	464a      	mov	r2, r9
 8006bd6:	4b17      	ldr	r3, [pc, #92]	; (8006c34 <__aeabi_dsub+0x6d8>)
 8006bd8:	401a      	ands	r2, r3
 8006bda:	2301      	movs	r3, #1
 8006bdc:	4691      	mov	r9, r2
 8006bde:	4698      	mov	r8, r3
 8006be0:	e62a      	b.n	8006838 <__aeabi_dsub+0x2dc>
 8006be2:	0016      	movs	r6, r2
 8006be4:	4664      	mov	r4, ip
 8006be6:	3e20      	subs	r6, #32
 8006be8:	40f4      	lsrs	r4, r6
 8006bea:	46a0      	mov	r8, r4
 8006bec:	2a20      	cmp	r2, #32
 8006bee:	d005      	beq.n	8006bfc <__aeabi_dsub+0x6a0>
 8006bf0:	2640      	movs	r6, #64	; 0x40
 8006bf2:	4664      	mov	r4, ip
 8006bf4:	1ab2      	subs	r2, r6, r2
 8006bf6:	4094      	lsls	r4, r2
 8006bf8:	4323      	orrs	r3, r4
 8006bfa:	469a      	mov	sl, r3
 8006bfc:	4654      	mov	r4, sl
 8006bfe:	1e63      	subs	r3, r4, #1
 8006c00:	419c      	sbcs	r4, r3
 8006c02:	4643      	mov	r3, r8
 8006c04:	431c      	orrs	r4, r3
 8006c06:	e5db      	b.n	80067c0 <__aeabi_dsub+0x264>
 8006c08:	0002      	movs	r2, r0
 8006c0a:	2400      	movs	r4, #0
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	e548      	b.n	80066a2 <__aeabi_dsub+0x146>
 8006c10:	19dc      	adds	r4, r3, r7
 8006c12:	42bc      	cmp	r4, r7
 8006c14:	41bf      	sbcs	r7, r7
 8006c16:	4461      	add	r1, ip
 8006c18:	4689      	mov	r9, r1
 8006c1a:	427f      	negs	r7, r7
 8006c1c:	44b9      	add	r9, r7
 8006c1e:	e738      	b.n	8006a92 <__aeabi_dsub+0x536>
 8006c20:	464b      	mov	r3, r9
 8006c22:	4323      	orrs	r3, r4
 8006c24:	d100      	bne.n	8006c28 <__aeabi_dsub+0x6cc>
 8006c26:	e69f      	b.n	8006968 <__aeabi_dsub+0x40c>
 8006c28:	e606      	b.n	8006838 <__aeabi_dsub+0x2dc>
 8006c2a:	46c0      	nop			; (mov r8, r8)
 8006c2c:	000007fe 	.word	0x000007fe
 8006c30:	000007ff 	.word	0x000007ff
 8006c34:	ff7fffff 	.word	0xff7fffff
 8006c38:	08ff      	lsrs	r7, r7, #3
 8006c3a:	074b      	lsls	r3, r1, #29
 8006c3c:	433b      	orrs	r3, r7
 8006c3e:	08cc      	lsrs	r4, r1, #3
 8006c40:	e616      	b.n	8006870 <__aeabi_dsub+0x314>
 8006c42:	4662      	mov	r2, ip
 8006c44:	08db      	lsrs	r3, r3, #3
 8006c46:	0752      	lsls	r2, r2, #29
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	4662      	mov	r2, ip
 8006c4c:	08d4      	lsrs	r4, r2, #3
 8006c4e:	2280      	movs	r2, #128	; 0x80
 8006c50:	0312      	lsls	r2, r2, #12
 8006c52:	4214      	tst	r4, r2
 8006c54:	d007      	beq.n	8006c66 <__aeabi_dsub+0x70a>
 8006c56:	08c8      	lsrs	r0, r1, #3
 8006c58:	4210      	tst	r0, r2
 8006c5a:	d104      	bne.n	8006c66 <__aeabi_dsub+0x70a>
 8006c5c:	465d      	mov	r5, fp
 8006c5e:	0004      	movs	r4, r0
 8006c60:	08fb      	lsrs	r3, r7, #3
 8006c62:	0749      	lsls	r1, r1, #29
 8006c64:	430b      	orrs	r3, r1
 8006c66:	0f5a      	lsrs	r2, r3, #29
 8006c68:	00db      	lsls	r3, r3, #3
 8006c6a:	0752      	lsls	r2, r2, #29
 8006c6c:	08db      	lsrs	r3, r3, #3
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	e5fe      	b.n	8006870 <__aeabi_dsub+0x314>
 8006c72:	2300      	movs	r3, #0
 8006c74:	4a01      	ldr	r2, [pc, #4]	; (8006c7c <__aeabi_dsub+0x720>)
 8006c76:	001c      	movs	r4, r3
 8006c78:	e513      	b.n	80066a2 <__aeabi_dsub+0x146>
 8006c7a:	46c0      	nop			; (mov r8, r8)
 8006c7c:	000007ff 	.word	0x000007ff

08006c80 <__aeabi_d2iz>:
 8006c80:	000a      	movs	r2, r1
 8006c82:	b530      	push	{r4, r5, lr}
 8006c84:	4c13      	ldr	r4, [pc, #76]	; (8006cd4 <__aeabi_d2iz+0x54>)
 8006c86:	0053      	lsls	r3, r2, #1
 8006c88:	0309      	lsls	r1, r1, #12
 8006c8a:	0005      	movs	r5, r0
 8006c8c:	0b09      	lsrs	r1, r1, #12
 8006c8e:	2000      	movs	r0, #0
 8006c90:	0d5b      	lsrs	r3, r3, #21
 8006c92:	0fd2      	lsrs	r2, r2, #31
 8006c94:	42a3      	cmp	r3, r4
 8006c96:	dd04      	ble.n	8006ca2 <__aeabi_d2iz+0x22>
 8006c98:	480f      	ldr	r0, [pc, #60]	; (8006cd8 <__aeabi_d2iz+0x58>)
 8006c9a:	4283      	cmp	r3, r0
 8006c9c:	dd02      	ble.n	8006ca4 <__aeabi_d2iz+0x24>
 8006c9e:	4b0f      	ldr	r3, [pc, #60]	; (8006cdc <__aeabi_d2iz+0x5c>)
 8006ca0:	18d0      	adds	r0, r2, r3
 8006ca2:	bd30      	pop	{r4, r5, pc}
 8006ca4:	2080      	movs	r0, #128	; 0x80
 8006ca6:	0340      	lsls	r0, r0, #13
 8006ca8:	4301      	orrs	r1, r0
 8006caa:	480d      	ldr	r0, [pc, #52]	; (8006ce0 <__aeabi_d2iz+0x60>)
 8006cac:	1ac0      	subs	r0, r0, r3
 8006cae:	281f      	cmp	r0, #31
 8006cb0:	dd08      	ble.n	8006cc4 <__aeabi_d2iz+0x44>
 8006cb2:	480c      	ldr	r0, [pc, #48]	; (8006ce4 <__aeabi_d2iz+0x64>)
 8006cb4:	1ac3      	subs	r3, r0, r3
 8006cb6:	40d9      	lsrs	r1, r3
 8006cb8:	000b      	movs	r3, r1
 8006cba:	4258      	negs	r0, r3
 8006cbc:	2a00      	cmp	r2, #0
 8006cbe:	d1f0      	bne.n	8006ca2 <__aeabi_d2iz+0x22>
 8006cc0:	0018      	movs	r0, r3
 8006cc2:	e7ee      	b.n	8006ca2 <__aeabi_d2iz+0x22>
 8006cc4:	4c08      	ldr	r4, [pc, #32]	; (8006ce8 <__aeabi_d2iz+0x68>)
 8006cc6:	40c5      	lsrs	r5, r0
 8006cc8:	46a4      	mov	ip, r4
 8006cca:	4463      	add	r3, ip
 8006ccc:	4099      	lsls	r1, r3
 8006cce:	000b      	movs	r3, r1
 8006cd0:	432b      	orrs	r3, r5
 8006cd2:	e7f2      	b.n	8006cba <__aeabi_d2iz+0x3a>
 8006cd4:	000003fe 	.word	0x000003fe
 8006cd8:	0000041d 	.word	0x0000041d
 8006cdc:	7fffffff 	.word	0x7fffffff
 8006ce0:	00000433 	.word	0x00000433
 8006ce4:	00000413 	.word	0x00000413
 8006ce8:	fffffbed 	.word	0xfffffbed

08006cec <__aeabi_i2d>:
 8006cec:	b570      	push	{r4, r5, r6, lr}
 8006cee:	2800      	cmp	r0, #0
 8006cf0:	d016      	beq.n	8006d20 <__aeabi_i2d+0x34>
 8006cf2:	17c3      	asrs	r3, r0, #31
 8006cf4:	18c5      	adds	r5, r0, r3
 8006cf6:	405d      	eors	r5, r3
 8006cf8:	0fc4      	lsrs	r4, r0, #31
 8006cfa:	0028      	movs	r0, r5
 8006cfc:	f000 f8f6 	bl	8006eec <__clzsi2>
 8006d00:	4a11      	ldr	r2, [pc, #68]	; (8006d48 <__aeabi_i2d+0x5c>)
 8006d02:	1a12      	subs	r2, r2, r0
 8006d04:	280a      	cmp	r0, #10
 8006d06:	dc16      	bgt.n	8006d36 <__aeabi_i2d+0x4a>
 8006d08:	0003      	movs	r3, r0
 8006d0a:	002e      	movs	r6, r5
 8006d0c:	3315      	adds	r3, #21
 8006d0e:	409e      	lsls	r6, r3
 8006d10:	230b      	movs	r3, #11
 8006d12:	1a18      	subs	r0, r3, r0
 8006d14:	40c5      	lsrs	r5, r0
 8006d16:	0552      	lsls	r2, r2, #21
 8006d18:	032d      	lsls	r5, r5, #12
 8006d1a:	0b2d      	lsrs	r5, r5, #12
 8006d1c:	0d53      	lsrs	r3, r2, #21
 8006d1e:	e003      	b.n	8006d28 <__aeabi_i2d+0x3c>
 8006d20:	2400      	movs	r4, #0
 8006d22:	2300      	movs	r3, #0
 8006d24:	2500      	movs	r5, #0
 8006d26:	2600      	movs	r6, #0
 8006d28:	051b      	lsls	r3, r3, #20
 8006d2a:	432b      	orrs	r3, r5
 8006d2c:	07e4      	lsls	r4, r4, #31
 8006d2e:	4323      	orrs	r3, r4
 8006d30:	0030      	movs	r0, r6
 8006d32:	0019      	movs	r1, r3
 8006d34:	bd70      	pop	{r4, r5, r6, pc}
 8006d36:	380b      	subs	r0, #11
 8006d38:	4085      	lsls	r5, r0
 8006d3a:	0552      	lsls	r2, r2, #21
 8006d3c:	032d      	lsls	r5, r5, #12
 8006d3e:	2600      	movs	r6, #0
 8006d40:	0b2d      	lsrs	r5, r5, #12
 8006d42:	0d53      	lsrs	r3, r2, #21
 8006d44:	e7f0      	b.n	8006d28 <__aeabi_i2d+0x3c>
 8006d46:	46c0      	nop			; (mov r8, r8)
 8006d48:	0000041e 	.word	0x0000041e

08006d4c <__aeabi_f2d>:
 8006d4c:	b570      	push	{r4, r5, r6, lr}
 8006d4e:	0043      	lsls	r3, r0, #1
 8006d50:	0246      	lsls	r6, r0, #9
 8006d52:	0fc4      	lsrs	r4, r0, #31
 8006d54:	20fe      	movs	r0, #254	; 0xfe
 8006d56:	0e1b      	lsrs	r3, r3, #24
 8006d58:	1c59      	adds	r1, r3, #1
 8006d5a:	0a75      	lsrs	r5, r6, #9
 8006d5c:	4208      	tst	r0, r1
 8006d5e:	d00c      	beq.n	8006d7a <__aeabi_f2d+0x2e>
 8006d60:	22e0      	movs	r2, #224	; 0xe0
 8006d62:	0092      	lsls	r2, r2, #2
 8006d64:	4694      	mov	ip, r2
 8006d66:	076d      	lsls	r5, r5, #29
 8006d68:	0b36      	lsrs	r6, r6, #12
 8006d6a:	4463      	add	r3, ip
 8006d6c:	051b      	lsls	r3, r3, #20
 8006d6e:	4333      	orrs	r3, r6
 8006d70:	07e4      	lsls	r4, r4, #31
 8006d72:	4323      	orrs	r3, r4
 8006d74:	0028      	movs	r0, r5
 8006d76:	0019      	movs	r1, r3
 8006d78:	bd70      	pop	{r4, r5, r6, pc}
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d114      	bne.n	8006da8 <__aeabi_f2d+0x5c>
 8006d7e:	2d00      	cmp	r5, #0
 8006d80:	d01b      	beq.n	8006dba <__aeabi_f2d+0x6e>
 8006d82:	0028      	movs	r0, r5
 8006d84:	f000 f8b2 	bl	8006eec <__clzsi2>
 8006d88:	280a      	cmp	r0, #10
 8006d8a:	dc1c      	bgt.n	8006dc6 <__aeabi_f2d+0x7a>
 8006d8c:	230b      	movs	r3, #11
 8006d8e:	002e      	movs	r6, r5
 8006d90:	1a1b      	subs	r3, r3, r0
 8006d92:	40de      	lsrs	r6, r3
 8006d94:	0003      	movs	r3, r0
 8006d96:	3315      	adds	r3, #21
 8006d98:	409d      	lsls	r5, r3
 8006d9a:	4a0e      	ldr	r2, [pc, #56]	; (8006dd4 <__aeabi_f2d+0x88>)
 8006d9c:	0336      	lsls	r6, r6, #12
 8006d9e:	1a12      	subs	r2, r2, r0
 8006da0:	0552      	lsls	r2, r2, #21
 8006da2:	0b36      	lsrs	r6, r6, #12
 8006da4:	0d53      	lsrs	r3, r2, #21
 8006da6:	e7e1      	b.n	8006d6c <__aeabi_f2d+0x20>
 8006da8:	2d00      	cmp	r5, #0
 8006daa:	d009      	beq.n	8006dc0 <__aeabi_f2d+0x74>
 8006dac:	2280      	movs	r2, #128	; 0x80
 8006dae:	0b36      	lsrs	r6, r6, #12
 8006db0:	0312      	lsls	r2, r2, #12
 8006db2:	4b09      	ldr	r3, [pc, #36]	; (8006dd8 <__aeabi_f2d+0x8c>)
 8006db4:	076d      	lsls	r5, r5, #29
 8006db6:	4316      	orrs	r6, r2
 8006db8:	e7d8      	b.n	8006d6c <__aeabi_f2d+0x20>
 8006dba:	2300      	movs	r3, #0
 8006dbc:	2600      	movs	r6, #0
 8006dbe:	e7d5      	b.n	8006d6c <__aeabi_f2d+0x20>
 8006dc0:	2600      	movs	r6, #0
 8006dc2:	4b05      	ldr	r3, [pc, #20]	; (8006dd8 <__aeabi_f2d+0x8c>)
 8006dc4:	e7d2      	b.n	8006d6c <__aeabi_f2d+0x20>
 8006dc6:	0003      	movs	r3, r0
 8006dc8:	3b0b      	subs	r3, #11
 8006dca:	409d      	lsls	r5, r3
 8006dcc:	002e      	movs	r6, r5
 8006dce:	2500      	movs	r5, #0
 8006dd0:	e7e3      	b.n	8006d9a <__aeabi_f2d+0x4e>
 8006dd2:	46c0      	nop			; (mov r8, r8)
 8006dd4:	00000389 	.word	0x00000389
 8006dd8:	000007ff 	.word	0x000007ff

08006ddc <__aeabi_d2f>:
 8006ddc:	0002      	movs	r2, r0
 8006dde:	004b      	lsls	r3, r1, #1
 8006de0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006de2:	0d5b      	lsrs	r3, r3, #21
 8006de4:	030c      	lsls	r4, r1, #12
 8006de6:	4e3d      	ldr	r6, [pc, #244]	; (8006edc <__aeabi_d2f+0x100>)
 8006de8:	0a64      	lsrs	r4, r4, #9
 8006dea:	0f40      	lsrs	r0, r0, #29
 8006dec:	1c5f      	adds	r7, r3, #1
 8006dee:	0fc9      	lsrs	r1, r1, #31
 8006df0:	4304      	orrs	r4, r0
 8006df2:	00d5      	lsls	r5, r2, #3
 8006df4:	4237      	tst	r7, r6
 8006df6:	d00a      	beq.n	8006e0e <__aeabi_d2f+0x32>
 8006df8:	4839      	ldr	r0, [pc, #228]	; (8006ee0 <__aeabi_d2f+0x104>)
 8006dfa:	181e      	adds	r6, r3, r0
 8006dfc:	2efe      	cmp	r6, #254	; 0xfe
 8006dfe:	dd16      	ble.n	8006e2e <__aeabi_d2f+0x52>
 8006e00:	20ff      	movs	r0, #255	; 0xff
 8006e02:	2400      	movs	r4, #0
 8006e04:	05c0      	lsls	r0, r0, #23
 8006e06:	4320      	orrs	r0, r4
 8006e08:	07c9      	lsls	r1, r1, #31
 8006e0a:	4308      	orrs	r0, r1
 8006e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d106      	bne.n	8006e20 <__aeabi_d2f+0x44>
 8006e12:	432c      	orrs	r4, r5
 8006e14:	d026      	beq.n	8006e64 <__aeabi_d2f+0x88>
 8006e16:	2205      	movs	r2, #5
 8006e18:	0192      	lsls	r2, r2, #6
 8006e1a:	0a54      	lsrs	r4, r2, #9
 8006e1c:	b2d8      	uxtb	r0, r3
 8006e1e:	e7f1      	b.n	8006e04 <__aeabi_d2f+0x28>
 8006e20:	4325      	orrs	r5, r4
 8006e22:	d0ed      	beq.n	8006e00 <__aeabi_d2f+0x24>
 8006e24:	2080      	movs	r0, #128	; 0x80
 8006e26:	03c0      	lsls	r0, r0, #15
 8006e28:	4304      	orrs	r4, r0
 8006e2a:	20ff      	movs	r0, #255	; 0xff
 8006e2c:	e7ea      	b.n	8006e04 <__aeabi_d2f+0x28>
 8006e2e:	2e00      	cmp	r6, #0
 8006e30:	dd1b      	ble.n	8006e6a <__aeabi_d2f+0x8e>
 8006e32:	0192      	lsls	r2, r2, #6
 8006e34:	1e53      	subs	r3, r2, #1
 8006e36:	419a      	sbcs	r2, r3
 8006e38:	00e4      	lsls	r4, r4, #3
 8006e3a:	0f6d      	lsrs	r5, r5, #29
 8006e3c:	4322      	orrs	r2, r4
 8006e3e:	432a      	orrs	r2, r5
 8006e40:	0753      	lsls	r3, r2, #29
 8006e42:	d048      	beq.n	8006ed6 <__aeabi_d2f+0xfa>
 8006e44:	230f      	movs	r3, #15
 8006e46:	4013      	ands	r3, r2
 8006e48:	2b04      	cmp	r3, #4
 8006e4a:	d000      	beq.n	8006e4e <__aeabi_d2f+0x72>
 8006e4c:	3204      	adds	r2, #4
 8006e4e:	2380      	movs	r3, #128	; 0x80
 8006e50:	04db      	lsls	r3, r3, #19
 8006e52:	4013      	ands	r3, r2
 8006e54:	d03f      	beq.n	8006ed6 <__aeabi_d2f+0xfa>
 8006e56:	1c70      	adds	r0, r6, #1
 8006e58:	2efe      	cmp	r6, #254	; 0xfe
 8006e5a:	d0d1      	beq.n	8006e00 <__aeabi_d2f+0x24>
 8006e5c:	0192      	lsls	r2, r2, #6
 8006e5e:	0a54      	lsrs	r4, r2, #9
 8006e60:	b2c0      	uxtb	r0, r0
 8006e62:	e7cf      	b.n	8006e04 <__aeabi_d2f+0x28>
 8006e64:	2000      	movs	r0, #0
 8006e66:	2400      	movs	r4, #0
 8006e68:	e7cc      	b.n	8006e04 <__aeabi_d2f+0x28>
 8006e6a:	0032      	movs	r2, r6
 8006e6c:	3217      	adds	r2, #23
 8006e6e:	db22      	blt.n	8006eb6 <__aeabi_d2f+0xda>
 8006e70:	2080      	movs	r0, #128	; 0x80
 8006e72:	0400      	lsls	r0, r0, #16
 8006e74:	4320      	orrs	r0, r4
 8006e76:	241e      	movs	r4, #30
 8006e78:	1ba4      	subs	r4, r4, r6
 8006e7a:	2c1f      	cmp	r4, #31
 8006e7c:	dd1d      	ble.n	8006eba <__aeabi_d2f+0xde>
 8006e7e:	2202      	movs	r2, #2
 8006e80:	4252      	negs	r2, r2
 8006e82:	1b96      	subs	r6, r2, r6
 8006e84:	0002      	movs	r2, r0
 8006e86:	40f2      	lsrs	r2, r6
 8006e88:	0016      	movs	r6, r2
 8006e8a:	2c20      	cmp	r4, #32
 8006e8c:	d004      	beq.n	8006e98 <__aeabi_d2f+0xbc>
 8006e8e:	4a15      	ldr	r2, [pc, #84]	; (8006ee4 <__aeabi_d2f+0x108>)
 8006e90:	4694      	mov	ip, r2
 8006e92:	4463      	add	r3, ip
 8006e94:	4098      	lsls	r0, r3
 8006e96:	4305      	orrs	r5, r0
 8006e98:	002a      	movs	r2, r5
 8006e9a:	1e53      	subs	r3, r2, #1
 8006e9c:	419a      	sbcs	r2, r3
 8006e9e:	4332      	orrs	r2, r6
 8006ea0:	2600      	movs	r6, #0
 8006ea2:	0753      	lsls	r3, r2, #29
 8006ea4:	d1ce      	bne.n	8006e44 <__aeabi_d2f+0x68>
 8006ea6:	2480      	movs	r4, #128	; 0x80
 8006ea8:	0013      	movs	r3, r2
 8006eaa:	04e4      	lsls	r4, r4, #19
 8006eac:	2001      	movs	r0, #1
 8006eae:	4023      	ands	r3, r4
 8006eb0:	4222      	tst	r2, r4
 8006eb2:	d1d3      	bne.n	8006e5c <__aeabi_d2f+0x80>
 8006eb4:	e7b0      	b.n	8006e18 <__aeabi_d2f+0x3c>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	e7ad      	b.n	8006e16 <__aeabi_d2f+0x3a>
 8006eba:	4a0b      	ldr	r2, [pc, #44]	; (8006ee8 <__aeabi_d2f+0x10c>)
 8006ebc:	4694      	mov	ip, r2
 8006ebe:	002a      	movs	r2, r5
 8006ec0:	40e2      	lsrs	r2, r4
 8006ec2:	0014      	movs	r4, r2
 8006ec4:	002a      	movs	r2, r5
 8006ec6:	4463      	add	r3, ip
 8006ec8:	409a      	lsls	r2, r3
 8006eca:	4098      	lsls	r0, r3
 8006ecc:	1e55      	subs	r5, r2, #1
 8006ece:	41aa      	sbcs	r2, r5
 8006ed0:	4302      	orrs	r2, r0
 8006ed2:	4322      	orrs	r2, r4
 8006ed4:	e7e4      	b.n	8006ea0 <__aeabi_d2f+0xc4>
 8006ed6:	0033      	movs	r3, r6
 8006ed8:	e79e      	b.n	8006e18 <__aeabi_d2f+0x3c>
 8006eda:	46c0      	nop			; (mov r8, r8)
 8006edc:	000007fe 	.word	0x000007fe
 8006ee0:	fffffc80 	.word	0xfffffc80
 8006ee4:	fffffca2 	.word	0xfffffca2
 8006ee8:	fffffc82 	.word	0xfffffc82

08006eec <__clzsi2>:
 8006eec:	211c      	movs	r1, #28
 8006eee:	2301      	movs	r3, #1
 8006ef0:	041b      	lsls	r3, r3, #16
 8006ef2:	4298      	cmp	r0, r3
 8006ef4:	d301      	bcc.n	8006efa <__clzsi2+0xe>
 8006ef6:	0c00      	lsrs	r0, r0, #16
 8006ef8:	3910      	subs	r1, #16
 8006efa:	0a1b      	lsrs	r3, r3, #8
 8006efc:	4298      	cmp	r0, r3
 8006efe:	d301      	bcc.n	8006f04 <__clzsi2+0x18>
 8006f00:	0a00      	lsrs	r0, r0, #8
 8006f02:	3908      	subs	r1, #8
 8006f04:	091b      	lsrs	r3, r3, #4
 8006f06:	4298      	cmp	r0, r3
 8006f08:	d301      	bcc.n	8006f0e <__clzsi2+0x22>
 8006f0a:	0900      	lsrs	r0, r0, #4
 8006f0c:	3904      	subs	r1, #4
 8006f0e:	a202      	add	r2, pc, #8	; (adr r2, 8006f18 <__clzsi2+0x2c>)
 8006f10:	5c10      	ldrb	r0, [r2, r0]
 8006f12:	1840      	adds	r0, r0, r1
 8006f14:	4770      	bx	lr
 8006f16:	46c0      	nop			; (mov r8, r8)
 8006f18:	02020304 	.word	0x02020304
 8006f1c:	01010101 	.word	0x01010101
	...

08006f28 <__clzdi2>:
 8006f28:	b510      	push	{r4, lr}
 8006f2a:	2900      	cmp	r1, #0
 8006f2c:	d103      	bne.n	8006f36 <__clzdi2+0xe>
 8006f2e:	f7ff ffdd 	bl	8006eec <__clzsi2>
 8006f32:	3020      	adds	r0, #32
 8006f34:	e002      	b.n	8006f3c <__clzdi2+0x14>
 8006f36:	0008      	movs	r0, r1
 8006f38:	f7ff ffd8 	bl	8006eec <__clzsi2>
 8006f3c:	bd10      	pop	{r4, pc}
 8006f3e:	46c0      	nop			; (mov r8, r8)

08006f40 <abort>:
 8006f40:	2006      	movs	r0, #6
 8006f42:	b510      	push	{r4, lr}
 8006f44:	f001 f9a6 	bl	8008294 <raise>
 8006f48:	2001      	movs	r0, #1
 8006f4a:	f008 fcb2 	bl	800f8b2 <_exit>
 8006f4e:	46c0      	nop			; (mov r8, r8)

08006f50 <atof>:
 8006f50:	b510      	push	{r4, lr}
 8006f52:	2100      	movs	r1, #0
 8006f54:	f002 fa96 	bl	8009484 <strtod>
 8006f58:	bd10      	pop	{r4, pc}
 8006f5a:	46c0      	nop			; (mov r8, r8)

08006f5c <__errno>:
 8006f5c:	4b01      	ldr	r3, [pc, #4]	; (8006f64 <__errno+0x8>)
 8006f5e:	6818      	ldr	r0, [r3, #0]
 8006f60:	4770      	bx	lr
 8006f62:	46c0      	nop			; (mov r8, r8)
 8006f64:	20000004 	.word	0x20000004

08006f68 <__libc_init_array>:
 8006f68:	b570      	push	{r4, r5, r6, lr}
 8006f6a:	4d0c      	ldr	r5, [pc, #48]	; (8006f9c <__libc_init_array+0x34>)
 8006f6c:	4e0c      	ldr	r6, [pc, #48]	; (8006fa0 <__libc_init_array+0x38>)
 8006f6e:	1b76      	subs	r6, r6, r5
 8006f70:	10b6      	asrs	r6, r6, #2
 8006f72:	d005      	beq.n	8006f80 <__libc_init_array+0x18>
 8006f74:	2400      	movs	r4, #0
 8006f76:	cd08      	ldmia	r5!, {r3}
 8006f78:	3401      	adds	r4, #1
 8006f7a:	4798      	blx	r3
 8006f7c:	42a6      	cmp	r6, r4
 8006f7e:	d1fa      	bne.n	8006f76 <__libc_init_array+0xe>
 8006f80:	f00b fc12 	bl	80127a8 <_init>
 8006f84:	4d07      	ldr	r5, [pc, #28]	; (8006fa4 <__libc_init_array+0x3c>)
 8006f86:	4e08      	ldr	r6, [pc, #32]	; (8006fa8 <__libc_init_array+0x40>)
 8006f88:	1b76      	subs	r6, r6, r5
 8006f8a:	10b6      	asrs	r6, r6, #2
 8006f8c:	d005      	beq.n	8006f9a <__libc_init_array+0x32>
 8006f8e:	2400      	movs	r4, #0
 8006f90:	cd08      	ldmia	r5!, {r3}
 8006f92:	3401      	adds	r4, #1
 8006f94:	4798      	blx	r3
 8006f96:	42a6      	cmp	r6, r4
 8006f98:	d1fa      	bne.n	8006f90 <__libc_init_array+0x28>
 8006f9a:	bd70      	pop	{r4, r5, r6, pc}
 8006f9c:	08013560 	.word	0x08013560
 8006fa0:	08013560 	.word	0x08013560
 8006fa4:	08013560 	.word	0x08013560
 8006fa8:	08013578 	.word	0x08013578

08006fac <malloc>:
 8006fac:	b510      	push	{r4, lr}
 8006fae:	4b03      	ldr	r3, [pc, #12]	; (8006fbc <malloc+0x10>)
 8006fb0:	0001      	movs	r1, r0
 8006fb2:	6818      	ldr	r0, [r3, #0]
 8006fb4:	f000 f914 	bl	80071e0 <_malloc_r>
 8006fb8:	bd10      	pop	{r4, pc}
 8006fba:	46c0      	nop			; (mov r8, r8)
 8006fbc:	20000004 	.word	0x20000004

08006fc0 <free>:
 8006fc0:	b510      	push	{r4, lr}
 8006fc2:	4b03      	ldr	r3, [pc, #12]	; (8006fd0 <free+0x10>)
 8006fc4:	0001      	movs	r1, r0
 8006fc6:	6818      	ldr	r0, [r3, #0]
 8006fc8:	f000 f8aa 	bl	8007120 <_free_r>
 8006fcc:	bd10      	pop	{r4, pc}
 8006fce:	46c0      	nop			; (mov r8, r8)
 8006fd0:	20000004 	.word	0x20000004

08006fd4 <memcpy>:
 8006fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fd6:	46c6      	mov	lr, r8
 8006fd8:	b500      	push	{lr}
 8006fda:	2a0f      	cmp	r2, #15
 8006fdc:	d941      	bls.n	8007062 <memcpy+0x8e>
 8006fde:	2703      	movs	r7, #3
 8006fe0:	000d      	movs	r5, r1
 8006fe2:	003e      	movs	r6, r7
 8006fe4:	4305      	orrs	r5, r0
 8006fe6:	000c      	movs	r4, r1
 8006fe8:	0003      	movs	r3, r0
 8006fea:	402e      	ands	r6, r5
 8006fec:	422f      	tst	r7, r5
 8006fee:	d13d      	bne.n	800706c <memcpy+0x98>
 8006ff0:	0015      	movs	r5, r2
 8006ff2:	3d10      	subs	r5, #16
 8006ff4:	092d      	lsrs	r5, r5, #4
 8006ff6:	46a8      	mov	r8, r5
 8006ff8:	012d      	lsls	r5, r5, #4
 8006ffa:	46ac      	mov	ip, r5
 8006ffc:	4484      	add	ip, r0
 8006ffe:	6827      	ldr	r7, [r4, #0]
 8007000:	001d      	movs	r5, r3
 8007002:	601f      	str	r7, [r3, #0]
 8007004:	6867      	ldr	r7, [r4, #4]
 8007006:	605f      	str	r7, [r3, #4]
 8007008:	68a7      	ldr	r7, [r4, #8]
 800700a:	609f      	str	r7, [r3, #8]
 800700c:	68e7      	ldr	r7, [r4, #12]
 800700e:	3410      	adds	r4, #16
 8007010:	60df      	str	r7, [r3, #12]
 8007012:	3310      	adds	r3, #16
 8007014:	4565      	cmp	r5, ip
 8007016:	d1f2      	bne.n	8006ffe <memcpy+0x2a>
 8007018:	4645      	mov	r5, r8
 800701a:	230f      	movs	r3, #15
 800701c:	240c      	movs	r4, #12
 800701e:	3501      	adds	r5, #1
 8007020:	012d      	lsls	r5, r5, #4
 8007022:	1949      	adds	r1, r1, r5
 8007024:	4013      	ands	r3, r2
 8007026:	1945      	adds	r5, r0, r5
 8007028:	4214      	tst	r4, r2
 800702a:	d022      	beq.n	8007072 <memcpy+0x9e>
 800702c:	598c      	ldr	r4, [r1, r6]
 800702e:	51ac      	str	r4, [r5, r6]
 8007030:	3604      	adds	r6, #4
 8007032:	1b9c      	subs	r4, r3, r6
 8007034:	2c03      	cmp	r4, #3
 8007036:	d8f9      	bhi.n	800702c <memcpy+0x58>
 8007038:	3b04      	subs	r3, #4
 800703a:	089b      	lsrs	r3, r3, #2
 800703c:	3301      	adds	r3, #1
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	18ed      	adds	r5, r5, r3
 8007042:	18c9      	adds	r1, r1, r3
 8007044:	2303      	movs	r3, #3
 8007046:	401a      	ands	r2, r3
 8007048:	1e56      	subs	r6, r2, #1
 800704a:	2a00      	cmp	r2, #0
 800704c:	d006      	beq.n	800705c <memcpy+0x88>
 800704e:	2300      	movs	r3, #0
 8007050:	5ccc      	ldrb	r4, [r1, r3]
 8007052:	001a      	movs	r2, r3
 8007054:	54ec      	strb	r4, [r5, r3]
 8007056:	3301      	adds	r3, #1
 8007058:	4296      	cmp	r6, r2
 800705a:	d1f9      	bne.n	8007050 <memcpy+0x7c>
 800705c:	bc80      	pop	{r7}
 800705e:	46b8      	mov	r8, r7
 8007060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007062:	0005      	movs	r5, r0
 8007064:	1e56      	subs	r6, r2, #1
 8007066:	2a00      	cmp	r2, #0
 8007068:	d1f1      	bne.n	800704e <memcpy+0x7a>
 800706a:	e7f7      	b.n	800705c <memcpy+0x88>
 800706c:	0005      	movs	r5, r0
 800706e:	1e56      	subs	r6, r2, #1
 8007070:	e7ed      	b.n	800704e <memcpy+0x7a>
 8007072:	001a      	movs	r2, r3
 8007074:	e7f6      	b.n	8007064 <memcpy+0x90>
 8007076:	46c0      	nop			; (mov r8, r8)

08007078 <memset>:
 8007078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800707a:	0005      	movs	r5, r0
 800707c:	0783      	lsls	r3, r0, #30
 800707e:	d049      	beq.n	8007114 <memset+0x9c>
 8007080:	1e54      	subs	r4, r2, #1
 8007082:	2a00      	cmp	r2, #0
 8007084:	d045      	beq.n	8007112 <memset+0x9a>
 8007086:	0003      	movs	r3, r0
 8007088:	2603      	movs	r6, #3
 800708a:	b2ca      	uxtb	r2, r1
 800708c:	e002      	b.n	8007094 <memset+0x1c>
 800708e:	3501      	adds	r5, #1
 8007090:	3c01      	subs	r4, #1
 8007092:	d33e      	bcc.n	8007112 <memset+0x9a>
 8007094:	3301      	adds	r3, #1
 8007096:	702a      	strb	r2, [r5, #0]
 8007098:	4233      	tst	r3, r6
 800709a:	d1f8      	bne.n	800708e <memset+0x16>
 800709c:	2c03      	cmp	r4, #3
 800709e:	d930      	bls.n	8007102 <memset+0x8a>
 80070a0:	22ff      	movs	r2, #255	; 0xff
 80070a2:	400a      	ands	r2, r1
 80070a4:	0215      	lsls	r5, r2, #8
 80070a6:	4315      	orrs	r5, r2
 80070a8:	042a      	lsls	r2, r5, #16
 80070aa:	4315      	orrs	r5, r2
 80070ac:	2c0f      	cmp	r4, #15
 80070ae:	d934      	bls.n	800711a <memset+0xa2>
 80070b0:	0027      	movs	r7, r4
 80070b2:	3f10      	subs	r7, #16
 80070b4:	093f      	lsrs	r7, r7, #4
 80070b6:	013e      	lsls	r6, r7, #4
 80070b8:	46b4      	mov	ip, r6
 80070ba:	001e      	movs	r6, r3
 80070bc:	001a      	movs	r2, r3
 80070be:	3610      	adds	r6, #16
 80070c0:	4466      	add	r6, ip
 80070c2:	6015      	str	r5, [r2, #0]
 80070c4:	6055      	str	r5, [r2, #4]
 80070c6:	6095      	str	r5, [r2, #8]
 80070c8:	60d5      	str	r5, [r2, #12]
 80070ca:	3210      	adds	r2, #16
 80070cc:	42b2      	cmp	r2, r6
 80070ce:	d1f8      	bne.n	80070c2 <memset+0x4a>
 80070d0:	3701      	adds	r7, #1
 80070d2:	013f      	lsls	r7, r7, #4
 80070d4:	19db      	adds	r3, r3, r7
 80070d6:	270f      	movs	r7, #15
 80070d8:	220c      	movs	r2, #12
 80070da:	4027      	ands	r7, r4
 80070dc:	4022      	ands	r2, r4
 80070de:	003c      	movs	r4, r7
 80070e0:	2a00      	cmp	r2, #0
 80070e2:	d00e      	beq.n	8007102 <memset+0x8a>
 80070e4:	1f3e      	subs	r6, r7, #4
 80070e6:	08b6      	lsrs	r6, r6, #2
 80070e8:	00b4      	lsls	r4, r6, #2
 80070ea:	46a4      	mov	ip, r4
 80070ec:	001a      	movs	r2, r3
 80070ee:	1d1c      	adds	r4, r3, #4
 80070f0:	4464      	add	r4, ip
 80070f2:	c220      	stmia	r2!, {r5}
 80070f4:	42a2      	cmp	r2, r4
 80070f6:	d1fc      	bne.n	80070f2 <memset+0x7a>
 80070f8:	2403      	movs	r4, #3
 80070fa:	3601      	adds	r6, #1
 80070fc:	00b6      	lsls	r6, r6, #2
 80070fe:	199b      	adds	r3, r3, r6
 8007100:	403c      	ands	r4, r7
 8007102:	2c00      	cmp	r4, #0
 8007104:	d005      	beq.n	8007112 <memset+0x9a>
 8007106:	b2c9      	uxtb	r1, r1
 8007108:	191c      	adds	r4, r3, r4
 800710a:	7019      	strb	r1, [r3, #0]
 800710c:	3301      	adds	r3, #1
 800710e:	429c      	cmp	r4, r3
 8007110:	d1fb      	bne.n	800710a <memset+0x92>
 8007112:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007114:	0003      	movs	r3, r0
 8007116:	0014      	movs	r4, r2
 8007118:	e7c0      	b.n	800709c <memset+0x24>
 800711a:	0027      	movs	r7, r4
 800711c:	e7e2      	b.n	80070e4 <memset+0x6c>
 800711e:	46c0      	nop			; (mov r8, r8)

08007120 <_free_r>:
 8007120:	b570      	push	{r4, r5, r6, lr}
 8007122:	0005      	movs	r5, r0
 8007124:	2900      	cmp	r1, #0
 8007126:	d015      	beq.n	8007154 <_free_r+0x34>
 8007128:	1f0c      	subs	r4, r1, #4
 800712a:	6823      	ldr	r3, [r4, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	db23      	blt.n	8007178 <_free_r+0x58>
 8007130:	0028      	movs	r0, r5
 8007132:	f004 fc71 	bl	800ba18 <__malloc_lock>
 8007136:	4a29      	ldr	r2, [pc, #164]	; (80071dc <_free_r+0xbc>)
 8007138:	6813      	ldr	r3, [r2, #0]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d005      	beq.n	800714a <_free_r+0x2a>
 800713e:	42a3      	cmp	r3, r4
 8007140:	d90b      	bls.n	800715a <_free_r+0x3a>
 8007142:	6821      	ldr	r1, [r4, #0]
 8007144:	1860      	adds	r0, r4, r1
 8007146:	4283      	cmp	r3, r0
 8007148:	d02d      	beq.n	80071a6 <_free_r+0x86>
 800714a:	6063      	str	r3, [r4, #4]
 800714c:	0028      	movs	r0, r5
 800714e:	6014      	str	r4, [r2, #0]
 8007150:	f004 fc64 	bl	800ba1c <__malloc_unlock>
 8007154:	bd70      	pop	{r4, r5, r6, pc}
 8007156:	42a3      	cmp	r3, r4
 8007158:	d810      	bhi.n	800717c <_free_r+0x5c>
 800715a:	001a      	movs	r2, r3
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d1f9      	bne.n	8007156 <_free_r+0x36>
 8007162:	6810      	ldr	r0, [r2, #0]
 8007164:	1811      	adds	r1, r2, r0
 8007166:	428c      	cmp	r4, r1
 8007168:	d019      	beq.n	800719e <_free_r+0x7e>
 800716a:	d330      	bcc.n	80071ce <_free_r+0xae>
 800716c:	6063      	str	r3, [r4, #4]
 800716e:	6054      	str	r4, [r2, #4]
 8007170:	0028      	movs	r0, r5
 8007172:	f004 fc53 	bl	800ba1c <__malloc_unlock>
 8007176:	e7ed      	b.n	8007154 <_free_r+0x34>
 8007178:	18e4      	adds	r4, r4, r3
 800717a:	e7d9      	b.n	8007130 <_free_r+0x10>
 800717c:	6811      	ldr	r1, [r2, #0]
 800717e:	1850      	adds	r0, r2, r1
 8007180:	42a0      	cmp	r0, r4
 8007182:	d017      	beq.n	80071b4 <_free_r+0x94>
 8007184:	d823      	bhi.n	80071ce <_free_r+0xae>
 8007186:	6821      	ldr	r1, [r4, #0]
 8007188:	1860      	adds	r0, r4, r1
 800718a:	4283      	cmp	r3, r0
 800718c:	d1ee      	bne.n	800716c <_free_r+0x4c>
 800718e:	6818      	ldr	r0, [r3, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	4684      	mov	ip, r0
 8007194:	4461      	add	r1, ip
 8007196:	6021      	str	r1, [r4, #0]
 8007198:	6063      	str	r3, [r4, #4]
 800719a:	6054      	str	r4, [r2, #4]
 800719c:	e7e8      	b.n	8007170 <_free_r+0x50>
 800719e:	6823      	ldr	r3, [r4, #0]
 80071a0:	1818      	adds	r0, r3, r0
 80071a2:	6010      	str	r0, [r2, #0]
 80071a4:	e7e4      	b.n	8007170 <_free_r+0x50>
 80071a6:	6818      	ldr	r0, [r3, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	4684      	mov	ip, r0
 80071ac:	4461      	add	r1, ip
 80071ae:	6021      	str	r1, [r4, #0]
 80071b0:	6063      	str	r3, [r4, #4]
 80071b2:	e7cb      	b.n	800714c <_free_r+0x2c>
 80071b4:	6820      	ldr	r0, [r4, #0]
 80071b6:	1809      	adds	r1, r1, r0
 80071b8:	1850      	adds	r0, r2, r1
 80071ba:	6011      	str	r1, [r2, #0]
 80071bc:	4283      	cmp	r3, r0
 80071be:	d1d7      	bne.n	8007170 <_free_r+0x50>
 80071c0:	6818      	ldr	r0, [r3, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	4684      	mov	ip, r0
 80071c6:	4461      	add	r1, ip
 80071c8:	6011      	str	r1, [r2, #0]
 80071ca:	6053      	str	r3, [r2, #4]
 80071cc:	e7d0      	b.n	8007170 <_free_r+0x50>
 80071ce:	230c      	movs	r3, #12
 80071d0:	0028      	movs	r0, r5
 80071d2:	602b      	str	r3, [r5, #0]
 80071d4:	f004 fc22 	bl	800ba1c <__malloc_unlock>
 80071d8:	e7bc      	b.n	8007154 <_free_r+0x34>
 80071da:	46c0      	nop			; (mov r8, r8)
 80071dc:	200007dc 	.word	0x200007dc

080071e0 <_malloc_r>:
 80071e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e2:	2303      	movs	r3, #3
 80071e4:	1ccd      	adds	r5, r1, #3
 80071e6:	439d      	bics	r5, r3
 80071e8:	3508      	adds	r5, #8
 80071ea:	0006      	movs	r6, r0
 80071ec:	2d0c      	cmp	r5, #12
 80071ee:	d227      	bcs.n	8007240 <_malloc_r+0x60>
 80071f0:	250c      	movs	r5, #12
 80071f2:	42a9      	cmp	r1, r5
 80071f4:	d826      	bhi.n	8007244 <_malloc_r+0x64>
 80071f6:	0030      	movs	r0, r6
 80071f8:	f004 fc0e 	bl	800ba18 <__malloc_lock>
 80071fc:	4f28      	ldr	r7, [pc, #160]	; (80072a0 <_malloc_r+0xc0>)
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	2a00      	cmp	r2, #0
 8007202:	d027      	beq.n	8007254 <_malloc_r+0x74>
 8007204:	0014      	movs	r4, r2
 8007206:	e004      	b.n	8007212 <_malloc_r+0x32>
 8007208:	6863      	ldr	r3, [r4, #4]
 800720a:	0022      	movs	r2, r4
 800720c:	2b00      	cmp	r3, #0
 800720e:	d021      	beq.n	8007254 <_malloc_r+0x74>
 8007210:	001c      	movs	r4, r3
 8007212:	6823      	ldr	r3, [r4, #0]
 8007214:	1b5b      	subs	r3, r3, r5
 8007216:	d4f7      	bmi.n	8007208 <_malloc_r+0x28>
 8007218:	2b0b      	cmp	r3, #11
 800721a:	d817      	bhi.n	800724c <_malloc_r+0x6c>
 800721c:	6863      	ldr	r3, [r4, #4]
 800721e:	4294      	cmp	r4, r2
 8007220:	d035      	beq.n	800728e <_malloc_r+0xae>
 8007222:	6053      	str	r3, [r2, #4]
 8007224:	0030      	movs	r0, r6
 8007226:	f004 fbf9 	bl	800ba1c <__malloc_unlock>
 800722a:	0020      	movs	r0, r4
 800722c:	2207      	movs	r2, #7
 800722e:	300b      	adds	r0, #11
 8007230:	1d23      	adds	r3, r4, #4
 8007232:	4390      	bics	r0, r2
 8007234:	1ac2      	subs	r2, r0, r3
 8007236:	4298      	cmp	r0, r3
 8007238:	d007      	beq.n	800724a <_malloc_r+0x6a>
 800723a:	1a1b      	subs	r3, r3, r0
 800723c:	50a3      	str	r3, [r4, r2]
 800723e:	e004      	b.n	800724a <_malloc_r+0x6a>
 8007240:	2d00      	cmp	r5, #0
 8007242:	dad6      	bge.n	80071f2 <_malloc_r+0x12>
 8007244:	230c      	movs	r3, #12
 8007246:	2000      	movs	r0, #0
 8007248:	6033      	str	r3, [r6, #0]
 800724a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800724c:	6023      	str	r3, [r4, #0]
 800724e:	18e4      	adds	r4, r4, r3
 8007250:	6025      	str	r5, [r4, #0]
 8007252:	e7e7      	b.n	8007224 <_malloc_r+0x44>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d01b      	beq.n	8007292 <_malloc_r+0xb2>
 800725a:	0029      	movs	r1, r5
 800725c:	0030      	movs	r0, r6
 800725e:	f000 fe9b 	bl	8007f98 <_sbrk_r>
 8007262:	1c43      	adds	r3, r0, #1
 8007264:	d00c      	beq.n	8007280 <_malloc_r+0xa0>
 8007266:	2303      	movs	r3, #3
 8007268:	1cc4      	adds	r4, r0, #3
 800726a:	439c      	bics	r4, r3
 800726c:	42a0      	cmp	r0, r4
 800726e:	d005      	beq.n	800727c <_malloc_r+0x9c>
 8007270:	1a21      	subs	r1, r4, r0
 8007272:	0030      	movs	r0, r6
 8007274:	f000 fe90 	bl	8007f98 <_sbrk_r>
 8007278:	1c43      	adds	r3, r0, #1
 800727a:	d001      	beq.n	8007280 <_malloc_r+0xa0>
 800727c:	6025      	str	r5, [r4, #0]
 800727e:	e7d1      	b.n	8007224 <_malloc_r+0x44>
 8007280:	230c      	movs	r3, #12
 8007282:	0030      	movs	r0, r6
 8007284:	6033      	str	r3, [r6, #0]
 8007286:	f004 fbc9 	bl	800ba1c <__malloc_unlock>
 800728a:	2000      	movs	r0, #0
 800728c:	e7dd      	b.n	800724a <_malloc_r+0x6a>
 800728e:	603b      	str	r3, [r7, #0]
 8007290:	e7c8      	b.n	8007224 <_malloc_r+0x44>
 8007292:	2100      	movs	r1, #0
 8007294:	0030      	movs	r0, r6
 8007296:	f000 fe7f 	bl	8007f98 <_sbrk_r>
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	e7dd      	b.n	800725a <_malloc_r+0x7a>
 800729e:	46c0      	nop			; (mov r8, r8)
 80072a0:	200007dc 	.word	0x200007dc

080072a4 <__cvt>:
 80072a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072a6:	46ce      	mov	lr, r9
 80072a8:	b500      	push	{lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	001e      	movs	r6, r3
 80072ae:	0017      	movs	r7, r2
 80072b0:	2300      	movs	r3, #0
 80072b2:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80072b4:	2e00      	cmp	r6, #0
 80072b6:	da04      	bge.n	80072c2 <__cvt+0x1e>
 80072b8:	2180      	movs	r1, #128	; 0x80
 80072ba:	0609      	lsls	r1, r1, #24
 80072bc:	1873      	adds	r3, r6, r1
 80072be:	001e      	movs	r6, r3
 80072c0:	232d      	movs	r3, #45	; 0x2d
 80072c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80072c4:	7013      	strb	r3, [r2, #0]
 80072c6:	2c66      	cmp	r4, #102	; 0x66
 80072c8:	d023      	beq.n	8007312 <__cvt+0x6e>
 80072ca:	2c46      	cmp	r4, #70	; 0x46
 80072cc:	d021      	beq.n	8007312 <__cvt+0x6e>
 80072ce:	2320      	movs	r3, #32
 80072d0:	0022      	movs	r2, r4
 80072d2:	439a      	bics	r2, r3
 80072d4:	2a45      	cmp	r2, #69	; 0x45
 80072d6:	d048      	beq.n	800736a <__cvt+0xc6>
 80072d8:	ab07      	add	r3, sp, #28
 80072da:	9304      	str	r3, [sp, #16]
 80072dc:	ab06      	add	r3, sp, #24
 80072de:	9303      	str	r3, [sp, #12]
 80072e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80072e2:	003a      	movs	r2, r7
 80072e4:	9302      	str	r3, [sp, #8]
 80072e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072e8:	9301      	str	r3, [sp, #4]
 80072ea:	2302      	movs	r3, #2
 80072ec:	9300      	str	r3, [sp, #0]
 80072ee:	0033      	movs	r3, r6
 80072f0:	f002 fc04 	bl	8009afc <_dtoa_r>
 80072f4:	0005      	movs	r5, r0
 80072f6:	2c67      	cmp	r4, #103	; 0x67
 80072f8:	d149      	bne.n	800738e <__cvt+0xea>
 80072fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072fc:	07db      	lsls	r3, r3, #31
 80072fe:	d448      	bmi.n	8007392 <__cvt+0xee>
 8007300:	9b07      	ldr	r3, [sp, #28]
 8007302:	0028      	movs	r0, r5
 8007304:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007306:	1b5b      	subs	r3, r3, r5
 8007308:	6013      	str	r3, [r2, #0]
 800730a:	b008      	add	sp, #32
 800730c:	bc80      	pop	{r7}
 800730e:	46b9      	mov	r9, r7
 8007310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007312:	ab07      	add	r3, sp, #28
 8007314:	9304      	str	r3, [sp, #16]
 8007316:	ab06      	add	r3, sp, #24
 8007318:	9303      	str	r3, [sp, #12]
 800731a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800731c:	003a      	movs	r2, r7
 800731e:	9302      	str	r3, [sp, #8]
 8007320:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007322:	9301      	str	r3, [sp, #4]
 8007324:	2303      	movs	r3, #3
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	0033      	movs	r3, r6
 800732a:	f002 fbe7 	bl	8009afc <_dtoa_r>
 800732e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007330:	0005      	movs	r5, r0
 8007332:	4699      	mov	r9, r3
 8007334:	782b      	ldrb	r3, [r5, #0]
 8007336:	4481      	add	r9, r0
 8007338:	2b30      	cmp	r3, #48	; 0x30
 800733a:	d02d      	beq.n	8007398 <__cvt+0xf4>
 800733c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800733e:	681c      	ldr	r4, [r3, #0]
 8007340:	444c      	add	r4, r9
 8007342:	2300      	movs	r3, #0
 8007344:	2200      	movs	r2, #0
 8007346:	0038      	movs	r0, r7
 8007348:	0031      	movs	r1, r6
 800734a:	f7fc fed3 	bl	80040f4 <__aeabi_dcmpeq>
 800734e:	0023      	movs	r3, r4
 8007350:	2800      	cmp	r0, #0
 8007352:	d1d6      	bne.n	8007302 <__cvt+0x5e>
 8007354:	9b07      	ldr	r3, [sp, #28]
 8007356:	429c      	cmp	r4, r3
 8007358:	d9d3      	bls.n	8007302 <__cvt+0x5e>
 800735a:	2130      	movs	r1, #48	; 0x30
 800735c:	1c5a      	adds	r2, r3, #1
 800735e:	9207      	str	r2, [sp, #28]
 8007360:	7019      	strb	r1, [r3, #0]
 8007362:	9b07      	ldr	r3, [sp, #28]
 8007364:	42a3      	cmp	r3, r4
 8007366:	d3f9      	bcc.n	800735c <__cvt+0xb8>
 8007368:	e7cb      	b.n	8007302 <__cvt+0x5e>
 800736a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800736c:	003a      	movs	r2, r7
 800736e:	3301      	adds	r3, #1
 8007370:	930e      	str	r3, [sp, #56]	; 0x38
 8007372:	ab07      	add	r3, sp, #28
 8007374:	9304      	str	r3, [sp, #16]
 8007376:	ab06      	add	r3, sp, #24
 8007378:	9303      	str	r3, [sp, #12]
 800737a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800737c:	9302      	str	r3, [sp, #8]
 800737e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007380:	9301      	str	r3, [sp, #4]
 8007382:	2302      	movs	r3, #2
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	0033      	movs	r3, r6
 8007388:	f002 fbb8 	bl	8009afc <_dtoa_r>
 800738c:	0005      	movs	r5, r0
 800738e:	2c47      	cmp	r4, #71	; 0x47
 8007390:	d0b3      	beq.n	80072fa <__cvt+0x56>
 8007392:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007394:	18ec      	adds	r4, r5, r3
 8007396:	e7d4      	b.n	8007342 <__cvt+0x9e>
 8007398:	2200      	movs	r2, #0
 800739a:	2300      	movs	r3, #0
 800739c:	0038      	movs	r0, r7
 800739e:	0031      	movs	r1, r6
 80073a0:	f7fc fea8 	bl	80040f4 <__aeabi_dcmpeq>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	d1c9      	bne.n	800733c <__cvt+0x98>
 80073a8:	2401      	movs	r4, #1
 80073aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073ac:	1ae4      	subs	r4, r4, r3
 80073ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073b0:	601c      	str	r4, [r3, #0]
 80073b2:	e7c5      	b.n	8007340 <__cvt+0x9c>

080073b4 <__exponent>:
 80073b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073b6:	46d6      	mov	lr, sl
 80073b8:	464f      	mov	r7, r9
 80073ba:	4646      	mov	r6, r8
 80073bc:	b5c0      	push	{r6, r7, lr}
 80073be:	4682      	mov	sl, r0
 80073c0:	000c      	movs	r4, r1
 80073c2:	b082      	sub	sp, #8
 80073c4:	7002      	strb	r2, [r0, #0]
 80073c6:	2900      	cmp	r1, #0
 80073c8:	db3c      	blt.n	8007444 <__exponent+0x90>
 80073ca:	2302      	movs	r3, #2
 80073cc:	4453      	add	r3, sl
 80073ce:	4699      	mov	r9, r3
 80073d0:	232b      	movs	r3, #43	; 0x2b
 80073d2:	4652      	mov	r2, sl
 80073d4:	7053      	strb	r3, [r2, #1]
 80073d6:	2c09      	cmp	r4, #9
 80073d8:	dd26      	ble.n	8007428 <__exponent+0x74>
 80073da:	2307      	movs	r3, #7
 80073dc:	446b      	add	r3, sp
 80073de:	4698      	mov	r8, r3
 80073e0:	001f      	movs	r7, r3
 80073e2:	0020      	movs	r0, r4
 80073e4:	210a      	movs	r1, #10
 80073e6:	f7fc fe6f 	bl	80040c8 <__aeabi_idivmod>
 80073ea:	003d      	movs	r5, r7
 80073ec:	3130      	adds	r1, #48	; 0x30
 80073ee:	3f01      	subs	r7, #1
 80073f0:	0020      	movs	r0, r4
 80073f2:	7039      	strb	r1, [r7, #0]
 80073f4:	210a      	movs	r1, #10
 80073f6:	f7fc fd81 	bl	8003efc <__divsi3>
 80073fa:	0026      	movs	r6, r4
 80073fc:	0004      	movs	r4, r0
 80073fe:	2e63      	cmp	r6, #99	; 0x63
 8007400:	dcef      	bgt.n	80073e2 <__exponent+0x2e>
 8007402:	3430      	adds	r4, #48	; 0x30
 8007404:	1eab      	subs	r3, r5, #2
 8007406:	b2e4      	uxtb	r4, r4
 8007408:	701c      	strb	r4, [r3, #0]
 800740a:	4543      	cmp	r3, r8
 800740c:	d220      	bcs.n	8007450 <__exponent+0x9c>
 800740e:	464a      	mov	r2, r9
 8007410:	e000      	b.n	8007414 <__exponent+0x60>
 8007412:	781c      	ldrb	r4, [r3, #0]
 8007414:	3301      	adds	r3, #1
 8007416:	7014      	strb	r4, [r2, #0]
 8007418:	3201      	adds	r2, #1
 800741a:	4543      	cmp	r3, r8
 800741c:	d1f9      	bne.n	8007412 <__exponent+0x5e>
 800741e:	2009      	movs	r0, #9
 8007420:	4468      	add	r0, sp
 8007422:	1b40      	subs	r0, r0, r5
 8007424:	4448      	add	r0, r9
 8007426:	e005      	b.n	8007434 <__exponent+0x80>
 8007428:	464a      	mov	r2, r9
 800742a:	2330      	movs	r3, #48	; 0x30
 800742c:	3430      	adds	r4, #48	; 0x30
 800742e:	7013      	strb	r3, [r2, #0]
 8007430:	1c90      	adds	r0, r2, #2
 8007432:	7054      	strb	r4, [r2, #1]
 8007434:	4653      	mov	r3, sl
 8007436:	1ac0      	subs	r0, r0, r3
 8007438:	b002      	add	sp, #8
 800743a:	bce0      	pop	{r5, r6, r7}
 800743c:	46ba      	mov	sl, r7
 800743e:	46b1      	mov	r9, r6
 8007440:	46a8      	mov	r8, r5
 8007442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007444:	2302      	movs	r3, #2
 8007446:	4453      	add	r3, sl
 8007448:	4699      	mov	r9, r3
 800744a:	424c      	negs	r4, r1
 800744c:	232d      	movs	r3, #45	; 0x2d
 800744e:	e7c0      	b.n	80073d2 <__exponent+0x1e>
 8007450:	4648      	mov	r0, r9
 8007452:	e7ef      	b.n	8007434 <__exponent+0x80>

08007454 <_printf_float>:
 8007454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007456:	46de      	mov	lr, fp
 8007458:	4657      	mov	r7, sl
 800745a:	464e      	mov	r6, r9
 800745c:	4645      	mov	r5, r8
 800745e:	b5e0      	push	{r5, r6, r7, lr}
 8007460:	b091      	sub	sp, #68	; 0x44
 8007462:	001f      	movs	r7, r3
 8007464:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007466:	000c      	movs	r4, r1
 8007468:	4698      	mov	r8, r3
 800746a:	0016      	movs	r6, r2
 800746c:	0005      	movs	r5, r0
 800746e:	f004 f9e9 	bl	800b844 <_localeconv_r>
 8007472:	6803      	ldr	r3, [r0, #0]
 8007474:	0018      	movs	r0, r3
 8007476:	930a      	str	r3, [sp, #40]	; 0x28
 8007478:	f000 ffc8 	bl	800840c <strlen>
 800747c:	2300      	movs	r3, #0
 800747e:	900b      	str	r0, [sp, #44]	; 0x2c
 8007480:	930e      	str	r3, [sp, #56]	; 0x38
 8007482:	7e23      	ldrb	r3, [r4, #24]
 8007484:	2207      	movs	r2, #7
 8007486:	4699      	mov	r9, r3
 8007488:	6823      	ldr	r3, [r4, #0]
 800748a:	4641      	mov	r1, r8
 800748c:	9309      	str	r3, [sp, #36]	; 0x24
 800748e:	4643      	mov	r3, r8
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	3307      	adds	r3, #7
 8007494:	4393      	bics	r3, r2
 8007496:	001a      	movs	r2, r3
 8007498:	3208      	adds	r2, #8
 800749a:	600a      	str	r2, [r1, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	4690      	mov	r8, r2
 80074a2:	64a2      	str	r2, [r4, #72]	; 0x48
 80074a4:	64e3      	str	r3, [r4, #76]	; 0x4c
 80074a6:	469b      	mov	fp, r3
 80074a8:	005b      	lsls	r3, r3, #1
 80074aa:	085b      	lsrs	r3, r3, #1
 80074ac:	469a      	mov	sl, r3
 80074ae:	2201      	movs	r2, #1
 80074b0:	4640      	mov	r0, r8
 80074b2:	4651      	mov	r1, sl
 80074b4:	4bbb      	ldr	r3, [pc, #748]	; (80077a4 <_printf_float+0x350>)
 80074b6:	4252      	negs	r2, r2
 80074b8:	f005 fd6a 	bl	800cf90 <__aeabi_dcmpun>
 80074bc:	2800      	cmp	r0, #0
 80074be:	d109      	bne.n	80074d4 <_printf_float+0x80>
 80074c0:	2201      	movs	r2, #1
 80074c2:	4640      	mov	r0, r8
 80074c4:	4651      	mov	r1, sl
 80074c6:	4bb7      	ldr	r3, [pc, #732]	; (80077a4 <_printf_float+0x350>)
 80074c8:	4252      	negs	r2, r2
 80074ca:	f7fc fe23 	bl	8004114 <__aeabi_dcmple>
 80074ce:	2800      	cmp	r0, #0
 80074d0:	d100      	bne.n	80074d4 <_printf_float+0x80>
 80074d2:	e0a9      	b.n	8007628 <_printf_float+0x1d4>
 80074d4:	4642      	mov	r2, r8
 80074d6:	465b      	mov	r3, fp
 80074d8:	4640      	mov	r0, r8
 80074da:	4659      	mov	r1, fp
 80074dc:	f005 fd58 	bl	800cf90 <__aeabi_dcmpun>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	d000      	beq.n	80074e6 <_printf_float+0x92>
 80074e4:	e2a8      	b.n	8007a38 <_printf_float+0x5e4>
 80074e6:	6863      	ldr	r3, [r4, #4]
 80074e8:	1c5a      	adds	r2, r3, #1
 80074ea:	d034      	beq.n	8007556 <_printf_float+0x102>
 80074ec:	464a      	mov	r2, r9
 80074ee:	2a67      	cmp	r2, #103	; 0x67
 80074f0:	d078      	beq.n	80075e4 <_printf_float+0x190>
 80074f2:	2a47      	cmp	r2, #71	; 0x47
 80074f4:	d076      	beq.n	80075e4 <_printf_float+0x190>
 80074f6:	2180      	movs	r1, #128	; 0x80
 80074f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074fa:	00c9      	lsls	r1, r1, #3
 80074fc:	4311      	orrs	r1, r2
 80074fe:	2200      	movs	r2, #0
 8007500:	6021      	str	r1, [r4, #0]
 8007502:	9206      	str	r2, [sp, #24]
 8007504:	aa0e      	add	r2, sp, #56	; 0x38
 8007506:	9205      	str	r2, [sp, #20]
 8007508:	464a      	mov	r2, r9
 800750a:	a804      	add	r0, sp, #16
 800750c:	9204      	str	r2, [sp, #16]
 800750e:	aa0d      	add	r2, sp, #52	; 0x34
 8007510:	4684      	mov	ip, r0
 8007512:	9203      	str	r2, [sp, #12]
 8007514:	2223      	movs	r2, #35	; 0x23
 8007516:	4462      	add	r2, ip
 8007518:	9202      	str	r2, [sp, #8]
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	4692      	mov	sl, r2
 800751e:	465b      	mov	r3, fp
 8007520:	4642      	mov	r2, r8
 8007522:	0028      	movs	r0, r5
 8007524:	9101      	str	r1, [sp, #4]
 8007526:	f7ff febd 	bl	80072a4 <__cvt>
 800752a:	4680      	mov	r8, r0
 800752c:	464b      	mov	r3, r9
 800752e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007530:	2b65      	cmp	r3, #101	; 0x65
 8007532:	d83e      	bhi.n	80075b2 <_printf_float+0x15e>
 8007534:	0020      	movs	r0, r4
 8007536:	464a      	mov	r2, r9
 8007538:	3901      	subs	r1, #1
 800753a:	3050      	adds	r0, #80	; 0x50
 800753c:	910d      	str	r1, [sp, #52]	; 0x34
 800753e:	f7ff ff39 	bl	80073b4 <__exponent>
 8007542:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007544:	4683      	mov	fp, r0
 8007546:	1813      	adds	r3, r2, r0
 8007548:	6123      	str	r3, [r4, #16]
 800754a:	2a01      	cmp	r2, #1
 800754c:	dc00      	bgt.n	8007550 <_printf_float+0xfc>
 800754e:	e1c6      	b.n	80078de <_printf_float+0x48a>
 8007550:	3301      	adds	r3, #1
 8007552:	6123      	str	r3, [r4, #16]
 8007554:	e03e      	b.n	80075d4 <_printf_float+0x180>
 8007556:	2106      	movs	r1, #6
 8007558:	3307      	adds	r3, #7
 800755a:	6063      	str	r3, [r4, #4]
 800755c:	2380      	movs	r3, #128	; 0x80
 800755e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007560:	00db      	lsls	r3, r3, #3
 8007562:	4313      	orrs	r3, r2
 8007564:	2200      	movs	r2, #0
 8007566:	6023      	str	r3, [r4, #0]
 8007568:	9206      	str	r2, [sp, #24]
 800756a:	aa0e      	add	r2, sp, #56	; 0x38
 800756c:	9205      	str	r2, [sp, #20]
 800756e:	464a      	mov	r2, r9
 8007570:	a804      	add	r0, sp, #16
 8007572:	9204      	str	r2, [sp, #16]
 8007574:	aa0d      	add	r2, sp, #52	; 0x34
 8007576:	4684      	mov	ip, r0
 8007578:	9203      	str	r2, [sp, #12]
 800757a:	2223      	movs	r2, #35	; 0x23
 800757c:	4462      	add	r2, ip
 800757e:	9202      	str	r2, [sp, #8]
 8007580:	9301      	str	r3, [sp, #4]
 8007582:	4692      	mov	sl, r2
 8007584:	465b      	mov	r3, fp
 8007586:	4642      	mov	r2, r8
 8007588:	0028      	movs	r0, r5
 800758a:	9100      	str	r1, [sp, #0]
 800758c:	f7ff fe8a 	bl	80072a4 <__cvt>
 8007590:	2320      	movs	r3, #32
 8007592:	464a      	mov	r2, r9
 8007594:	4680      	mov	r8, r0
 8007596:	439a      	bics	r2, r3
 8007598:	2a47      	cmp	r2, #71	; 0x47
 800759a:	d1c7      	bne.n	800752c <_printf_float+0xd8>
 800759c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800759e:	1ccb      	adds	r3, r1, #3
 80075a0:	db00      	blt.n	80075a4 <_printf_float+0x150>
 80075a2:	e098      	b.n	80076d6 <_printf_float+0x282>
 80075a4:	464b      	mov	r3, r9
 80075a6:	3b02      	subs	r3, #2
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	4699      	mov	r9, r3
 80075ac:	464b      	mov	r3, r9
 80075ae:	2b65      	cmp	r3, #101	; 0x65
 80075b0:	d9c0      	bls.n	8007534 <_printf_float+0xe0>
 80075b2:	2b66      	cmp	r3, #102	; 0x66
 80075b4:	d100      	bne.n	80075b8 <_printf_float+0x164>
 80075b6:	e098      	b.n	80076ea <_printf_float+0x296>
 80075b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075ba:	428b      	cmp	r3, r1
 80075bc:	dc00      	bgt.n	80075c0 <_printf_float+0x16c>
 80075be:	e0a0      	b.n	8007702 <_printf_float+0x2ae>
 80075c0:	2201      	movs	r2, #1
 80075c2:	2900      	cmp	r1, #0
 80075c4:	dc01      	bgt.n	80075ca <_printf_float+0x176>
 80075c6:	3201      	adds	r2, #1
 80075c8:	1a52      	subs	r2, r2, r1
 80075ca:	189b      	adds	r3, r3, r2
 80075cc:	6123      	str	r3, [r4, #16]
 80075ce:	2300      	movs	r3, #0
 80075d0:	469b      	mov	fp, r3
 80075d2:	65a1      	str	r1, [r4, #88]	; 0x58
 80075d4:	4653      	mov	r3, sl
 80075d6:	781b      	ldrb	r3, [r3, #0]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d03d      	beq.n	8007658 <_printf_float+0x204>
 80075dc:	2343      	movs	r3, #67	; 0x43
 80075de:	222d      	movs	r2, #45	; 0x2d
 80075e0:	54e2      	strb	r2, [r4, r3]
 80075e2:	e039      	b.n	8007658 <_printf_float+0x204>
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d100      	bne.n	80075ea <_printf_float+0x196>
 80075e8:	e093      	b.n	8007712 <_printf_float+0x2be>
 80075ea:	2180      	movs	r1, #128	; 0x80
 80075ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075ee:	00c9      	lsls	r1, r1, #3
 80075f0:	4311      	orrs	r1, r2
 80075f2:	2200      	movs	r2, #0
 80075f4:	6021      	str	r1, [r4, #0]
 80075f6:	9206      	str	r2, [sp, #24]
 80075f8:	aa0e      	add	r2, sp, #56	; 0x38
 80075fa:	9205      	str	r2, [sp, #20]
 80075fc:	464a      	mov	r2, r9
 80075fe:	a804      	add	r0, sp, #16
 8007600:	9204      	str	r2, [sp, #16]
 8007602:	aa0d      	add	r2, sp, #52	; 0x34
 8007604:	4684      	mov	ip, r0
 8007606:	9203      	str	r2, [sp, #12]
 8007608:	2223      	movs	r2, #35	; 0x23
 800760a:	4462      	add	r2, ip
 800760c:	9202      	str	r2, [sp, #8]
 800760e:	9101      	str	r1, [sp, #4]
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	4692      	mov	sl, r2
 8007614:	465b      	mov	r3, fp
 8007616:	4642      	mov	r2, r8
 8007618:	0028      	movs	r0, r5
 800761a:	f7ff fe43 	bl	80072a4 <__cvt>
 800761e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007620:	4680      	mov	r8, r0
 8007622:	1ccb      	adds	r3, r1, #3
 8007624:	dbbe      	blt.n	80075a4 <_printf_float+0x150>
 8007626:	e056      	b.n	80076d6 <_printf_float+0x282>
 8007628:	2200      	movs	r2, #0
 800762a:	2300      	movs	r3, #0
 800762c:	4640      	mov	r0, r8
 800762e:	4659      	mov	r1, fp
 8007630:	f7fc fd66 	bl	8004100 <__aeabi_dcmplt>
 8007634:	2800      	cmp	r0, #0
 8007636:	d002      	beq.n	800763e <_printf_float+0x1ea>
 8007638:	2343      	movs	r3, #67	; 0x43
 800763a:	222d      	movs	r2, #45	; 0x2d
 800763c:	54e2      	strb	r2, [r4, r3]
 800763e:	464b      	mov	r3, r9
 8007640:	2b47      	cmp	r3, #71	; 0x47
 8007642:	d94f      	bls.n	80076e4 <_printf_float+0x290>
 8007644:	4b58      	ldr	r3, [pc, #352]	; (80077a8 <_printf_float+0x354>)
 8007646:	4698      	mov	r8, r3
 8007648:	2303      	movs	r3, #3
 800764a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800764c:	6123      	str	r3, [r4, #16]
 800764e:	3301      	adds	r3, #1
 8007650:	439a      	bics	r2, r3
 8007652:	2300      	movs	r3, #0
 8007654:	469b      	mov	fp, r3
 8007656:	6022      	str	r2, [r4, #0]
 8007658:	0033      	movs	r3, r6
 800765a:	0021      	movs	r1, r4
 800765c:	0028      	movs	r0, r5
 800765e:	9700      	str	r7, [sp, #0]
 8007660:	aa0f      	add	r2, sp, #60	; 0x3c
 8007662:	f000 fa0b 	bl	8007a7c <_printf_common>
 8007666:	1c43      	adds	r3, r0, #1
 8007668:	d02c      	beq.n	80076c4 <_printf_float+0x270>
 800766a:	6823      	ldr	r3, [r4, #0]
 800766c:	055a      	lsls	r2, r3, #21
 800766e:	d459      	bmi.n	8007724 <_printf_float+0x2d0>
 8007670:	6923      	ldr	r3, [r4, #16]
 8007672:	4642      	mov	r2, r8
 8007674:	0031      	movs	r1, r6
 8007676:	0028      	movs	r0, r5
 8007678:	47b8      	blx	r7
 800767a:	1c43      	adds	r3, r0, #1
 800767c:	d022      	beq.n	80076c4 <_printf_float+0x270>
 800767e:	6823      	ldr	r3, [r4, #0]
 8007680:	68e0      	ldr	r0, [r4, #12]
 8007682:	079b      	lsls	r3, r3, #30
 8007684:	d549      	bpl.n	800771a <_printf_float+0x2c6>
 8007686:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007688:	1ac2      	subs	r2, r0, r3
 800768a:	2a00      	cmp	r2, #0
 800768c:	dd46      	ble.n	800771c <_printf_float+0x2c8>
 800768e:	2319      	movs	r3, #25
 8007690:	4699      	mov	r9, r3
 8007692:	2300      	movs	r3, #0
 8007694:	4698      	mov	r8, r3
 8007696:	003b      	movs	r3, r7
 8007698:	44a1      	add	r9, r4
 800769a:	0037      	movs	r7, r6
 800769c:	002e      	movs	r6, r5
 800769e:	464d      	mov	r5, r9
 80076a0:	46a1      	mov	r9, r4
 80076a2:	4644      	mov	r4, r8
 80076a4:	4698      	mov	r8, r3
 80076a6:	e006      	b.n	80076b6 <_printf_float+0x262>
 80076a8:	464b      	mov	r3, r9
 80076aa:	68d8      	ldr	r0, [r3, #12]
 80076ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076ae:	3401      	adds	r4, #1
 80076b0:	1ac2      	subs	r2, r0, r3
 80076b2:	42a2      	cmp	r2, r4
 80076b4:	dd32      	ble.n	800771c <_printf_float+0x2c8>
 80076b6:	2301      	movs	r3, #1
 80076b8:	002a      	movs	r2, r5
 80076ba:	0039      	movs	r1, r7
 80076bc:	0030      	movs	r0, r6
 80076be:	47c0      	blx	r8
 80076c0:	1c43      	adds	r3, r0, #1
 80076c2:	d1f1      	bne.n	80076a8 <_printf_float+0x254>
 80076c4:	2001      	movs	r0, #1
 80076c6:	4240      	negs	r0, r0
 80076c8:	b011      	add	sp, #68	; 0x44
 80076ca:	bcf0      	pop	{r4, r5, r6, r7}
 80076cc:	46bb      	mov	fp, r7
 80076ce:	46b2      	mov	sl, r6
 80076d0:	46a9      	mov	r9, r5
 80076d2:	46a0      	mov	r8, r4
 80076d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076d6:	6863      	ldr	r3, [r4, #4]
 80076d8:	4299      	cmp	r1, r3
 80076da:	dd00      	ble.n	80076de <_printf_float+0x28a>
 80076dc:	e762      	b.n	80075a4 <_printf_float+0x150>
 80076de:	2367      	movs	r3, #103	; 0x67
 80076e0:	4699      	mov	r9, r3
 80076e2:	e769      	b.n	80075b8 <_printf_float+0x164>
 80076e4:	4b31      	ldr	r3, [pc, #196]	; (80077ac <_printf_float+0x358>)
 80076e6:	4698      	mov	r8, r3
 80076e8:	e7ae      	b.n	8007648 <_printf_float+0x1f4>
 80076ea:	2900      	cmp	r1, #0
 80076ec:	dc00      	bgt.n	80076f0 <_printf_float+0x29c>
 80076ee:	e0fb      	b.n	80078e8 <_printf_float+0x494>
 80076f0:	6863      	ldr	r3, [r4, #4]
 80076f2:	6121      	str	r1, [r4, #16]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d100      	bne.n	80076fa <_printf_float+0x2a6>
 80076f8:	e12f      	b.n	800795a <_printf_float+0x506>
 80076fa:	3301      	adds	r3, #1
 80076fc:	185b      	adds	r3, r3, r1
 80076fe:	6123      	str	r3, [r4, #16]
 8007700:	e765      	b.n	80075ce <_printf_float+0x17a>
 8007702:	6823      	ldr	r3, [r4, #0]
 8007704:	6121      	str	r1, [r4, #16]
 8007706:	07db      	lsls	r3, r3, #31
 8007708:	d400      	bmi.n	800770c <_printf_float+0x2b8>
 800770a:	e760      	b.n	80075ce <_printf_float+0x17a>
 800770c:	1c4b      	adds	r3, r1, #1
 800770e:	6123      	str	r3, [r4, #16]
 8007710:	e75d      	b.n	80075ce <_printf_float+0x17a>
 8007712:	2301      	movs	r3, #1
 8007714:	2101      	movs	r1, #1
 8007716:	6063      	str	r3, [r4, #4]
 8007718:	e720      	b.n	800755c <_printf_float+0x108>
 800771a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800771c:	4298      	cmp	r0, r3
 800771e:	dad3      	bge.n	80076c8 <_printf_float+0x274>
 8007720:	0018      	movs	r0, r3
 8007722:	e7d1      	b.n	80076c8 <_printf_float+0x274>
 8007724:	464a      	mov	r2, r9
 8007726:	2a65      	cmp	r2, #101	; 0x65
 8007728:	d944      	bls.n	80077b4 <_printf_float+0x360>
 800772a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800772c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800772e:	2200      	movs	r2, #0
 8007730:	2300      	movs	r3, #0
 8007732:	f7fc fcdf 	bl	80040f4 <__aeabi_dcmpeq>
 8007736:	2800      	cmp	r0, #0
 8007738:	d100      	bne.n	800773c <_printf_float+0x2e8>
 800773a:	e089      	b.n	8007850 <_printf_float+0x3fc>
 800773c:	2301      	movs	r3, #1
 800773e:	0031      	movs	r1, r6
 8007740:	0028      	movs	r0, r5
 8007742:	4a1b      	ldr	r2, [pc, #108]	; (80077b0 <_printf_float+0x35c>)
 8007744:	47b8      	blx	r7
 8007746:	1c43      	adds	r3, r0, #1
 8007748:	d0bc      	beq.n	80076c4 <_printf_float+0x270>
 800774a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800774c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800774e:	4293      	cmp	r3, r2
 8007750:	db02      	blt.n	8007758 <_printf_float+0x304>
 8007752:	6823      	ldr	r3, [r4, #0]
 8007754:	07da      	lsls	r2, r3, #31
 8007756:	d593      	bpl.n	8007680 <_printf_float+0x22c>
 8007758:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800775a:	0031      	movs	r1, r6
 800775c:	0028      	movs	r0, r5
 800775e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007760:	47b8      	blx	r7
 8007762:	1c43      	adds	r3, r0, #1
 8007764:	d0ae      	beq.n	80076c4 <_printf_float+0x270>
 8007766:	231a      	movs	r3, #26
 8007768:	4699      	mov	r9, r3
 800776a:	2300      	movs	r3, #0
 800776c:	4698      	mov	r8, r3
 800776e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007770:	44a1      	add	r9, r4
 8007772:	2b01      	cmp	r3, #1
 8007774:	dc00      	bgt.n	8007778 <_printf_float+0x324>
 8007776:	e782      	b.n	800767e <_printf_float+0x22a>
 8007778:	003b      	movs	r3, r7
 800777a:	0037      	movs	r7, r6
 800777c:	002e      	movs	r6, r5
 800777e:	464d      	mov	r5, r9
 8007780:	46a1      	mov	r9, r4
 8007782:	4644      	mov	r4, r8
 8007784:	4698      	mov	r8, r3
 8007786:	e005      	b.n	8007794 <_printf_float+0x340>
 8007788:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800778a:	3401      	adds	r4, #1
 800778c:	3b01      	subs	r3, #1
 800778e:	42a3      	cmp	r3, r4
 8007790:	dc00      	bgt.n	8007794 <_printf_float+0x340>
 8007792:	e0f9      	b.n	8007988 <_printf_float+0x534>
 8007794:	2301      	movs	r3, #1
 8007796:	002a      	movs	r2, r5
 8007798:	0039      	movs	r1, r7
 800779a:	0030      	movs	r0, r6
 800779c:	47c0      	blx	r8
 800779e:	1c43      	adds	r3, r0, #1
 80077a0:	d1f2      	bne.n	8007788 <_printf_float+0x334>
 80077a2:	e78f      	b.n	80076c4 <_printf_float+0x270>
 80077a4:	7fefffff 	.word	0x7fefffff
 80077a8:	080133cc 	.word	0x080133cc
 80077ac:	080133c8 	.word	0x080133c8
 80077b0:	080133d8 	.word	0x080133d8
 80077b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077b6:	2a01      	cmp	r2, #1
 80077b8:	dc00      	bgt.n	80077bc <_printf_float+0x368>
 80077ba:	e085      	b.n	80078c8 <_printf_float+0x474>
 80077bc:	2301      	movs	r3, #1
 80077be:	4642      	mov	r2, r8
 80077c0:	0031      	movs	r1, r6
 80077c2:	0028      	movs	r0, r5
 80077c4:	47b8      	blx	r7
 80077c6:	1c43      	adds	r3, r0, #1
 80077c8:	d100      	bne.n	80077cc <_printf_float+0x378>
 80077ca:	e77b      	b.n	80076c4 <_printf_float+0x270>
 80077cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077ce:	0031      	movs	r1, r6
 80077d0:	0028      	movs	r0, r5
 80077d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077d4:	47b8      	blx	r7
 80077d6:	1c43      	adds	r3, r0, #1
 80077d8:	d100      	bne.n	80077dc <_printf_float+0x388>
 80077da:	e773      	b.n	80076c4 <_printf_float+0x270>
 80077dc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80077de:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80077e0:	2200      	movs	r2, #0
 80077e2:	2300      	movs	r3, #0
 80077e4:	f7fc fc86 	bl	80040f4 <__aeabi_dcmpeq>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	d01d      	beq.n	8007828 <_printf_float+0x3d4>
 80077ec:	231a      	movs	r3, #26
 80077ee:	4699      	mov	r9, r3
 80077f0:	2300      	movs	r3, #0
 80077f2:	4698      	mov	r8, r3
 80077f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077f6:	44a1      	add	r9, r4
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	dd1f      	ble.n	800783c <_printf_float+0x3e8>
 80077fc:	003b      	movs	r3, r7
 80077fe:	0037      	movs	r7, r6
 8007800:	002e      	movs	r6, r5
 8007802:	464d      	mov	r5, r9
 8007804:	46a1      	mov	r9, r4
 8007806:	4644      	mov	r4, r8
 8007808:	4698      	mov	r8, r3
 800780a:	e005      	b.n	8007818 <_printf_float+0x3c4>
 800780c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800780e:	3401      	adds	r4, #1
 8007810:	3b01      	subs	r3, #1
 8007812:	42a3      	cmp	r3, r4
 8007814:	dc00      	bgt.n	8007818 <_printf_float+0x3c4>
 8007816:	e0b2      	b.n	800797e <_printf_float+0x52a>
 8007818:	2301      	movs	r3, #1
 800781a:	002a      	movs	r2, r5
 800781c:	0039      	movs	r1, r7
 800781e:	0030      	movs	r0, r6
 8007820:	47c0      	blx	r8
 8007822:	1c43      	adds	r3, r0, #1
 8007824:	d1f2      	bne.n	800780c <_printf_float+0x3b8>
 8007826:	e74d      	b.n	80076c4 <_printf_float+0x270>
 8007828:	4642      	mov	r2, r8
 800782a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800782c:	0031      	movs	r1, r6
 800782e:	3b01      	subs	r3, #1
 8007830:	0028      	movs	r0, r5
 8007832:	3201      	adds	r2, #1
 8007834:	47b8      	blx	r7
 8007836:	1c43      	adds	r3, r0, #1
 8007838:	d100      	bne.n	800783c <_printf_float+0x3e8>
 800783a:	e743      	b.n	80076c4 <_printf_float+0x270>
 800783c:	0022      	movs	r2, r4
 800783e:	465b      	mov	r3, fp
 8007840:	0031      	movs	r1, r6
 8007842:	0028      	movs	r0, r5
 8007844:	3250      	adds	r2, #80	; 0x50
 8007846:	47b8      	blx	r7
 8007848:	1c43      	adds	r3, r0, #1
 800784a:	d000      	beq.n	800784e <_printf_float+0x3fa>
 800784c:	e717      	b.n	800767e <_printf_float+0x22a>
 800784e:	e739      	b.n	80076c4 <_printf_float+0x270>
 8007850:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007852:	2b00      	cmp	r3, #0
 8007854:	dd4e      	ble.n	80078f4 <_printf_float+0x4a0>
 8007856:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007858:	469a      	mov	sl, r3
 800785a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800785c:	4699      	mov	r9, r3
 800785e:	4553      	cmp	r3, sl
 8007860:	dd00      	ble.n	8007864 <_printf_float+0x410>
 8007862:	e07f      	b.n	8007964 <_printf_float+0x510>
 8007864:	464b      	mov	r3, r9
 8007866:	2b00      	cmp	r3, #0
 8007868:	dd08      	ble.n	800787c <_printf_float+0x428>
 800786a:	4642      	mov	r2, r8
 800786c:	0031      	movs	r1, r6
 800786e:	0028      	movs	r0, r5
 8007870:	47b8      	blx	r7
 8007872:	1c43      	adds	r3, r0, #1
 8007874:	d100      	bne.n	8007878 <_printf_float+0x424>
 8007876:	e725      	b.n	80076c4 <_printf_float+0x270>
 8007878:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800787a:	469a      	mov	sl, r3
 800787c:	464b      	mov	r3, r9
 800787e:	43db      	mvns	r3, r3
 8007880:	464a      	mov	r2, r9
 8007882:	17db      	asrs	r3, r3, #31
 8007884:	401a      	ands	r2, r3
 8007886:	4653      	mov	r3, sl
 8007888:	0011      	movs	r1, r2
 800788a:	1a9b      	subs	r3, r3, r2
 800788c:	221a      	movs	r2, #26
 800788e:	4693      	mov	fp, r2
 8007890:	2200      	movs	r2, #0
 8007892:	44a3      	add	fp, r4
 8007894:	2b00      	cmp	r3, #0
 8007896:	dc00      	bgt.n	800789a <_printf_float+0x446>
 8007898:	e081      	b.n	800799e <_printf_float+0x54a>
 800789a:	46a2      	mov	sl, r4
 800789c:	46b9      	mov	r9, r7
 800789e:	0014      	movs	r4, r2
 80078a0:	0037      	movs	r7, r6
 80078a2:	002e      	movs	r6, r5
 80078a4:	465d      	mov	r5, fp
 80078a6:	468b      	mov	fp, r1
 80078a8:	e006      	b.n	80078b8 <_printf_float+0x464>
 80078aa:	4653      	mov	r3, sl
 80078ac:	465a      	mov	r2, fp
 80078ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078b0:	3401      	adds	r4, #1
 80078b2:	1a9a      	subs	r2, r3, r2
 80078b4:	42a2      	cmp	r2, r4
 80078b6:	dd6d      	ble.n	8007994 <_printf_float+0x540>
 80078b8:	2301      	movs	r3, #1
 80078ba:	002a      	movs	r2, r5
 80078bc:	0039      	movs	r1, r7
 80078be:	0030      	movs	r0, r6
 80078c0:	47c8      	blx	r9
 80078c2:	1c43      	adds	r3, r0, #1
 80078c4:	d1f1      	bne.n	80078aa <_printf_float+0x456>
 80078c6:	e6fd      	b.n	80076c4 <_printf_float+0x270>
 80078c8:	07db      	lsls	r3, r3, #31
 80078ca:	d500      	bpl.n	80078ce <_printf_float+0x47a>
 80078cc:	e776      	b.n	80077bc <_printf_float+0x368>
 80078ce:	2301      	movs	r3, #1
 80078d0:	4642      	mov	r2, r8
 80078d2:	0031      	movs	r1, r6
 80078d4:	0028      	movs	r0, r5
 80078d6:	47b8      	blx	r7
 80078d8:	1c43      	adds	r3, r0, #1
 80078da:	d1af      	bne.n	800783c <_printf_float+0x3e8>
 80078dc:	e6f2      	b.n	80076c4 <_printf_float+0x270>
 80078de:	6822      	ldr	r2, [r4, #0]
 80078e0:	07d2      	lsls	r2, r2, #31
 80078e2:	d400      	bmi.n	80078e6 <_printf_float+0x492>
 80078e4:	e676      	b.n	80075d4 <_printf_float+0x180>
 80078e6:	e633      	b.n	8007550 <_printf_float+0xfc>
 80078e8:	6863      	ldr	r3, [r4, #4]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d03c      	beq.n	8007968 <_printf_float+0x514>
 80078ee:	1c9a      	adds	r2, r3, #2
 80078f0:	6122      	str	r2, [r4, #16]
 80078f2:	e66c      	b.n	80075ce <_printf_float+0x17a>
 80078f4:	2301      	movs	r3, #1
 80078f6:	0031      	movs	r1, r6
 80078f8:	0028      	movs	r0, r5
 80078fa:	4a5d      	ldr	r2, [pc, #372]	; (8007a70 <_printf_float+0x61c>)
 80078fc:	47b8      	blx	r7
 80078fe:	1c43      	adds	r3, r0, #1
 8007900:	d100      	bne.n	8007904 <_printf_float+0x4b0>
 8007902:	e6df      	b.n	80076c4 <_printf_float+0x270>
 8007904:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007906:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007908:	4313      	orrs	r3, r2
 800790a:	d033      	beq.n	8007974 <_printf_float+0x520>
 800790c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800790e:	0031      	movs	r1, r6
 8007910:	0028      	movs	r0, r5
 8007912:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007914:	47b8      	blx	r7
 8007916:	1c43      	adds	r3, r0, #1
 8007918:	d100      	bne.n	800791c <_printf_float+0x4c8>
 800791a:	e6d3      	b.n	80076c4 <_printf_float+0x270>
 800791c:	231a      	movs	r3, #26
 800791e:	469a      	mov	sl, r3
 8007920:	2300      	movs	r3, #0
 8007922:	4699      	mov	r9, r3
 8007924:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007926:	44a2      	add	sl, r4
 8007928:	2b00      	cmp	r3, #0
 800792a:	db00      	blt.n	800792e <_printf_float+0x4da>
 800792c:	e094      	b.n	8007a58 <_printf_float+0x604>
 800792e:	003b      	movs	r3, r7
 8007930:	0037      	movs	r7, r6
 8007932:	002e      	movs	r6, r5
 8007934:	4655      	mov	r5, sl
 8007936:	46a2      	mov	sl, r4
 8007938:	464c      	mov	r4, r9
 800793a:	4699      	mov	r9, r3
 800793c:	e005      	b.n	800794a <_printf_float+0x4f6>
 800793e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007940:	3401      	adds	r4, #1
 8007942:	425b      	negs	r3, r3
 8007944:	42a3      	cmp	r3, r4
 8007946:	dc00      	bgt.n	800794a <_printf_float+0x4f6>
 8007948:	e082      	b.n	8007a50 <_printf_float+0x5fc>
 800794a:	2301      	movs	r3, #1
 800794c:	002a      	movs	r2, r5
 800794e:	0039      	movs	r1, r7
 8007950:	0030      	movs	r0, r6
 8007952:	47c8      	blx	r9
 8007954:	1c43      	adds	r3, r0, #1
 8007956:	d1f2      	bne.n	800793e <_printf_float+0x4ea>
 8007958:	e6b4      	b.n	80076c4 <_printf_float+0x270>
 800795a:	6822      	ldr	r2, [r4, #0]
 800795c:	07d2      	lsls	r2, r2, #31
 800795e:	d400      	bmi.n	8007962 <_printf_float+0x50e>
 8007960:	e635      	b.n	80075ce <_printf_float+0x17a>
 8007962:	e6ca      	b.n	80076fa <_printf_float+0x2a6>
 8007964:	46d1      	mov	r9, sl
 8007966:	e77d      	b.n	8007864 <_printf_float+0x410>
 8007968:	6820      	ldr	r0, [r4, #0]
 800796a:	2201      	movs	r2, #1
 800796c:	07c0      	lsls	r0, r0, #31
 800796e:	d5bf      	bpl.n	80078f0 <_printf_float+0x49c>
 8007970:	1c9a      	adds	r2, r3, #2
 8007972:	e7bd      	b.n	80078f0 <_printf_float+0x49c>
 8007974:	6823      	ldr	r3, [r4, #0]
 8007976:	07da      	lsls	r2, r3, #31
 8007978:	d400      	bmi.n	800797c <_printf_float+0x528>
 800797a:	e681      	b.n	8007680 <_printf_float+0x22c>
 800797c:	e7c6      	b.n	800790c <_printf_float+0x4b8>
 800797e:	0035      	movs	r5, r6
 8007980:	464c      	mov	r4, r9
 8007982:	003e      	movs	r6, r7
 8007984:	4647      	mov	r7, r8
 8007986:	e759      	b.n	800783c <_printf_float+0x3e8>
 8007988:	464c      	mov	r4, r9
 800798a:	0035      	movs	r5, r6
 800798c:	6823      	ldr	r3, [r4, #0]
 800798e:	003e      	movs	r6, r7
 8007990:	4647      	mov	r7, r8
 8007992:	e675      	b.n	8007680 <_printf_float+0x22c>
 8007994:	0035      	movs	r5, r6
 8007996:	4654      	mov	r4, sl
 8007998:	003e      	movs	r6, r7
 800799a:	469a      	mov	sl, r3
 800799c:	464f      	mov	r7, r9
 800799e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079a2:	429a      	cmp	r2, r3
 80079a4:	db02      	blt.n	80079ac <_printf_float+0x558>
 80079a6:	6821      	ldr	r1, [r4, #0]
 80079a8:	07c9      	lsls	r1, r1, #31
 80079aa:	d509      	bpl.n	80079c0 <_printf_float+0x56c>
 80079ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ae:	0031      	movs	r1, r6
 80079b0:	0028      	movs	r0, r5
 80079b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079b4:	47b8      	blx	r7
 80079b6:	1c43      	adds	r3, r0, #1
 80079b8:	d100      	bne.n	80079bc <_printf_float+0x568>
 80079ba:	e683      	b.n	80076c4 <_printf_float+0x270>
 80079bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079c0:	4651      	mov	r1, sl
 80079c2:	1a59      	subs	r1, r3, r1
 80079c4:	1a9b      	subs	r3, r3, r2
 80079c6:	4699      	mov	r9, r3
 80079c8:	428b      	cmp	r3, r1
 80079ca:	dd00      	ble.n	80079ce <_printf_float+0x57a>
 80079cc:	4689      	mov	r9, r1
 80079ce:	464a      	mov	r2, r9
 80079d0:	2a00      	cmp	r2, #0
 80079d2:	dd0b      	ble.n	80079ec <_printf_float+0x598>
 80079d4:	4642      	mov	r2, r8
 80079d6:	464b      	mov	r3, r9
 80079d8:	0031      	movs	r1, r6
 80079da:	0028      	movs	r0, r5
 80079dc:	4452      	add	r2, sl
 80079de:	47b8      	blx	r7
 80079e0:	1c43      	adds	r3, r0, #1
 80079e2:	d100      	bne.n	80079e6 <_printf_float+0x592>
 80079e4:	e66e      	b.n	80076c4 <_printf_float+0x270>
 80079e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079ea:	1a9b      	subs	r3, r3, r2
 80079ec:	464a      	mov	r2, r9
 80079ee:	43d2      	mvns	r2, r2
 80079f0:	4649      	mov	r1, r9
 80079f2:	17d2      	asrs	r2, r2, #31
 80079f4:	4011      	ands	r1, r2
 80079f6:	221a      	movs	r2, #26
 80079f8:	4692      	mov	sl, r2
 80079fa:	4689      	mov	r9, r1
 80079fc:	2200      	movs	r2, #0
 80079fe:	1a5b      	subs	r3, r3, r1
 8007a00:	44a2      	add	sl, r4
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	dc00      	bgt.n	8007a08 <_printf_float+0x5b4>
 8007a06:	e63a      	b.n	800767e <_printf_float+0x22a>
 8007a08:	003b      	movs	r3, r7
 8007a0a:	0037      	movs	r7, r6
 8007a0c:	4698      	mov	r8, r3
 8007a0e:	002e      	movs	r6, r5
 8007a10:	4655      	mov	r5, sl
 8007a12:	46a2      	mov	sl, r4
 8007a14:	0014      	movs	r4, r2
 8007a16:	e007      	b.n	8007a28 <_printf_float+0x5d4>
 8007a18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a1c:	3401      	adds	r4, #1
 8007a1e:	1a9b      	subs	r3, r3, r2
 8007a20:	464a      	mov	r2, r9
 8007a22:	1a9b      	subs	r3, r3, r2
 8007a24:	42a3      	cmp	r3, r4
 8007a26:	dd1c      	ble.n	8007a62 <_printf_float+0x60e>
 8007a28:	2301      	movs	r3, #1
 8007a2a:	002a      	movs	r2, r5
 8007a2c:	0039      	movs	r1, r7
 8007a2e:	0030      	movs	r0, r6
 8007a30:	47c0      	blx	r8
 8007a32:	1c43      	adds	r3, r0, #1
 8007a34:	d1f0      	bne.n	8007a18 <_printf_float+0x5c4>
 8007a36:	e645      	b.n	80076c4 <_printf_float+0x270>
 8007a38:	465b      	mov	r3, fp
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	da02      	bge.n	8007a44 <_printf_float+0x5f0>
 8007a3e:	2343      	movs	r3, #67	; 0x43
 8007a40:	222d      	movs	r2, #45	; 0x2d
 8007a42:	54e2      	strb	r2, [r4, r3]
 8007a44:	464b      	mov	r3, r9
 8007a46:	2b47      	cmp	r3, #71	; 0x47
 8007a48:	d908      	bls.n	8007a5c <_printf_float+0x608>
 8007a4a:	4b0a      	ldr	r3, [pc, #40]	; (8007a74 <_printf_float+0x620>)
 8007a4c:	4698      	mov	r8, r3
 8007a4e:	e5fb      	b.n	8007648 <_printf_float+0x1f4>
 8007a50:	0035      	movs	r5, r6
 8007a52:	4654      	mov	r4, sl
 8007a54:	003e      	movs	r6, r7
 8007a56:	464f      	mov	r7, r9
 8007a58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a5a:	e60a      	b.n	8007672 <_printf_float+0x21e>
 8007a5c:	4b06      	ldr	r3, [pc, #24]	; (8007a78 <_printf_float+0x624>)
 8007a5e:	4698      	mov	r8, r3
 8007a60:	e5f2      	b.n	8007648 <_printf_float+0x1f4>
 8007a62:	4654      	mov	r4, sl
 8007a64:	0035      	movs	r5, r6
 8007a66:	6823      	ldr	r3, [r4, #0]
 8007a68:	003e      	movs	r6, r7
 8007a6a:	4647      	mov	r7, r8
 8007a6c:	e608      	b.n	8007680 <_printf_float+0x22c>
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	080133d8 	.word	0x080133d8
 8007a74:	080133d4 	.word	0x080133d4
 8007a78:	080133d0 	.word	0x080133d0

08007a7c <_printf_common>:
 8007a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a7e:	4657      	mov	r7, sl
 8007a80:	464e      	mov	r6, r9
 8007a82:	46de      	mov	lr, fp
 8007a84:	4645      	mov	r5, r8
 8007a86:	b5e0      	push	{r5, r6, r7, lr}
 8007a88:	001f      	movs	r7, r3
 8007a8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a8c:	4692      	mov	sl, r2
 8007a8e:	4699      	mov	r9, r3
 8007a90:	690a      	ldr	r2, [r1, #16]
 8007a92:	688b      	ldr	r3, [r1, #8]
 8007a94:	0006      	movs	r6, r0
 8007a96:	000c      	movs	r4, r1
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	da00      	bge.n	8007a9e <_printf_common+0x22>
 8007a9c:	001a      	movs	r2, r3
 8007a9e:	4653      	mov	r3, sl
 8007aa0:	601a      	str	r2, [r3, #0]
 8007aa2:	2343      	movs	r3, #67	; 0x43
 8007aa4:	5ce3      	ldrb	r3, [r4, r3]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d002      	beq.n	8007ab0 <_printf_common+0x34>
 8007aaa:	4651      	mov	r1, sl
 8007aac:	3201      	adds	r2, #1
 8007aae:	600a      	str	r2, [r1, #0]
 8007ab0:	6821      	ldr	r1, [r4, #0]
 8007ab2:	068a      	lsls	r2, r1, #26
 8007ab4:	d55e      	bpl.n	8007b74 <_printf_common+0xf8>
 8007ab6:	4653      	mov	r3, sl
 8007ab8:	4652      	mov	r2, sl
 8007aba:	2006      	movs	r0, #6
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	3302      	adds	r3, #2
 8007ac0:	6013      	str	r3, [r2, #0]
 8007ac2:	6821      	ldr	r1, [r4, #0]
 8007ac4:	000a      	movs	r2, r1
 8007ac6:	4208      	tst	r0, r1
 8007ac8:	d109      	bne.n	8007ade <_printf_common+0x62>
 8007aca:	68e2      	ldr	r2, [r4, #12]
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	2219      	movs	r2, #25
 8007ad0:	4693      	mov	fp, r2
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	44a3      	add	fp, r4
 8007ad6:	4690      	mov	r8, r2
 8007ad8:	000a      	movs	r2, r1
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	dc42      	bgt.n	8007b64 <_printf_common+0xe8>
 8007ade:	2343      	movs	r3, #67	; 0x43
 8007ae0:	5ce3      	ldrb	r3, [r4, r3]
 8007ae2:	1e59      	subs	r1, r3, #1
 8007ae4:	418b      	sbcs	r3, r1
 8007ae6:	0692      	lsls	r2, r2, #26
 8007ae8:	d50a      	bpl.n	8007b00 <_printf_common+0x84>
 8007aea:	2030      	movs	r0, #48	; 0x30
 8007aec:	18e1      	adds	r1, r4, r3
 8007aee:	3143      	adds	r1, #67	; 0x43
 8007af0:	7008      	strb	r0, [r1, #0]
 8007af2:	2145      	movs	r1, #69	; 0x45
 8007af4:	1c5a      	adds	r2, r3, #1
 8007af6:	5c61      	ldrb	r1, [r4, r1]
 8007af8:	18a2      	adds	r2, r4, r2
 8007afa:	3243      	adds	r2, #67	; 0x43
 8007afc:	3302      	adds	r3, #2
 8007afe:	7011      	strb	r1, [r2, #0]
 8007b00:	0022      	movs	r2, r4
 8007b02:	0039      	movs	r1, r7
 8007b04:	0030      	movs	r0, r6
 8007b06:	3243      	adds	r2, #67	; 0x43
 8007b08:	47c8      	blx	r9
 8007b0a:	1c43      	adds	r3, r0, #1
 8007b0c:	d019      	beq.n	8007b42 <_printf_common+0xc6>
 8007b0e:	2306      	movs	r3, #6
 8007b10:	6822      	ldr	r2, [r4, #0]
 8007b12:	4013      	ands	r3, r2
 8007b14:	2b04      	cmp	r3, #4
 8007b16:	d033      	beq.n	8007b80 <_printf_common+0x104>
 8007b18:	68a3      	ldr	r3, [r4, #8]
 8007b1a:	6922      	ldr	r2, [r4, #16]
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	dd3d      	ble.n	8007b9c <_printf_common+0x120>
 8007b20:	2100      	movs	r1, #0
 8007b22:	4688      	mov	r8, r1
 8007b24:	1a9b      	subs	r3, r3, r2
 8007b26:	4498      	add	r8, r3
 8007b28:	2500      	movs	r5, #0
 8007b2a:	341a      	adds	r4, #26
 8007b2c:	e002      	b.n	8007b34 <_printf_common+0xb8>
 8007b2e:	3501      	adds	r5, #1
 8007b30:	4545      	cmp	r5, r8
 8007b32:	da33      	bge.n	8007b9c <_printf_common+0x120>
 8007b34:	2301      	movs	r3, #1
 8007b36:	0022      	movs	r2, r4
 8007b38:	0039      	movs	r1, r7
 8007b3a:	0030      	movs	r0, r6
 8007b3c:	47c8      	blx	r9
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	d1f5      	bne.n	8007b2e <_printf_common+0xb2>
 8007b42:	2001      	movs	r0, #1
 8007b44:	4240      	negs	r0, r0
 8007b46:	bcf0      	pop	{r4, r5, r6, r7}
 8007b48:	46bb      	mov	fp, r7
 8007b4a:	46b2      	mov	sl, r6
 8007b4c:	46a9      	mov	r9, r5
 8007b4e:	46a0      	mov	r8, r4
 8007b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b52:	2301      	movs	r3, #1
 8007b54:	469c      	mov	ip, r3
 8007b56:	4653      	mov	r3, sl
 8007b58:	68e2      	ldr	r2, [r4, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	44e0      	add	r8, ip
 8007b5e:	1ad5      	subs	r5, r2, r3
 8007b60:	4545      	cmp	r5, r8
 8007b62:	dd20      	ble.n	8007ba6 <_printf_common+0x12a>
 8007b64:	2301      	movs	r3, #1
 8007b66:	465a      	mov	r2, fp
 8007b68:	0039      	movs	r1, r7
 8007b6a:	0030      	movs	r0, r6
 8007b6c:	47c8      	blx	r9
 8007b6e:	1c43      	adds	r3, r0, #1
 8007b70:	d1ef      	bne.n	8007b52 <_printf_common+0xd6>
 8007b72:	e7e6      	b.n	8007b42 <_printf_common+0xc6>
 8007b74:	2206      	movs	r2, #6
 8007b76:	420a      	tst	r2, r1
 8007b78:	d012      	beq.n	8007ba0 <_printf_common+0x124>
 8007b7a:	1e5a      	subs	r2, r3, #1
 8007b7c:	4193      	sbcs	r3, r2
 8007b7e:	e7bf      	b.n	8007b00 <_printf_common+0x84>
 8007b80:	4653      	mov	r3, sl
 8007b82:	6819      	ldr	r1, [r3, #0]
 8007b84:	68e3      	ldr	r3, [r4, #12]
 8007b86:	6922      	ldr	r2, [r4, #16]
 8007b88:	1a59      	subs	r1, r3, r1
 8007b8a:	43cb      	mvns	r3, r1
 8007b8c:	17db      	asrs	r3, r3, #31
 8007b8e:	400b      	ands	r3, r1
 8007b90:	4698      	mov	r8, r3
 8007b92:	68a3      	ldr	r3, [r4, #8]
 8007b94:	4293      	cmp	r3, r2
 8007b96:	dcc5      	bgt.n	8007b24 <_printf_common+0xa8>
 8007b98:	2900      	cmp	r1, #0
 8007b9a:	dcc5      	bgt.n	8007b28 <_printf_common+0xac>
 8007b9c:	2000      	movs	r0, #0
 8007b9e:	e7d2      	b.n	8007b46 <_printf_common+0xca>
 8007ba0:	4653      	mov	r3, sl
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	e791      	b.n	8007aca <_printf_common+0x4e>
 8007ba6:	2343      	movs	r3, #67	; 0x43
 8007ba8:	6822      	ldr	r2, [r4, #0]
 8007baa:	5ce3      	ldrb	r3, [r4, r3]
 8007bac:	1e59      	subs	r1, r3, #1
 8007bae:	418b      	sbcs	r3, r1
 8007bb0:	0692      	lsls	r2, r2, #26
 8007bb2:	d49a      	bmi.n	8007aea <_printf_common+0x6e>
 8007bb4:	e7a4      	b.n	8007b00 <_printf_common+0x84>
 8007bb6:	46c0      	nop			; (mov r8, r8)

08007bb8 <_printf_i>:
 8007bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bba:	464e      	mov	r6, r9
 8007bbc:	4699      	mov	r9, r3
 8007bbe:	2343      	movs	r3, #67	; 0x43
 8007bc0:	469c      	mov	ip, r3
 8007bc2:	4657      	mov	r7, sl
 8007bc4:	4645      	mov	r5, r8
 8007bc6:	46de      	mov	lr, fp
 8007bc8:	448c      	add	ip, r1
 8007bca:	4663      	mov	r3, ip
 8007bcc:	b5e0      	push	{r5, r6, r7, lr}
 8007bce:	b087      	sub	sp, #28
 8007bd0:	9303      	str	r3, [sp, #12]
 8007bd2:	000c      	movs	r4, r1
 8007bd4:	7e09      	ldrb	r1, [r1, #24]
 8007bd6:	4690      	mov	r8, r2
 8007bd8:	0007      	movs	r7, r0
 8007bda:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007bdc:	2900      	cmp	r1, #0
 8007bde:	d014      	beq.n	8007c0a <_printf_i+0x52>
 8007be0:	000b      	movs	r3, r1
 8007be2:	3b58      	subs	r3, #88	; 0x58
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	2b20      	cmp	r3, #32
 8007be8:	d84b      	bhi.n	8007c82 <_printf_i+0xca>
 8007bea:	4892      	ldr	r0, [pc, #584]	; (8007e34 <_printf_i+0x27c>)
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	58c3      	ldr	r3, [r0, r3]
 8007bf0:	469f      	mov	pc, r3
 8007bf2:	6823      	ldr	r3, [r4, #0]
 8007bf4:	0619      	lsls	r1, r3, #24
 8007bf6:	d402      	bmi.n	8007bfe <_printf_i+0x46>
 8007bf8:	065b      	lsls	r3, r3, #25
 8007bfa:	d500      	bpl.n	8007bfe <_printf_i+0x46>
 8007bfc:	e101      	b.n	8007e02 <_printf_i+0x24a>
 8007bfe:	6813      	ldr	r3, [r2, #0]
 8007c00:	1d19      	adds	r1, r3, #4
 8007c02:	6011      	str	r1, [r2, #0]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	6962      	ldr	r2, [r4, #20]
 8007c08:	601a      	str	r2, [r3, #0]
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	9d03      	ldr	r5, [sp, #12]
 8007c0e:	6123      	str	r3, [r4, #16]
 8007c10:	464b      	mov	r3, r9
 8007c12:	0021      	movs	r1, r4
 8007c14:	9300      	str	r3, [sp, #0]
 8007c16:	0038      	movs	r0, r7
 8007c18:	4643      	mov	r3, r8
 8007c1a:	aa05      	add	r2, sp, #20
 8007c1c:	f7ff ff2e 	bl	8007a7c <_printf_common>
 8007c20:	1c43      	adds	r3, r0, #1
 8007c22:	d01f      	beq.n	8007c64 <_printf_i+0xac>
 8007c24:	6923      	ldr	r3, [r4, #16]
 8007c26:	002a      	movs	r2, r5
 8007c28:	4641      	mov	r1, r8
 8007c2a:	0038      	movs	r0, r7
 8007c2c:	47c8      	blx	r9
 8007c2e:	1c43      	adds	r3, r0, #1
 8007c30:	d018      	beq.n	8007c64 <_printf_i+0xac>
 8007c32:	6823      	ldr	r3, [r4, #0]
 8007c34:	079b      	lsls	r3, r3, #30
 8007c36:	d51e      	bpl.n	8007c76 <_printf_i+0xbe>
 8007c38:	68e3      	ldr	r3, [r4, #12]
 8007c3a:	9805      	ldr	r0, [sp, #20]
 8007c3c:	1a1a      	subs	r2, r3, r0
 8007c3e:	2a00      	cmp	r2, #0
 8007c40:	dd1b      	ble.n	8007c7a <_printf_i+0xc2>
 8007c42:	0026      	movs	r6, r4
 8007c44:	2500      	movs	r5, #0
 8007c46:	3619      	adds	r6, #25
 8007c48:	e005      	b.n	8007c56 <_printf_i+0x9e>
 8007c4a:	68e3      	ldr	r3, [r4, #12]
 8007c4c:	9805      	ldr	r0, [sp, #20]
 8007c4e:	3501      	adds	r5, #1
 8007c50:	1a1a      	subs	r2, r3, r0
 8007c52:	42aa      	cmp	r2, r5
 8007c54:	dd11      	ble.n	8007c7a <_printf_i+0xc2>
 8007c56:	2301      	movs	r3, #1
 8007c58:	0032      	movs	r2, r6
 8007c5a:	4641      	mov	r1, r8
 8007c5c:	0038      	movs	r0, r7
 8007c5e:	47c8      	blx	r9
 8007c60:	1c43      	adds	r3, r0, #1
 8007c62:	d1f2      	bne.n	8007c4a <_printf_i+0x92>
 8007c64:	2001      	movs	r0, #1
 8007c66:	4240      	negs	r0, r0
 8007c68:	b007      	add	sp, #28
 8007c6a:	bcf0      	pop	{r4, r5, r6, r7}
 8007c6c:	46bb      	mov	fp, r7
 8007c6e:	46b2      	mov	sl, r6
 8007c70:	46a9      	mov	r9, r5
 8007c72:	46a0      	mov	r8, r4
 8007c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c76:	68e3      	ldr	r3, [r4, #12]
 8007c78:	9805      	ldr	r0, [sp, #20]
 8007c7a:	4298      	cmp	r0, r3
 8007c7c:	daf4      	bge.n	8007c68 <_printf_i+0xb0>
 8007c7e:	0018      	movs	r0, r3
 8007c80:	e7f2      	b.n	8007c68 <_printf_i+0xb0>
 8007c82:	2342      	movs	r3, #66	; 0x42
 8007c84:	0025      	movs	r5, r4
 8007c86:	54e1      	strb	r1, [r4, r3]
 8007c88:	3b41      	subs	r3, #65	; 0x41
 8007c8a:	3542      	adds	r5, #66	; 0x42
 8007c8c:	6123      	str	r3, [r4, #16]
 8007c8e:	2343      	movs	r3, #67	; 0x43
 8007c90:	2200      	movs	r2, #0
 8007c92:	54e2      	strb	r2, [r4, r3]
 8007c94:	e7bc      	b.n	8007c10 <_printf_i+0x58>
 8007c96:	6823      	ldr	r3, [r4, #0]
 8007c98:	0619      	lsls	r1, r3, #24
 8007c9a:	d402      	bmi.n	8007ca2 <_printf_i+0xea>
 8007c9c:	0659      	lsls	r1, r3, #25
 8007c9e:	d500      	bpl.n	8007ca2 <_printf_i+0xea>
 8007ca0:	e0bb      	b.n	8007e1a <_printf_i+0x262>
 8007ca2:	6811      	ldr	r1, [r2, #0]
 8007ca4:	1d08      	adds	r0, r1, #4
 8007ca6:	6010      	str	r0, [r2, #0]
 8007ca8:	680a      	ldr	r2, [r1, #0]
 8007caa:	0016      	movs	r6, r2
 8007cac:	2a00      	cmp	r2, #0
 8007cae:	db75      	blt.n	8007d9c <_printf_i+0x1e4>
 8007cb0:	4b61      	ldr	r3, [pc, #388]	; (8007e38 <_printf_i+0x280>)
 8007cb2:	469b      	mov	fp, r3
 8007cb4:	230a      	movs	r3, #10
 8007cb6:	469a      	mov	sl, r3
 8007cb8:	e04d      	b.n	8007d56 <_printf_i+0x19e>
 8007cba:	6823      	ldr	r3, [r4, #0]
 8007cbc:	0618      	lsls	r0, r3, #24
 8007cbe:	d402      	bmi.n	8007cc6 <_printf_i+0x10e>
 8007cc0:	065b      	lsls	r3, r3, #25
 8007cc2:	d500      	bpl.n	8007cc6 <_printf_i+0x10e>
 8007cc4:	e0a4      	b.n	8007e10 <_printf_i+0x258>
 8007cc6:	6813      	ldr	r3, [r2, #0]
 8007cc8:	1d18      	adds	r0, r3, #4
 8007cca:	6010      	str	r0, [r2, #0]
 8007ccc:	681e      	ldr	r6, [r3, #0]
 8007cce:	4b5a      	ldr	r3, [pc, #360]	; (8007e38 <_printf_i+0x280>)
 8007cd0:	469b      	mov	fp, r3
 8007cd2:	296f      	cmp	r1, #111	; 0x6f
 8007cd4:	d100      	bne.n	8007cd8 <_printf_i+0x120>
 8007cd6:	e0a7      	b.n	8007e28 <_printf_i+0x270>
 8007cd8:	230a      	movs	r3, #10
 8007cda:	469a      	mov	sl, r3
 8007cdc:	e038      	b.n	8007d50 <_printf_i+0x198>
 8007cde:	6813      	ldr	r3, [r2, #0]
 8007ce0:	0025      	movs	r5, r4
 8007ce2:	1d19      	adds	r1, r3, #4
 8007ce4:	6011      	str	r1, [r2, #0]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	2342      	movs	r3, #66	; 0x42
 8007cea:	54e2      	strb	r2, [r4, r3]
 8007cec:	3b41      	subs	r3, #65	; 0x41
 8007cee:	3542      	adds	r5, #66	; 0x42
 8007cf0:	6123      	str	r3, [r4, #16]
 8007cf2:	e7cc      	b.n	8007c8e <_printf_i+0xd6>
 8007cf4:	6813      	ldr	r3, [r2, #0]
 8007cf6:	1d19      	adds	r1, r3, #4
 8007cf8:	6011      	str	r1, [r2, #0]
 8007cfa:	681d      	ldr	r5, [r3, #0]
 8007cfc:	2100      	movs	r1, #0
 8007cfe:	0028      	movs	r0, r5
 8007d00:	6862      	ldr	r2, [r4, #4]
 8007d02:	f003 fe4f 	bl	800b9a4 <memchr>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d100      	bne.n	8007d0c <_printf_i+0x154>
 8007d0a:	e090      	b.n	8007e2e <_printf_i+0x276>
 8007d0c:	1b40      	subs	r0, r0, r5
 8007d0e:	6060      	str	r0, [r4, #4]
 8007d10:	6120      	str	r0, [r4, #16]
 8007d12:	e7bc      	b.n	8007c8e <_printf_i+0xd6>
 8007d14:	2320      	movs	r3, #32
 8007d16:	6821      	ldr	r1, [r4, #0]
 8007d18:	430b      	orrs	r3, r1
 8007d1a:	6023      	str	r3, [r4, #0]
 8007d1c:	2145      	movs	r1, #69	; 0x45
 8007d1e:	2078      	movs	r0, #120	; 0x78
 8007d20:	5460      	strb	r0, [r4, r1]
 8007d22:	4946      	ldr	r1, [pc, #280]	; (8007e3c <_printf_i+0x284>)
 8007d24:	468b      	mov	fp, r1
 8007d26:	0619      	lsls	r1, r3, #24
 8007d28:	d431      	bmi.n	8007d8e <_printf_i+0x1d6>
 8007d2a:	0659      	lsls	r1, r3, #25
 8007d2c:	d52f      	bpl.n	8007d8e <_printf_i+0x1d6>
 8007d2e:	6811      	ldr	r1, [r2, #0]
 8007d30:	1d08      	adds	r0, r1, #4
 8007d32:	880e      	ldrh	r6, [r1, #0]
 8007d34:	6010      	str	r0, [r2, #0]
 8007d36:	07da      	lsls	r2, r3, #31
 8007d38:	d502      	bpl.n	8007d40 <_printf_i+0x188>
 8007d3a:	2220      	movs	r2, #32
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	6023      	str	r3, [r4, #0]
 8007d40:	2310      	movs	r3, #16
 8007d42:	469a      	mov	sl, r3
 8007d44:	2e00      	cmp	r6, #0
 8007d46:	d103      	bne.n	8007d50 <_printf_i+0x198>
 8007d48:	6822      	ldr	r2, [r4, #0]
 8007d4a:	3310      	adds	r3, #16
 8007d4c:	439a      	bics	r2, r3
 8007d4e:	6022      	str	r2, [r4, #0]
 8007d50:	2343      	movs	r3, #67	; 0x43
 8007d52:	2200      	movs	r2, #0
 8007d54:	54e2      	strb	r2, [r4, r3]
 8007d56:	6863      	ldr	r3, [r4, #4]
 8007d58:	60a3      	str	r3, [r4, #8]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	db48      	blt.n	8007df0 <_printf_i+0x238>
 8007d5e:	2204      	movs	r2, #4
 8007d60:	6821      	ldr	r1, [r4, #0]
 8007d62:	4391      	bics	r1, r2
 8007d64:	6021      	str	r1, [r4, #0]
 8007d66:	2e00      	cmp	r6, #0
 8007d68:	d127      	bne.n	8007dba <_printf_i+0x202>
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d142      	bne.n	8007df4 <_printf_i+0x23c>
 8007d6e:	9d03      	ldr	r5, [sp, #12]
 8007d70:	4653      	mov	r3, sl
 8007d72:	2b08      	cmp	r3, #8
 8007d74:	d031      	beq.n	8007dda <_printf_i+0x222>
 8007d76:	9b03      	ldr	r3, [sp, #12]
 8007d78:	1b5b      	subs	r3, r3, r5
 8007d7a:	6123      	str	r3, [r4, #16]
 8007d7c:	e748      	b.n	8007c10 <_printf_i+0x58>
 8007d7e:	2345      	movs	r3, #69	; 0x45
 8007d80:	2158      	movs	r1, #88	; 0x58
 8007d82:	54e1      	strb	r1, [r4, r3]
 8007d84:	6823      	ldr	r3, [r4, #0]
 8007d86:	492c      	ldr	r1, [pc, #176]	; (8007e38 <_printf_i+0x280>)
 8007d88:	468b      	mov	fp, r1
 8007d8a:	0619      	lsls	r1, r3, #24
 8007d8c:	d5cd      	bpl.n	8007d2a <_printf_i+0x172>
 8007d8e:	6811      	ldr	r1, [r2, #0]
 8007d90:	1d08      	adds	r0, r1, #4
 8007d92:	6010      	str	r0, [r2, #0]
 8007d94:	680e      	ldr	r6, [r1, #0]
 8007d96:	e7ce      	b.n	8007d36 <_printf_i+0x17e>
 8007d98:	6823      	ldr	r3, [r4, #0]
 8007d9a:	e7bf      	b.n	8007d1c <_printf_i+0x164>
 8007d9c:	2243      	movs	r2, #67	; 0x43
 8007d9e:	212d      	movs	r1, #45	; 0x2d
 8007da0:	54a1      	strb	r1, [r4, r2]
 8007da2:	6862      	ldr	r2, [r4, #4]
 8007da4:	4276      	negs	r6, r6
 8007da6:	60a2      	str	r2, [r4, #8]
 8007da8:	2a00      	cmp	r2, #0
 8007daa:	db02      	blt.n	8007db2 <_printf_i+0x1fa>
 8007dac:	2204      	movs	r2, #4
 8007dae:	4393      	bics	r3, r2
 8007db0:	6023      	str	r3, [r4, #0]
 8007db2:	4b21      	ldr	r3, [pc, #132]	; (8007e38 <_printf_i+0x280>)
 8007db4:	469b      	mov	fp, r3
 8007db6:	230a      	movs	r3, #10
 8007db8:	469a      	mov	sl, r3
 8007dba:	9d03      	ldr	r5, [sp, #12]
 8007dbc:	0030      	movs	r0, r6
 8007dbe:	4651      	mov	r1, sl
 8007dc0:	f7fc f898 	bl	8003ef4 <__aeabi_uidivmod>
 8007dc4:	465b      	mov	r3, fp
 8007dc6:	5c5b      	ldrb	r3, [r3, r1]
 8007dc8:	3d01      	subs	r5, #1
 8007dca:	702b      	strb	r3, [r5, #0]
 8007dcc:	0033      	movs	r3, r6
 8007dce:	0006      	movs	r6, r0
 8007dd0:	4553      	cmp	r3, sl
 8007dd2:	d2f3      	bcs.n	8007dbc <_printf_i+0x204>
 8007dd4:	4653      	mov	r3, sl
 8007dd6:	2b08      	cmp	r3, #8
 8007dd8:	d1cd      	bne.n	8007d76 <_printf_i+0x1be>
 8007dda:	6823      	ldr	r3, [r4, #0]
 8007ddc:	07db      	lsls	r3, r3, #31
 8007dde:	d5ca      	bpl.n	8007d76 <_printf_i+0x1be>
 8007de0:	6863      	ldr	r3, [r4, #4]
 8007de2:	6922      	ldr	r2, [r4, #16]
 8007de4:	4293      	cmp	r3, r2
 8007de6:	dcc6      	bgt.n	8007d76 <_printf_i+0x1be>
 8007de8:	2330      	movs	r3, #48	; 0x30
 8007dea:	3d01      	subs	r5, #1
 8007dec:	702b      	strb	r3, [r5, #0]
 8007dee:	e7c2      	b.n	8007d76 <_printf_i+0x1be>
 8007df0:	2e00      	cmp	r6, #0
 8007df2:	d1e2      	bne.n	8007dba <_printf_i+0x202>
 8007df4:	465b      	mov	r3, fp
 8007df6:	0025      	movs	r5, r4
 8007df8:	781a      	ldrb	r2, [r3, #0]
 8007dfa:	2342      	movs	r3, #66	; 0x42
 8007dfc:	3542      	adds	r5, #66	; 0x42
 8007dfe:	54e2      	strb	r2, [r4, r3]
 8007e00:	e7b6      	b.n	8007d70 <_printf_i+0x1b8>
 8007e02:	6813      	ldr	r3, [r2, #0]
 8007e04:	6961      	ldr	r1, [r4, #20]
 8007e06:	1d18      	adds	r0, r3, #4
 8007e08:	6010      	str	r0, [r2, #0]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	8019      	strh	r1, [r3, #0]
 8007e0e:	e6fc      	b.n	8007c0a <_printf_i+0x52>
 8007e10:	6813      	ldr	r3, [r2, #0]
 8007e12:	1d18      	adds	r0, r3, #4
 8007e14:	881e      	ldrh	r6, [r3, #0]
 8007e16:	6010      	str	r0, [r2, #0]
 8007e18:	e759      	b.n	8007cce <_printf_i+0x116>
 8007e1a:	6811      	ldr	r1, [r2, #0]
 8007e1c:	1d08      	adds	r0, r1, #4
 8007e1e:	6010      	str	r0, [r2, #0]
 8007e20:	2200      	movs	r2, #0
 8007e22:	5e8e      	ldrsh	r6, [r1, r2]
 8007e24:	0032      	movs	r2, r6
 8007e26:	e741      	b.n	8007cac <_printf_i+0xf4>
 8007e28:	2308      	movs	r3, #8
 8007e2a:	469a      	mov	sl, r3
 8007e2c:	e790      	b.n	8007d50 <_printf_i+0x198>
 8007e2e:	6860      	ldr	r0, [r4, #4]
 8007e30:	6120      	str	r0, [r4, #16]
 8007e32:	e72c      	b.n	8007c8e <_printf_i+0xd6>
 8007e34:	08012984 	.word	0x08012984
 8007e38:	080133dc 	.word	0x080133dc
 8007e3c:	080133f0 	.word	0x080133f0

08007e40 <_iprintf_r>:
 8007e40:	b40e      	push	{r1, r2, r3}
 8007e42:	b510      	push	{r4, lr}
 8007e44:	0004      	movs	r4, r0
 8007e46:	b083      	sub	sp, #12
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	d002      	beq.n	8007e52 <_iprintf_r+0x12>
 8007e4c:	6983      	ldr	r3, [r0, #24]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d00b      	beq.n	8007e6a <_iprintf_r+0x2a>
 8007e52:	ab06      	add	r3, sp, #24
 8007e54:	0020      	movs	r0, r4
 8007e56:	9a05      	ldr	r2, [sp, #20]
 8007e58:	68a1      	ldr	r1, [r4, #8]
 8007e5a:	9301      	str	r3, [sp, #4]
 8007e5c:	f004 fbc8 	bl	800c5f0 <_vfiprintf_r>
 8007e60:	b003      	add	sp, #12
 8007e62:	bc10      	pop	{r4}
 8007e64:	bc08      	pop	{r3}
 8007e66:	b003      	add	sp, #12
 8007e68:	4718      	bx	r3
 8007e6a:	f003 f847 	bl	800aefc <__sinit>
 8007e6e:	e7f0      	b.n	8007e52 <_iprintf_r+0x12>

08007e70 <iprintf>:
 8007e70:	b40f      	push	{r0, r1, r2, r3}
 8007e72:	b510      	push	{r4, lr}
 8007e74:	4b0b      	ldr	r3, [pc, #44]	; (8007ea4 <iprintf+0x34>)
 8007e76:	b082      	sub	sp, #8
 8007e78:	681c      	ldr	r4, [r3, #0]
 8007e7a:	2c00      	cmp	r4, #0
 8007e7c:	d002      	beq.n	8007e84 <iprintf+0x14>
 8007e7e:	69a3      	ldr	r3, [r4, #24]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00b      	beq.n	8007e9c <iprintf+0x2c>
 8007e84:	ab05      	add	r3, sp, #20
 8007e86:	0020      	movs	r0, r4
 8007e88:	9a04      	ldr	r2, [sp, #16]
 8007e8a:	68a1      	ldr	r1, [r4, #8]
 8007e8c:	9301      	str	r3, [sp, #4]
 8007e8e:	f004 fbaf 	bl	800c5f0 <_vfiprintf_r>
 8007e92:	b002      	add	sp, #8
 8007e94:	bc10      	pop	{r4}
 8007e96:	bc08      	pop	{r3}
 8007e98:	b004      	add	sp, #16
 8007e9a:	4718      	bx	r3
 8007e9c:	0020      	movs	r0, r4
 8007e9e:	f003 f82d 	bl	800aefc <__sinit>
 8007ea2:	e7ef      	b.n	8007e84 <iprintf+0x14>
 8007ea4:	20000004 	.word	0x20000004

08007ea8 <_puts_r>:
 8007ea8:	b570      	push	{r4, r5, r6, lr}
 8007eaa:	0006      	movs	r6, r0
 8007eac:	000d      	movs	r5, r1
 8007eae:	2800      	cmp	r0, #0
 8007eb0:	d037      	beq.n	8007f22 <_puts_r+0x7a>
 8007eb2:	6983      	ldr	r3, [r0, #24]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d032      	beq.n	8007f1e <_puts_r+0x76>
 8007eb8:	6884      	ldr	r4, [r0, #8]
 8007eba:	4b2f      	ldr	r3, [pc, #188]	; (8007f78 <_puts_r+0xd0>)
 8007ebc:	429c      	cmp	r4, r3
 8007ebe:	d03a      	beq.n	8007f36 <_puts_r+0x8e>
 8007ec0:	4b2e      	ldr	r3, [pc, #184]	; (8007f7c <_puts_r+0xd4>)
 8007ec2:	429c      	cmp	r4, r3
 8007ec4:	d044      	beq.n	8007f50 <_puts_r+0xa8>
 8007ec6:	4b2e      	ldr	r3, [pc, #184]	; (8007f80 <_puts_r+0xd8>)
 8007ec8:	429c      	cmp	r4, r3
 8007eca:	d052      	beq.n	8007f72 <_puts_r+0xca>
 8007ecc:	89a3      	ldrh	r3, [r4, #12]
 8007ece:	071b      	lsls	r3, r3, #28
 8007ed0:	d535      	bpl.n	8007f3e <_puts_r+0x96>
 8007ed2:	6923      	ldr	r3, [r4, #16]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d032      	beq.n	8007f3e <_puts_r+0x96>
 8007ed8:	7829      	ldrb	r1, [r5, #0]
 8007eda:	2900      	cmp	r1, #0
 8007edc:	d011      	beq.n	8007f02 <_puts_r+0x5a>
 8007ede:	68a3      	ldr	r3, [r4, #8]
 8007ee0:	3501      	adds	r5, #1
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	60a3      	str	r3, [r4, #8]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	da04      	bge.n	8007ef4 <_puts_r+0x4c>
 8007eea:	69a2      	ldr	r2, [r4, #24]
 8007eec:	4293      	cmp	r3, r2
 8007eee:	db31      	blt.n	8007f54 <_puts_r+0xac>
 8007ef0:	290a      	cmp	r1, #10
 8007ef2:	d02f      	beq.n	8007f54 <_puts_r+0xac>
 8007ef4:	6823      	ldr	r3, [r4, #0]
 8007ef6:	1c5a      	adds	r2, r3, #1
 8007ef8:	6022      	str	r2, [r4, #0]
 8007efa:	7019      	strb	r1, [r3, #0]
 8007efc:	7829      	ldrb	r1, [r5, #0]
 8007efe:	2900      	cmp	r1, #0
 8007f00:	d1ed      	bne.n	8007ede <_puts_r+0x36>
 8007f02:	68a3      	ldr	r3, [r4, #8]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	60a3      	str	r3, [r4, #8]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	da2c      	bge.n	8007f66 <_puts_r+0xbe>
 8007f0c:	0022      	movs	r2, r4
 8007f0e:	210a      	movs	r1, #10
 8007f10:	0030      	movs	r0, r6
 8007f12:	f001 fc53 	bl	80097bc <__swbuf_r>
 8007f16:	1c43      	adds	r3, r0, #1
 8007f18:	d017      	beq.n	8007f4a <_puts_r+0xa2>
 8007f1a:	200a      	movs	r0, #10
 8007f1c:	bd70      	pop	{r4, r5, r6, pc}
 8007f1e:	f002 ffed 	bl	800aefc <__sinit>
 8007f22:	69b3      	ldr	r3, [r6, #24]
 8007f24:	68b4      	ldr	r4, [r6, #8]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d1c7      	bne.n	8007eba <_puts_r+0x12>
 8007f2a:	0030      	movs	r0, r6
 8007f2c:	f002 ffe6 	bl	800aefc <__sinit>
 8007f30:	4b11      	ldr	r3, [pc, #68]	; (8007f78 <_puts_r+0xd0>)
 8007f32:	429c      	cmp	r4, r3
 8007f34:	d1c4      	bne.n	8007ec0 <_puts_r+0x18>
 8007f36:	6874      	ldr	r4, [r6, #4]
 8007f38:	89a3      	ldrh	r3, [r4, #12]
 8007f3a:	071b      	lsls	r3, r3, #28
 8007f3c:	d4c9      	bmi.n	8007ed2 <_puts_r+0x2a>
 8007f3e:	0021      	movs	r1, r4
 8007f40:	0030      	movs	r0, r6
 8007f42:	f001 fcb1 	bl	80098a8 <__swsetup_r>
 8007f46:	2800      	cmp	r0, #0
 8007f48:	d0c6      	beq.n	8007ed8 <_puts_r+0x30>
 8007f4a:	2001      	movs	r0, #1
 8007f4c:	4240      	negs	r0, r0
 8007f4e:	e7e5      	b.n	8007f1c <_puts_r+0x74>
 8007f50:	68b4      	ldr	r4, [r6, #8]
 8007f52:	e7bb      	b.n	8007ecc <_puts_r+0x24>
 8007f54:	0022      	movs	r2, r4
 8007f56:	0030      	movs	r0, r6
 8007f58:	f001 fc30 	bl	80097bc <__swbuf_r>
 8007f5c:	1c43      	adds	r3, r0, #1
 8007f5e:	d1bb      	bne.n	8007ed8 <_puts_r+0x30>
 8007f60:	2001      	movs	r0, #1
 8007f62:	4240      	negs	r0, r0
 8007f64:	e7da      	b.n	8007f1c <_puts_r+0x74>
 8007f66:	6823      	ldr	r3, [r4, #0]
 8007f68:	1c5a      	adds	r2, r3, #1
 8007f6a:	6022      	str	r2, [r4, #0]
 8007f6c:	220a      	movs	r2, #10
 8007f6e:	701a      	strb	r2, [r3, #0]
 8007f70:	e7d3      	b.n	8007f1a <_puts_r+0x72>
 8007f72:	68f4      	ldr	r4, [r6, #12]
 8007f74:	e7aa      	b.n	8007ecc <_puts_r+0x24>
 8007f76:	46c0      	nop			; (mov r8, r8)
 8007f78:	08012c6c 	.word	0x08012c6c
 8007f7c:	08012c4c 	.word	0x08012c4c
 8007f80:	08012c2c 	.word	0x08012c2c

08007f84 <puts>:
 8007f84:	b510      	push	{r4, lr}
 8007f86:	4b03      	ldr	r3, [pc, #12]	; (8007f94 <puts+0x10>)
 8007f88:	0001      	movs	r1, r0
 8007f8a:	6818      	ldr	r0, [r3, #0]
 8007f8c:	f7ff ff8c 	bl	8007ea8 <_puts_r>
 8007f90:	bd10      	pop	{r4, pc}
 8007f92:	46c0      	nop			; (mov r8, r8)
 8007f94:	20000004 	.word	0x20000004

08007f98 <_sbrk_r>:
 8007f98:	2300      	movs	r3, #0
 8007f9a:	b570      	push	{r4, r5, r6, lr}
 8007f9c:	4d06      	ldr	r5, [pc, #24]	; (8007fb8 <_sbrk_r+0x20>)
 8007f9e:	0004      	movs	r4, r0
 8007fa0:	0008      	movs	r0, r1
 8007fa2:	602b      	str	r3, [r5, #0]
 8007fa4:	f007 fca4 	bl	800f8f0 <_sbrk>
 8007fa8:	1c43      	adds	r3, r0, #1
 8007faa:	d000      	beq.n	8007fae <_sbrk_r+0x16>
 8007fac:	bd70      	pop	{r4, r5, r6, pc}
 8007fae:	682b      	ldr	r3, [r5, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d0fb      	beq.n	8007fac <_sbrk_r+0x14>
 8007fb4:	6023      	str	r3, [r4, #0]
 8007fb6:	e7f9      	b.n	8007fac <_sbrk_r+0x14>
 8007fb8:	200007e4 	.word	0x200007e4

08007fbc <setbuf>:
 8007fbc:	424a      	negs	r2, r1
 8007fbe:	414a      	adcs	r2, r1
 8007fc0:	2380      	movs	r3, #128	; 0x80
 8007fc2:	b510      	push	{r4, lr}
 8007fc4:	0052      	lsls	r2, r2, #1
 8007fc6:	00db      	lsls	r3, r3, #3
 8007fc8:	f000 f802 	bl	8007fd0 <setvbuf>
 8007fcc:	bd10      	pop	{r4, pc}
 8007fce:	46c0      	nop			; (mov r8, r8)

08007fd0 <setvbuf>:
 8007fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fd2:	4647      	mov	r7, r8
 8007fd4:	46ce      	mov	lr, r9
 8007fd6:	b580      	push	{r7, lr}
 8007fd8:	001f      	movs	r7, r3
 8007fda:	4b5e      	ldr	r3, [pc, #376]	; (8008154 <setvbuf+0x184>)
 8007fdc:	0004      	movs	r4, r0
 8007fde:	681e      	ldr	r6, [r3, #0]
 8007fe0:	000d      	movs	r5, r1
 8007fe2:	4690      	mov	r8, r2
 8007fe4:	b083      	sub	sp, #12
 8007fe6:	2e00      	cmp	r6, #0
 8007fe8:	d002      	beq.n	8007ff0 <setvbuf+0x20>
 8007fea:	69b3      	ldr	r3, [r6, #24]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d05d      	beq.n	80080ac <setvbuf+0xdc>
 8007ff0:	4b59      	ldr	r3, [pc, #356]	; (8008158 <setvbuf+0x188>)
 8007ff2:	429c      	cmp	r4, r3
 8007ff4:	d060      	beq.n	80080b8 <setvbuf+0xe8>
 8007ff6:	4b59      	ldr	r3, [pc, #356]	; (800815c <setvbuf+0x18c>)
 8007ff8:	429c      	cmp	r4, r3
 8007ffa:	d05f      	beq.n	80080bc <setvbuf+0xec>
 8007ffc:	4b58      	ldr	r3, [pc, #352]	; (8008160 <setvbuf+0x190>)
 8007ffe:	429c      	cmp	r4, r3
 8008000:	d100      	bne.n	8008004 <setvbuf+0x34>
 8008002:	e091      	b.n	8008128 <setvbuf+0x158>
 8008004:	4643      	mov	r3, r8
 8008006:	2b02      	cmp	r3, #2
 8008008:	d005      	beq.n	8008016 <setvbuf+0x46>
 800800a:	2b01      	cmp	r3, #1
 800800c:	d900      	bls.n	8008010 <setvbuf+0x40>
 800800e:	e08d      	b.n	800812c <setvbuf+0x15c>
 8008010:	2f00      	cmp	r7, #0
 8008012:	da00      	bge.n	8008016 <setvbuf+0x46>
 8008014:	e08a      	b.n	800812c <setvbuf+0x15c>
 8008016:	0021      	movs	r1, r4
 8008018:	0030      	movs	r0, r6
 800801a:	f002 fdf1 	bl	800ac00 <_fflush_r>
 800801e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008020:	2900      	cmp	r1, #0
 8008022:	d008      	beq.n	8008036 <setvbuf+0x66>
 8008024:	0023      	movs	r3, r4
 8008026:	3344      	adds	r3, #68	; 0x44
 8008028:	4299      	cmp	r1, r3
 800802a:	d002      	beq.n	8008032 <setvbuf+0x62>
 800802c:	0030      	movs	r0, r6
 800802e:	f7ff f877 	bl	8007120 <_free_r>
 8008032:	2300      	movs	r3, #0
 8008034:	6363      	str	r3, [r4, #52]	; 0x34
 8008036:	2300      	movs	r3, #0
 8008038:	61a3      	str	r3, [r4, #24]
 800803a:	6063      	str	r3, [r4, #4]
 800803c:	220c      	movs	r2, #12
 800803e:	5ea3      	ldrsh	r3, [r4, r2]
 8008040:	061a      	lsls	r2, r3, #24
 8008042:	d455      	bmi.n	80080f0 <setvbuf+0x120>
 8008044:	4a47      	ldr	r2, [pc, #284]	; (8008164 <setvbuf+0x194>)
 8008046:	4013      	ands	r3, r2
 8008048:	4642      	mov	r2, r8
 800804a:	81a3      	strh	r3, [r4, #12]
 800804c:	2a02      	cmp	r2, #2
 800804e:	d05b      	beq.n	8008108 <setvbuf+0x138>
 8008050:	ab01      	add	r3, sp, #4
 8008052:	466a      	mov	r2, sp
 8008054:	0021      	movs	r1, r4
 8008056:	0030      	movs	r0, r6
 8008058:	f003 fc58 	bl	800b90c <__swhatbuf_r>
 800805c:	89a3      	ldrh	r3, [r4, #12]
 800805e:	4303      	orrs	r3, r0
 8008060:	81a3      	strh	r3, [r4, #12]
 8008062:	2f00      	cmp	r7, #0
 8008064:	d12c      	bne.n	80080c0 <setvbuf+0xf0>
 8008066:	9f00      	ldr	r7, [sp, #0]
 8008068:	0038      	movs	r0, r7
 800806a:	f7fe ff9f 	bl	8006fac <malloc>
 800806e:	1e05      	subs	r5, r0, #0
 8008070:	d05f      	beq.n	8008132 <setvbuf+0x162>
 8008072:	2280      	movs	r2, #128	; 0x80
 8008074:	89a3      	ldrh	r3, [r4, #12]
 8008076:	4313      	orrs	r3, r2
 8008078:	81a3      	strh	r3, [r4, #12]
 800807a:	69b3      	ldr	r3, [r6, #24]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d024      	beq.n	80080ca <setvbuf+0xfa>
 8008080:	4643      	mov	r3, r8
 8008082:	2b01      	cmp	r3, #1
 8008084:	d027      	beq.n	80080d6 <setvbuf+0x106>
 8008086:	220c      	movs	r2, #12
 8008088:	5ea3      	ldrsh	r3, [r4, r2]
 800808a:	2208      	movs	r2, #8
 800808c:	0019      	movs	r1, r3
 800808e:	6025      	str	r5, [r4, #0]
 8008090:	6125      	str	r5, [r4, #16]
 8008092:	6167      	str	r7, [r4, #20]
 8008094:	b298      	uxth	r0, r3
 8008096:	4011      	ands	r1, r2
 8008098:	4213      	tst	r3, r2
 800809a:	d022      	beq.n	80080e2 <setvbuf+0x112>
 800809c:	07c3      	lsls	r3, r0, #31
 800809e:	d540      	bpl.n	8008122 <setvbuf+0x152>
 80080a0:	2300      	movs	r3, #0
 80080a2:	427f      	negs	r7, r7
 80080a4:	2000      	movs	r0, #0
 80080a6:	60a3      	str	r3, [r4, #8]
 80080a8:	61a7      	str	r7, [r4, #24]
 80080aa:	e01c      	b.n	80080e6 <setvbuf+0x116>
 80080ac:	0030      	movs	r0, r6
 80080ae:	f002 ff25 	bl	800aefc <__sinit>
 80080b2:	4b29      	ldr	r3, [pc, #164]	; (8008158 <setvbuf+0x188>)
 80080b4:	429c      	cmp	r4, r3
 80080b6:	d19e      	bne.n	8007ff6 <setvbuf+0x26>
 80080b8:	6874      	ldr	r4, [r6, #4]
 80080ba:	e7a3      	b.n	8008004 <setvbuf+0x34>
 80080bc:	68b4      	ldr	r4, [r6, #8]
 80080be:	e7a1      	b.n	8008004 <setvbuf+0x34>
 80080c0:	2d00      	cmp	r5, #0
 80080c2:	d0d1      	beq.n	8008068 <setvbuf+0x98>
 80080c4:	69b3      	ldr	r3, [r6, #24]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d1da      	bne.n	8008080 <setvbuf+0xb0>
 80080ca:	0030      	movs	r0, r6
 80080cc:	f002 ff16 	bl	800aefc <__sinit>
 80080d0:	4643      	mov	r3, r8
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d1d7      	bne.n	8008086 <setvbuf+0xb6>
 80080d6:	2201      	movs	r2, #1
 80080d8:	89a3      	ldrh	r3, [r4, #12]
 80080da:	4313      	orrs	r3, r2
 80080dc:	b21b      	sxth	r3, r3
 80080de:	81a3      	strh	r3, [r4, #12]
 80080e0:	e7d3      	b.n	800808a <setvbuf+0xba>
 80080e2:	2000      	movs	r0, #0
 80080e4:	60a1      	str	r1, [r4, #8]
 80080e6:	b003      	add	sp, #12
 80080e8:	bcc0      	pop	{r6, r7}
 80080ea:	46b9      	mov	r9, r7
 80080ec:	46b0      	mov	r8, r6
 80080ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080f0:	0030      	movs	r0, r6
 80080f2:	6921      	ldr	r1, [r4, #16]
 80080f4:	f7ff f814 	bl	8007120 <_free_r>
 80080f8:	220c      	movs	r2, #12
 80080fa:	5ea3      	ldrsh	r3, [r4, r2]
 80080fc:	4a19      	ldr	r2, [pc, #100]	; (8008164 <setvbuf+0x194>)
 80080fe:	4013      	ands	r3, r2
 8008100:	4642      	mov	r2, r8
 8008102:	81a3      	strh	r3, [r4, #12]
 8008104:	2a02      	cmp	r2, #2
 8008106:	d1a3      	bne.n	8008050 <setvbuf+0x80>
 8008108:	2000      	movs	r0, #0
 800810a:	2202      	movs	r2, #2
 800810c:	4313      	orrs	r3, r2
 800810e:	81a3      	strh	r3, [r4, #12]
 8008110:	2300      	movs	r3, #0
 8008112:	60a3      	str	r3, [r4, #8]
 8008114:	0023      	movs	r3, r4
 8008116:	3347      	adds	r3, #71	; 0x47
 8008118:	6023      	str	r3, [r4, #0]
 800811a:	6123      	str	r3, [r4, #16]
 800811c:	2301      	movs	r3, #1
 800811e:	6163      	str	r3, [r4, #20]
 8008120:	e7e1      	b.n	80080e6 <setvbuf+0x116>
 8008122:	2000      	movs	r0, #0
 8008124:	60a7      	str	r7, [r4, #8]
 8008126:	e7de      	b.n	80080e6 <setvbuf+0x116>
 8008128:	68f4      	ldr	r4, [r6, #12]
 800812a:	e76b      	b.n	8008004 <setvbuf+0x34>
 800812c:	2001      	movs	r0, #1
 800812e:	4240      	negs	r0, r0
 8008130:	e7d9      	b.n	80080e6 <setvbuf+0x116>
 8008132:	9b00      	ldr	r3, [sp, #0]
 8008134:	4699      	mov	r9, r3
 8008136:	42bb      	cmp	r3, r7
 8008138:	d004      	beq.n	8008144 <setvbuf+0x174>
 800813a:	0018      	movs	r0, r3
 800813c:	f7fe ff36 	bl	8006fac <malloc>
 8008140:	1e05      	subs	r5, r0, #0
 8008142:	d104      	bne.n	800814e <setvbuf+0x17e>
 8008144:	2001      	movs	r0, #1
 8008146:	220c      	movs	r2, #12
 8008148:	5ea3      	ldrsh	r3, [r4, r2]
 800814a:	4240      	negs	r0, r0
 800814c:	e7dd      	b.n	800810a <setvbuf+0x13a>
 800814e:	464f      	mov	r7, r9
 8008150:	e78f      	b.n	8008072 <setvbuf+0xa2>
 8008152:	46c0      	nop			; (mov r8, r8)
 8008154:	20000004 	.word	0x20000004
 8008158:	08012c6c 	.word	0x08012c6c
 800815c:	08012c4c 	.word	0x08012c4c
 8008160:	08012c2c 	.word	0x08012c2c
 8008164:	fffff35c 	.word	0xfffff35c

08008168 <_init_signal_r>:
 8008168:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800816a:	b510      	push	{r4, lr}
 800816c:	0004      	movs	r4, r0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d001      	beq.n	8008176 <_init_signal_r+0xe>
 8008172:	2000      	movs	r0, #0
 8008174:	bd10      	pop	{r4, pc}
 8008176:	2180      	movs	r1, #128	; 0x80
 8008178:	f7ff f832 	bl	80071e0 <_malloc_r>
 800817c:	6460      	str	r0, [r4, #68]	; 0x44
 800817e:	2800      	cmp	r0, #0
 8008180:	d006      	beq.n	8008190 <_init_signal_r+0x28>
 8008182:	0002      	movs	r2, r0
 8008184:	2300      	movs	r3, #0
 8008186:	3280      	adds	r2, #128	; 0x80
 8008188:	c008      	stmia	r0!, {r3}
 800818a:	4290      	cmp	r0, r2
 800818c:	d1fc      	bne.n	8008188 <_init_signal_r+0x20>
 800818e:	e7f0      	b.n	8008172 <_init_signal_r+0xa>
 8008190:	2001      	movs	r0, #1
 8008192:	4240      	negs	r0, r0
 8008194:	e7ee      	b.n	8008174 <_init_signal_r+0xc>
 8008196:	46c0      	nop			; (mov r8, r8)

08008198 <_signal_r>:
 8008198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800819a:	0006      	movs	r6, r0
 800819c:	000c      	movs	r4, r1
 800819e:	0017      	movs	r7, r2
 80081a0:	291f      	cmp	r1, #31
 80081a2:	d807      	bhi.n	80081b4 <_signal_r+0x1c>
 80081a4:	6c45      	ldr	r5, [r0, #68]	; 0x44
 80081a6:	2d00      	cmp	r5, #0
 80081a8:	d009      	beq.n	80081be <_signal_r+0x26>
 80081aa:	00a4      	lsls	r4, r4, #2
 80081ac:	192d      	adds	r5, r5, r4
 80081ae:	6828      	ldr	r0, [r5, #0]
 80081b0:	602f      	str	r7, [r5, #0]
 80081b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081b4:	2316      	movs	r3, #22
 80081b6:	6003      	str	r3, [r0, #0]
 80081b8:	2001      	movs	r0, #1
 80081ba:	4240      	negs	r0, r0
 80081bc:	e7f9      	b.n	80081b2 <_signal_r+0x1a>
 80081be:	2180      	movs	r1, #128	; 0x80
 80081c0:	f7ff f80e 	bl	80071e0 <_malloc_r>
 80081c4:	1e05      	subs	r5, r0, #0
 80081c6:	6470      	str	r0, [r6, #68]	; 0x44
 80081c8:	d007      	beq.n	80081da <_signal_r+0x42>
 80081ca:	0001      	movs	r1, r0
 80081cc:	0003      	movs	r3, r0
 80081ce:	2200      	movs	r2, #0
 80081d0:	3180      	adds	r1, #128	; 0x80
 80081d2:	c304      	stmia	r3!, {r2}
 80081d4:	428b      	cmp	r3, r1
 80081d6:	d1fc      	bne.n	80081d2 <_signal_r+0x3a>
 80081d8:	e7e7      	b.n	80081aa <_signal_r+0x12>
 80081da:	2001      	movs	r0, #1
 80081dc:	4240      	negs	r0, r0
 80081de:	e7e8      	b.n	80081b2 <_signal_r+0x1a>

080081e0 <_raise_r>:
 80081e0:	b570      	push	{r4, r5, r6, lr}
 80081e2:	0005      	movs	r5, r0
 80081e4:	000c      	movs	r4, r1
 80081e6:	291f      	cmp	r1, #31
 80081e8:	d820      	bhi.n	800822c <_raise_r+0x4c>
 80081ea:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d00e      	beq.n	800820e <_raise_r+0x2e>
 80081f0:	008a      	lsls	r2, r1, #2
 80081f2:	189b      	adds	r3, r3, r2
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	2a00      	cmp	r2, #0
 80081f8:	d009      	beq.n	800820e <_raise_r+0x2e>
 80081fa:	2a01      	cmp	r2, #1
 80081fc:	d014      	beq.n	8008228 <_raise_r+0x48>
 80081fe:	1c51      	adds	r1, r2, #1
 8008200:	d00e      	beq.n	8008220 <_raise_r+0x40>
 8008202:	2100      	movs	r1, #0
 8008204:	0020      	movs	r0, r4
 8008206:	6019      	str	r1, [r3, #0]
 8008208:	4790      	blx	r2
 800820a:	2000      	movs	r0, #0
 800820c:	bd70      	pop	{r4, r5, r6, pc}
 800820e:	0028      	movs	r0, r5
 8008210:	f000 f8f8 	bl	8008404 <_getpid_r>
 8008214:	0022      	movs	r2, r4
 8008216:	0001      	movs	r1, r0
 8008218:	0028      	movs	r0, r5
 800821a:	f000 f8df 	bl	80083dc <_kill_r>
 800821e:	e7f5      	b.n	800820c <_raise_r+0x2c>
 8008220:	2316      	movs	r3, #22
 8008222:	6003      	str	r3, [r0, #0]
 8008224:	2001      	movs	r0, #1
 8008226:	e7f1      	b.n	800820c <_raise_r+0x2c>
 8008228:	2000      	movs	r0, #0
 800822a:	e7ef      	b.n	800820c <_raise_r+0x2c>
 800822c:	2316      	movs	r3, #22
 800822e:	6003      	str	r3, [r0, #0]
 8008230:	2001      	movs	r0, #1
 8008232:	4240      	negs	r0, r0
 8008234:	e7ea      	b.n	800820c <_raise_r+0x2c>
 8008236:	46c0      	nop			; (mov r8, r8)

08008238 <__sigtramp_r>:
 8008238:	b570      	push	{r4, r5, r6, lr}
 800823a:	0004      	movs	r4, r0
 800823c:	000d      	movs	r5, r1
 800823e:	291f      	cmp	r1, #31
 8008240:	d825      	bhi.n	800828e <__sigtramp_r+0x56>
 8008242:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008244:	2a00      	cmp	r2, #0
 8008246:	d010      	beq.n	800826a <__sigtramp_r+0x32>
 8008248:	00a8      	lsls	r0, r5, #2
 800824a:	1812      	adds	r2, r2, r0
 800824c:	6813      	ldr	r3, [r2, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d009      	beq.n	8008266 <__sigtramp_r+0x2e>
 8008252:	1c59      	adds	r1, r3, #1
 8008254:	d019      	beq.n	800828a <__sigtramp_r+0x52>
 8008256:	2b01      	cmp	r3, #1
 8008258:	d015      	beq.n	8008286 <__sigtramp_r+0x4e>
 800825a:	2100      	movs	r1, #0
 800825c:	0028      	movs	r0, r5
 800825e:	6011      	str	r1, [r2, #0]
 8008260:	4798      	blx	r3
 8008262:	2000      	movs	r0, #0
 8008264:	bd70      	pop	{r4, r5, r6, pc}
 8008266:	2001      	movs	r0, #1
 8008268:	e7fc      	b.n	8008264 <__sigtramp_r+0x2c>
 800826a:	2180      	movs	r1, #128	; 0x80
 800826c:	f7fe ffb8 	bl	80071e0 <_malloc_r>
 8008270:	1e02      	subs	r2, r0, #0
 8008272:	6460      	str	r0, [r4, #68]	; 0x44
 8008274:	d00b      	beq.n	800828e <__sigtramp_r+0x56>
 8008276:	0004      	movs	r4, r0
 8008278:	0003      	movs	r3, r0
 800827a:	2000      	movs	r0, #0
 800827c:	3480      	adds	r4, #128	; 0x80
 800827e:	c301      	stmia	r3!, {r0}
 8008280:	42a3      	cmp	r3, r4
 8008282:	d1fc      	bne.n	800827e <__sigtramp_r+0x46>
 8008284:	e7e0      	b.n	8008248 <__sigtramp_r+0x10>
 8008286:	2003      	movs	r0, #3
 8008288:	e7ec      	b.n	8008264 <__sigtramp_r+0x2c>
 800828a:	2002      	movs	r0, #2
 800828c:	e7ea      	b.n	8008264 <__sigtramp_r+0x2c>
 800828e:	2001      	movs	r0, #1
 8008290:	4240      	negs	r0, r0
 8008292:	e7e7      	b.n	8008264 <__sigtramp_r+0x2c>

08008294 <raise>:
 8008294:	4b15      	ldr	r3, [pc, #84]	; (80082ec <raise+0x58>)
 8008296:	b570      	push	{r4, r5, r6, lr}
 8008298:	0004      	movs	r4, r0
 800829a:	681d      	ldr	r5, [r3, #0]
 800829c:	281f      	cmp	r0, #31
 800829e:	d81f      	bhi.n	80082e0 <raise+0x4c>
 80082a0:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d00d      	beq.n	80082c2 <raise+0x2e>
 80082a6:	0082      	lsls	r2, r0, #2
 80082a8:	189b      	adds	r3, r3, r2
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	2a00      	cmp	r2, #0
 80082ae:	d008      	beq.n	80082c2 <raise+0x2e>
 80082b0:	2a01      	cmp	r2, #1
 80082b2:	d013      	beq.n	80082dc <raise+0x48>
 80082b4:	1c51      	adds	r1, r2, #1
 80082b6:	d00d      	beq.n	80082d4 <raise+0x40>
 80082b8:	2100      	movs	r1, #0
 80082ba:	6019      	str	r1, [r3, #0]
 80082bc:	4790      	blx	r2
 80082be:	2000      	movs	r0, #0
 80082c0:	bd70      	pop	{r4, r5, r6, pc}
 80082c2:	0028      	movs	r0, r5
 80082c4:	f000 f89e 	bl	8008404 <_getpid_r>
 80082c8:	0022      	movs	r2, r4
 80082ca:	0001      	movs	r1, r0
 80082cc:	0028      	movs	r0, r5
 80082ce:	f000 f885 	bl	80083dc <_kill_r>
 80082d2:	e7f5      	b.n	80082c0 <raise+0x2c>
 80082d4:	2316      	movs	r3, #22
 80082d6:	2001      	movs	r0, #1
 80082d8:	602b      	str	r3, [r5, #0]
 80082da:	e7f1      	b.n	80082c0 <raise+0x2c>
 80082dc:	2000      	movs	r0, #0
 80082de:	e7ef      	b.n	80082c0 <raise+0x2c>
 80082e0:	2316      	movs	r3, #22
 80082e2:	2001      	movs	r0, #1
 80082e4:	602b      	str	r3, [r5, #0]
 80082e6:	4240      	negs	r0, r0
 80082e8:	e7ea      	b.n	80082c0 <raise+0x2c>
 80082ea:	46c0      	nop			; (mov r8, r8)
 80082ec:	20000004 	.word	0x20000004

080082f0 <signal>:
 80082f0:	4b12      	ldr	r3, [pc, #72]	; (800833c <signal+0x4c>)
 80082f2:	b570      	push	{r4, r5, r6, lr}
 80082f4:	0004      	movs	r4, r0
 80082f6:	000d      	movs	r5, r1
 80082f8:	681e      	ldr	r6, [r3, #0]
 80082fa:	281f      	cmp	r0, #31
 80082fc:	d807      	bhi.n	800830e <signal+0x1e>
 80082fe:	6c70      	ldr	r0, [r6, #68]	; 0x44
 8008300:	2800      	cmp	r0, #0
 8008302:	d009      	beq.n	8008318 <signal+0x28>
 8008304:	00a4      	lsls	r4, r4, #2
 8008306:	1904      	adds	r4, r0, r4
 8008308:	6820      	ldr	r0, [r4, #0]
 800830a:	6025      	str	r5, [r4, #0]
 800830c:	bd70      	pop	{r4, r5, r6, pc}
 800830e:	2316      	movs	r3, #22
 8008310:	2001      	movs	r0, #1
 8008312:	6033      	str	r3, [r6, #0]
 8008314:	4240      	negs	r0, r0
 8008316:	e7f9      	b.n	800830c <signal+0x1c>
 8008318:	2180      	movs	r1, #128	; 0x80
 800831a:	0030      	movs	r0, r6
 800831c:	f7fe ff60 	bl	80071e0 <_malloc_r>
 8008320:	6470      	str	r0, [r6, #68]	; 0x44
 8008322:	2800      	cmp	r0, #0
 8008324:	d007      	beq.n	8008336 <signal+0x46>
 8008326:	0001      	movs	r1, r0
 8008328:	0003      	movs	r3, r0
 800832a:	2200      	movs	r2, #0
 800832c:	3180      	adds	r1, #128	; 0x80
 800832e:	c304      	stmia	r3!, {r2}
 8008330:	4299      	cmp	r1, r3
 8008332:	d1fc      	bne.n	800832e <signal+0x3e>
 8008334:	e7e6      	b.n	8008304 <signal+0x14>
 8008336:	2001      	movs	r0, #1
 8008338:	4240      	negs	r0, r0
 800833a:	e7e7      	b.n	800830c <signal+0x1c>
 800833c:	20000004 	.word	0x20000004

08008340 <_init_signal>:
 8008340:	4b0c      	ldr	r3, [pc, #48]	; (8008374 <_init_signal+0x34>)
 8008342:	b510      	push	{r4, lr}
 8008344:	681c      	ldr	r4, [r3, #0]
 8008346:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8008348:	2b00      	cmp	r3, #0
 800834a:	d001      	beq.n	8008350 <_init_signal+0x10>
 800834c:	2000      	movs	r0, #0
 800834e:	bd10      	pop	{r4, pc}
 8008350:	2180      	movs	r1, #128	; 0x80
 8008352:	0020      	movs	r0, r4
 8008354:	f7fe ff44 	bl	80071e0 <_malloc_r>
 8008358:	6460      	str	r0, [r4, #68]	; 0x44
 800835a:	2800      	cmp	r0, #0
 800835c:	d006      	beq.n	800836c <_init_signal+0x2c>
 800835e:	0002      	movs	r2, r0
 8008360:	2300      	movs	r3, #0
 8008362:	3280      	adds	r2, #128	; 0x80
 8008364:	c008      	stmia	r0!, {r3}
 8008366:	4290      	cmp	r0, r2
 8008368:	d1fc      	bne.n	8008364 <_init_signal+0x24>
 800836a:	e7ef      	b.n	800834c <_init_signal+0xc>
 800836c:	2001      	movs	r0, #1
 800836e:	4240      	negs	r0, r0
 8008370:	e7ed      	b.n	800834e <_init_signal+0xe>
 8008372:	46c0      	nop			; (mov r8, r8)
 8008374:	20000004 	.word	0x20000004

08008378 <__sigtramp>:
 8008378:	4b17      	ldr	r3, [pc, #92]	; (80083d8 <__sigtramp+0x60>)
 800837a:	b570      	push	{r4, r5, r6, lr}
 800837c:	0005      	movs	r5, r0
 800837e:	681c      	ldr	r4, [r3, #0]
 8008380:	281f      	cmp	r0, #31
 8008382:	d826      	bhi.n	80083d2 <__sigtramp+0x5a>
 8008384:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008386:	2a00      	cmp	r2, #0
 8008388:	d010      	beq.n	80083ac <__sigtramp+0x34>
 800838a:	00a8      	lsls	r0, r5, #2
 800838c:	1812      	adds	r2, r2, r0
 800838e:	6813      	ldr	r3, [r2, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d009      	beq.n	80083a8 <__sigtramp+0x30>
 8008394:	1c59      	adds	r1, r3, #1
 8008396:	d01a      	beq.n	80083ce <__sigtramp+0x56>
 8008398:	2b01      	cmp	r3, #1
 800839a:	d016      	beq.n	80083ca <__sigtramp+0x52>
 800839c:	2100      	movs	r1, #0
 800839e:	0028      	movs	r0, r5
 80083a0:	6011      	str	r1, [r2, #0]
 80083a2:	4798      	blx	r3
 80083a4:	2000      	movs	r0, #0
 80083a6:	bd70      	pop	{r4, r5, r6, pc}
 80083a8:	2001      	movs	r0, #1
 80083aa:	e7fc      	b.n	80083a6 <__sigtramp+0x2e>
 80083ac:	2180      	movs	r1, #128	; 0x80
 80083ae:	0020      	movs	r0, r4
 80083b0:	f7fe ff16 	bl	80071e0 <_malloc_r>
 80083b4:	1e02      	subs	r2, r0, #0
 80083b6:	6460      	str	r0, [r4, #68]	; 0x44
 80083b8:	d00b      	beq.n	80083d2 <__sigtramp+0x5a>
 80083ba:	0004      	movs	r4, r0
 80083bc:	0003      	movs	r3, r0
 80083be:	2100      	movs	r1, #0
 80083c0:	3480      	adds	r4, #128	; 0x80
 80083c2:	c302      	stmia	r3!, {r1}
 80083c4:	42a3      	cmp	r3, r4
 80083c6:	d1fc      	bne.n	80083c2 <__sigtramp+0x4a>
 80083c8:	e7df      	b.n	800838a <__sigtramp+0x12>
 80083ca:	2003      	movs	r0, #3
 80083cc:	e7eb      	b.n	80083a6 <__sigtramp+0x2e>
 80083ce:	2002      	movs	r0, #2
 80083d0:	e7e9      	b.n	80083a6 <__sigtramp+0x2e>
 80083d2:	2001      	movs	r0, #1
 80083d4:	4240      	negs	r0, r0
 80083d6:	e7e6      	b.n	80083a6 <__sigtramp+0x2e>
 80083d8:	20000004 	.word	0x20000004

080083dc <_kill_r>:
 80083dc:	2300      	movs	r3, #0
 80083de:	b570      	push	{r4, r5, r6, lr}
 80083e0:	4d07      	ldr	r5, [pc, #28]	; (8008400 <_kill_r+0x24>)
 80083e2:	0004      	movs	r4, r0
 80083e4:	0008      	movs	r0, r1
 80083e6:	0011      	movs	r1, r2
 80083e8:	602b      	str	r3, [r5, #0]
 80083ea:	f007 fa5a 	bl	800f8a2 <_kill>
 80083ee:	1c43      	adds	r3, r0, #1
 80083f0:	d000      	beq.n	80083f4 <_kill_r+0x18>
 80083f2:	bd70      	pop	{r4, r5, r6, pc}
 80083f4:	682b      	ldr	r3, [r5, #0]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d0fb      	beq.n	80083f2 <_kill_r+0x16>
 80083fa:	6023      	str	r3, [r4, #0]
 80083fc:	e7f9      	b.n	80083f2 <_kill_r+0x16>
 80083fe:	46c0      	nop			; (mov r8, r8)
 8008400:	200007e4 	.word	0x200007e4

08008404 <_getpid_r>:
 8008404:	b510      	push	{r4, lr}
 8008406:	f007 fa4a 	bl	800f89e <_getpid>
 800840a:	bd10      	pop	{r4, pc}

0800840c <strlen>:
 800840c:	b510      	push	{r4, lr}
 800840e:	0783      	lsls	r3, r0, #30
 8008410:	d00a      	beq.n	8008428 <strlen+0x1c>
 8008412:	0003      	movs	r3, r0
 8008414:	2103      	movs	r1, #3
 8008416:	e002      	b.n	800841e <strlen+0x12>
 8008418:	3301      	adds	r3, #1
 800841a:	420b      	tst	r3, r1
 800841c:	d005      	beq.n	800842a <strlen+0x1e>
 800841e:	781a      	ldrb	r2, [r3, #0]
 8008420:	2a00      	cmp	r2, #0
 8008422:	d1f9      	bne.n	8008418 <strlen+0xc>
 8008424:	1a18      	subs	r0, r3, r0
 8008426:	bd10      	pop	{r4, pc}
 8008428:	0003      	movs	r3, r0
 800842a:	6819      	ldr	r1, [r3, #0]
 800842c:	4a0c      	ldr	r2, [pc, #48]	; (8008460 <strlen+0x54>)
 800842e:	4c0d      	ldr	r4, [pc, #52]	; (8008464 <strlen+0x58>)
 8008430:	188a      	adds	r2, r1, r2
 8008432:	438a      	bics	r2, r1
 8008434:	4222      	tst	r2, r4
 8008436:	d10f      	bne.n	8008458 <strlen+0x4c>
 8008438:	6859      	ldr	r1, [r3, #4]
 800843a:	4a09      	ldr	r2, [pc, #36]	; (8008460 <strlen+0x54>)
 800843c:	3304      	adds	r3, #4
 800843e:	188a      	adds	r2, r1, r2
 8008440:	438a      	bics	r2, r1
 8008442:	4222      	tst	r2, r4
 8008444:	d108      	bne.n	8008458 <strlen+0x4c>
 8008446:	6859      	ldr	r1, [r3, #4]
 8008448:	4a05      	ldr	r2, [pc, #20]	; (8008460 <strlen+0x54>)
 800844a:	3304      	adds	r3, #4
 800844c:	188a      	adds	r2, r1, r2
 800844e:	438a      	bics	r2, r1
 8008450:	4222      	tst	r2, r4
 8008452:	d0f1      	beq.n	8008438 <strlen+0x2c>
 8008454:	e000      	b.n	8008458 <strlen+0x4c>
 8008456:	3301      	adds	r3, #1
 8008458:	781a      	ldrb	r2, [r3, #0]
 800845a:	2a00      	cmp	r2, #0
 800845c:	d1fb      	bne.n	8008456 <strlen+0x4a>
 800845e:	e7e1      	b.n	8008424 <strlen+0x18>
 8008460:	fefefeff 	.word	0xfefefeff
 8008464:	80808080 	.word	0x80808080

08008468 <strncmp>:
 8008468:	b530      	push	{r4, r5, lr}
 800846a:	2a00      	cmp	r2, #0
 800846c:	d026      	beq.n	80084bc <strncmp+0x54>
 800846e:	0003      	movs	r3, r0
 8008470:	430b      	orrs	r3, r1
 8008472:	079b      	lsls	r3, r3, #30
 8008474:	d124      	bne.n	80084c0 <strncmp+0x58>
 8008476:	2a03      	cmp	r2, #3
 8008478:	d922      	bls.n	80084c0 <strncmp+0x58>
 800847a:	4d16      	ldr	r5, [pc, #88]	; (80084d4 <strncmp+0x6c>)
 800847c:	e00b      	b.n	8008496 <strncmp+0x2e>
 800847e:	3a04      	subs	r2, #4
 8008480:	2a00      	cmp	r2, #0
 8008482:	d01b      	beq.n	80084bc <strncmp+0x54>
 8008484:	4c14      	ldr	r4, [pc, #80]	; (80084d8 <strncmp+0x70>)
 8008486:	191c      	adds	r4, r3, r4
 8008488:	439c      	bics	r4, r3
 800848a:	422c      	tst	r4, r5
 800848c:	d116      	bne.n	80084bc <strncmp+0x54>
 800848e:	3004      	adds	r0, #4
 8008490:	3104      	adds	r1, #4
 8008492:	2a03      	cmp	r2, #3
 8008494:	d914      	bls.n	80084c0 <strncmp+0x58>
 8008496:	6803      	ldr	r3, [r0, #0]
 8008498:	680c      	ldr	r4, [r1, #0]
 800849a:	42a3      	cmp	r3, r4
 800849c:	d0ef      	beq.n	800847e <strncmp+0x16>
 800849e:	7804      	ldrb	r4, [r0, #0]
 80084a0:	780d      	ldrb	r5, [r1, #0]
 80084a2:	42ac      	cmp	r4, r5
 80084a4:	d113      	bne.n	80084ce <strncmp+0x66>
 80084a6:	2301      	movs	r3, #1
 80084a8:	e006      	b.n	80084b8 <strncmp+0x50>
 80084aa:	5cc4      	ldrb	r4, [r0, r3]
 80084ac:	5ccd      	ldrb	r5, [r1, r3]
 80084ae:	42ac      	cmp	r4, r5
 80084b0:	d10d      	bne.n	80084ce <strncmp+0x66>
 80084b2:	3301      	adds	r3, #1
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d001      	beq.n	80084bc <strncmp+0x54>
 80084b8:	2c00      	cmp	r4, #0
 80084ba:	d1f6      	bne.n	80084aa <strncmp+0x42>
 80084bc:	2000      	movs	r0, #0
 80084be:	bd30      	pop	{r4, r5, pc}
 80084c0:	7804      	ldrb	r4, [r0, #0]
 80084c2:	780d      	ldrb	r5, [r1, #0]
 80084c4:	42a5      	cmp	r5, r4
 80084c6:	d102      	bne.n	80084ce <strncmp+0x66>
 80084c8:	2a01      	cmp	r2, #1
 80084ca:	d1ec      	bne.n	80084a6 <strncmp+0x3e>
 80084cc:	e7f6      	b.n	80084bc <strncmp+0x54>
 80084ce:	1b60      	subs	r0, r4, r5
 80084d0:	e7f5      	b.n	80084be <strncmp+0x56>
 80084d2:	46c0      	nop			; (mov r8, r8)
 80084d4:	80808080 	.word	0x80808080
 80084d8:	fefefeff 	.word	0xfefefeff

080084dc <_strtod_l>:
 80084dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084de:	46de      	mov	lr, fp
 80084e0:	4657      	mov	r7, sl
 80084e2:	4645      	mov	r5, r8
 80084e4:	464e      	mov	r6, r9
 80084e6:	001c      	movs	r4, r3
 80084e8:	2300      	movs	r3, #0
 80084ea:	b5e0      	push	{r5, r6, r7, lr}
 80084ec:	b0a1      	sub	sp, #132	; 0x84
 80084ee:	931c      	str	r3, [sp, #112]	; 0x70
 80084f0:	4bbb      	ldr	r3, [pc, #748]	; (80087e0 <_strtod_l+0x304>)
 80084f2:	4682      	mov	sl, r0
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	000d      	movs	r5, r1
 80084f8:	0018      	movs	r0, r3
 80084fa:	9208      	str	r2, [sp, #32]
 80084fc:	9307      	str	r3, [sp, #28]
 80084fe:	f7ff ff85 	bl	800840c <strlen>
 8008502:	2200      	movs	r2, #0
 8008504:	2300      	movs	r3, #0
 8008506:	4683      	mov	fp, r0
 8008508:	002f      	movs	r7, r5
 800850a:	9204      	str	r2, [sp, #16]
 800850c:	9305      	str	r3, [sp, #20]
 800850e:	4ab5      	ldr	r2, [pc, #724]	; (80087e4 <_strtod_l+0x308>)
 8008510:	951b      	str	r5, [sp, #108]	; 0x6c
 8008512:	783b      	ldrb	r3, [r7, #0]
 8008514:	2b2d      	cmp	r3, #45	; 0x2d
 8008516:	d802      	bhi.n	800851e <_strtod_l+0x42>
 8008518:	0099      	lsls	r1, r3, #2
 800851a:	5851      	ldr	r1, [r2, r1]
 800851c:	468f      	mov	pc, r1
 800851e:	2200      	movs	r2, #0
 8008520:	9209      	str	r2, [sp, #36]	; 0x24
 8008522:	2200      	movs	r2, #0
 8008524:	920a      	str	r2, [sp, #40]	; 0x28
 8008526:	2b30      	cmp	r3, #48	; 0x30
 8008528:	d100      	bne.n	800852c <_strtod_l+0x50>
 800852a:	e0e5      	b.n	80086f8 <_strtod_l+0x21c>
 800852c:	001c      	movs	r4, r3
 800852e:	2b2f      	cmp	r3, #47	; 0x2f
 8008530:	d801      	bhi.n	8008536 <_strtod_l+0x5a>
 8008532:	f000 fd7c 	bl	800902e <_strtod_l+0xb52>
 8008536:	2200      	movs	r2, #0
 8008538:	46ac      	mov	ip, r5
 800853a:	0038      	movs	r0, r7
 800853c:	2600      	movs	r6, #0
 800853e:	0019      	movs	r1, r3
 8008540:	0015      	movs	r5, r2
 8008542:	e00b      	b.n	800855c <_strtod_l+0x80>
 8008544:	3001      	adds	r0, #1
 8008546:	0093      	lsls	r3, r2, #2
 8008548:	189a      	adds	r2, r3, r2
 800854a:	901b      	str	r0, [sp, #108]	; 0x6c
 800854c:	7804      	ldrb	r4, [r0, #0]
 800854e:	0052      	lsls	r2, r2, #1
 8008550:	1852      	adds	r2, r2, r1
 8008552:	3a30      	subs	r2, #48	; 0x30
 8008554:	0021      	movs	r1, r4
 8008556:	3601      	adds	r6, #1
 8008558:	2c2f      	cmp	r4, #47	; 0x2f
 800855a:	dd10      	ble.n	800857e <_strtod_l+0xa2>
 800855c:	2c39      	cmp	r4, #57	; 0x39
 800855e:	dc5b      	bgt.n	8008618 <_strtod_l+0x13c>
 8008560:	2e08      	cmp	r6, #8
 8008562:	ddef      	ble.n	8008544 <_strtod_l+0x68>
 8008564:	00ab      	lsls	r3, r5, #2
 8008566:	195b      	adds	r3, r3, r5
 8008568:	3001      	adds	r0, #1
 800856a:	005b      	lsls	r3, r3, #1
 800856c:	901b      	str	r0, [sp, #108]	; 0x6c
 800856e:	185b      	adds	r3, r3, r1
 8008570:	7804      	ldrb	r4, [r0, #0]
 8008572:	3b30      	subs	r3, #48	; 0x30
 8008574:	001d      	movs	r5, r3
 8008576:	0021      	movs	r1, r4
 8008578:	3601      	adds	r6, #1
 800857a:	2c2f      	cmp	r4, #47	; 0x2f
 800857c:	dcee      	bgt.n	800855c <_strtod_l+0x80>
 800857e:	4690      	mov	r8, r2
 8008580:	9907      	ldr	r1, [sp, #28]
 8008582:	465a      	mov	r2, fp
 8008584:	46a9      	mov	r9, r5
 8008586:	4665      	mov	r5, ip
 8008588:	f7ff ff6e 	bl	8008468 <strncmp>
 800858c:	2800      	cmp	r0, #0
 800858e:	d100      	bne.n	8008592 <_strtod_l+0xb6>
 8008590:	e2ba      	b.n	8008b08 <_strtod_l+0x62c>
 8008592:	960d      	str	r6, [sp, #52]	; 0x34
 8008594:	2300      	movs	r3, #0
 8008596:	2000      	movs	r0, #0
 8008598:	469c      	mov	ip, r3
 800859a:	9310      	str	r3, [sp, #64]	; 0x40
 800859c:	930b      	str	r3, [sp, #44]	; 0x2c
 800859e:	2e00      	cmp	r6, #0
 80085a0:	d000      	beq.n	80085a4 <_strtod_l+0xc8>
 80085a2:	e127      	b.n	80087f4 <_strtod_l+0x318>
 80085a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085a6:	4303      	orrs	r3, r0
 80085a8:	d000      	beq.n	80085ac <_strtod_l+0xd0>
 80085aa:	e29c      	b.n	8008ae6 <_strtod_l+0x60a>
 80085ac:	4663      	mov	r3, ip
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d11e      	bne.n	80085f0 <_strtod_l+0x114>
 80085b2:	2c69      	cmp	r4, #105	; 0x69
 80085b4:	d101      	bne.n	80085ba <_strtod_l+0xde>
 80085b6:	f000 fcb4 	bl	8008f22 <_strtod_l+0xa46>
 80085ba:	dc17      	bgt.n	80085ec <_strtod_l+0x110>
 80085bc:	2c49      	cmp	r4, #73	; 0x49
 80085be:	d101      	bne.n	80085c4 <_strtod_l+0xe8>
 80085c0:	f000 fcaf 	bl	8008f22 <_strtod_l+0xa46>
 80085c4:	2c4e      	cmp	r4, #78	; 0x4e
 80085c6:	d113      	bne.n	80085f0 <_strtod_l+0x114>
 80085c8:	4987      	ldr	r1, [pc, #540]	; (80087e8 <_strtod_l+0x30c>)
 80085ca:	a81b      	add	r0, sp, #108	; 0x6c
 80085cc:	f003 f83a 	bl	800b644 <__match>
 80085d0:	2800      	cmp	r0, #0
 80085d2:	d00d      	beq.n	80085f0 <_strtod_l+0x114>
 80085d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	2b28      	cmp	r3, #40	; 0x28
 80085da:	d101      	bne.n	80085e0 <_strtod_l+0x104>
 80085dc:	f000 fe54 	bl	8009288 <_strtod_l+0xdac>
 80085e0:	4882      	ldr	r0, [pc, #520]	; (80087ec <_strtod_l+0x310>)
 80085e2:	f004 f96f 	bl	800c8c4 <nan>
 80085e6:	4683      	mov	fp, r0
 80085e8:	000f      	movs	r7, r1
 80085ea:	e27f      	b.n	8008aec <_strtod_l+0x610>
 80085ec:	2c6e      	cmp	r4, #110	; 0x6e
 80085ee:	d0eb      	beq.n	80085c8 <_strtod_l+0xec>
 80085f0:	9b08      	ldr	r3, [sp, #32]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d002      	beq.n	80085fc <_strtod_l+0x120>
 80085f6:	9b08      	ldr	r3, [sp, #32]
 80085f8:	601d      	str	r5, [r3, #0]
 80085fa:	2300      	movs	r3, #0
 80085fc:	469b      	mov	fp, r3
 80085fe:	2700      	movs	r7, #0
 8008600:	4658      	mov	r0, fp
 8008602:	0039      	movs	r1, r7
 8008604:	b021      	add	sp, #132	; 0x84
 8008606:	bcf0      	pop	{r4, r5, r6, r7}
 8008608:	46bb      	mov	fp, r7
 800860a:	46b2      	mov	sl, r6
 800860c:	46a9      	mov	r9, r5
 800860e:	46a0      	mov	r8, r4
 8008610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008612:	3701      	adds	r7, #1
 8008614:	971b      	str	r7, [sp, #108]	; 0x6c
 8008616:	e77c      	b.n	8008512 <_strtod_l+0x36>
 8008618:	4690      	mov	r8, r2
 800861a:	9907      	ldr	r1, [sp, #28]
 800861c:	465a      	mov	r2, fp
 800861e:	46a9      	mov	r9, r5
 8008620:	4665      	mov	r5, ip
 8008622:	f7ff ff21 	bl	8008468 <strncmp>
 8008626:	2800      	cmp	r0, #0
 8008628:	d17a      	bne.n	8008720 <_strtod_l+0x244>
 800862a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800862c:	445b      	add	r3, fp
 800862e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008630:	781c      	ldrb	r4, [r3, #0]
 8008632:	2e00      	cmp	r6, #0
 8008634:	d001      	beq.n	800863a <_strtod_l+0x15e>
 8008636:	f000 fd7f 	bl	8009138 <_strtod_l+0xc5c>
 800863a:	2c30      	cmp	r4, #48	; 0x30
 800863c:	d001      	beq.n	8008642 <_strtod_l+0x166>
 800863e:	f000 fd6c 	bl	800911a <_strtod_l+0xc3e>
 8008642:	2201      	movs	r2, #1
 8008644:	1ad2      	subs	r2, r2, r3
 8008646:	1898      	adds	r0, r3, r2
 8008648:	3301      	adds	r3, #1
 800864a:	931b      	str	r3, [sp, #108]	; 0x6c
 800864c:	781c      	ldrb	r4, [r3, #0]
 800864e:	2c30      	cmp	r4, #48	; 0x30
 8008650:	d0f9      	beq.n	8008646 <_strtod_l+0x16a>
 8008652:	0023      	movs	r3, r4
 8008654:	3b31      	subs	r3, #49	; 0x31
 8008656:	2b08      	cmp	r3, #8
 8008658:	d900      	bls.n	800865c <_strtod_l+0x180>
 800865a:	e3ba      	b.n	8008dd2 <_strtod_l+0x8f6>
 800865c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800865e:	2601      	movs	r6, #1
 8008660:	469c      	mov	ip, r3
 8008662:	2330      	movs	r3, #48	; 0x30
 8008664:	425b      	negs	r3, r3
 8008666:	469b      	mov	fp, r3
 8008668:	44a3      	add	fp, r4
 800866a:	465b      	mov	r3, fp
 800866c:	9307      	str	r3, [sp, #28]
 800866e:	1c43      	adds	r3, r0, #1
 8008670:	9310      	str	r3, [sp, #64]	; 0x40
 8008672:	2300      	movs	r3, #0
 8008674:	4667      	mov	r7, ip
 8008676:	930d      	str	r3, [sp, #52]	; 0x34
 8008678:	4643      	mov	r3, r8
 800867a:	9a07      	ldr	r2, [sp, #28]
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	4443      	add	r3, r8
 8008680:	4690      	mov	r8, r2
 8008682:	005b      	lsls	r3, r3, #1
 8008684:	4443      	add	r3, r8
 8008686:	4698      	mov	r8, r3
 8008688:	2000      	movs	r0, #0
 800868a:	4663      	mov	r3, ip
 800868c:	3301      	adds	r3, #1
 800868e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008690:	4663      	mov	r3, ip
 8008692:	785c      	ldrb	r4, [r3, #1]
 8008694:	0021      	movs	r1, r4
 8008696:	3930      	subs	r1, #48	; 0x30
 8008698:	2909      	cmp	r1, #9
 800869a:	d900      	bls.n	800869e <_strtod_l+0x1c2>
 800869c:	e338      	b.n	8008d10 <_strtod_l+0x834>
 800869e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80086a0:	3001      	adds	r0, #1
 80086a2:	469c      	mov	ip, r3
 80086a4:	9107      	str	r1, [sp, #28]
 80086a6:	2900      	cmp	r1, #0
 80086a8:	d0ef      	beq.n	800868a <_strtod_l+0x1ae>
 80086aa:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80086ac:	1c73      	adds	r3, r6, #1
 80086ae:	46a3      	mov	fp, r4
 80086b0:	4483      	add	fp, r0
 80086b2:	465c      	mov	r4, fp
 80086b4:	001a      	movs	r2, r3
 80086b6:	9410      	str	r4, [sp, #64]	; 0x40
 80086b8:	2801      	cmp	r0, #1
 80086ba:	d101      	bne.n	80086c0 <_strtod_l+0x1e4>
 80086bc:	f000 fcb2 	bl	8009024 <_strtod_l+0xb48>
 80086c0:	000a      	movs	r2, r1
 80086c2:	002c      	movs	r4, r5
 80086c4:	1980      	adds	r0, r0, r6
 80086c6:	468b      	mov	fp, r1
 80086c8:	4645      	mov	r5, r8
 80086ca:	4649      	mov	r1, r9
 80086cc:	46a0      	mov	r8, r4
 80086ce:	4691      	mov	r9, r2
 80086d0:	3801      	subs	r0, #1
 80086d2:	e007      	b.n	80086e4 <_strtod_l+0x208>
 80086d4:	00ac      	lsls	r4, r5, #2
 80086d6:	1965      	adds	r5, r4, r5
 80086d8:	006d      	lsls	r5, r5, #1
 80086da:	4298      	cmp	r0, r3
 80086dc:	d101      	bne.n	80086e2 <_strtod_l+0x206>
 80086de:	f000 fc98 	bl	8009012 <_strtod_l+0xb36>
 80086e2:	3301      	adds	r3, #1
 80086e4:	0032      	movs	r2, r6
 80086e6:	001e      	movs	r6, r3
 80086e8:	2a08      	cmp	r2, #8
 80086ea:	d9f3      	bls.n	80086d4 <_strtod_l+0x1f8>
 80086ec:	2b10      	cmp	r3, #16
 80086ee:	dcf4      	bgt.n	80086da <_strtod_l+0x1fe>
 80086f0:	008c      	lsls	r4, r1, #2
 80086f2:	1861      	adds	r1, r4, r1
 80086f4:	0049      	lsls	r1, r1, #1
 80086f6:	e7f0      	b.n	80086da <_strtod_l+0x1fe>
 80086f8:	787b      	ldrb	r3, [r7, #1]
 80086fa:	3220      	adds	r2, #32
 80086fc:	4393      	bics	r3, r2
 80086fe:	1c7e      	adds	r6, r7, #1
 8008700:	2b58      	cmp	r3, #88	; 0x58
 8008702:	d101      	bne.n	8008708 <_strtod_l+0x22c>
 8008704:	f000 fc60 	bl	8008fc8 <_strtod_l+0xaec>
 8008708:	0037      	movs	r7, r6
 800870a:	961b      	str	r6, [sp, #108]	; 0x6c
 800870c:	783b      	ldrb	r3, [r7, #0]
 800870e:	3601      	adds	r6, #1
 8008710:	2b30      	cmp	r3, #48	; 0x30
 8008712:	d0f9      	beq.n	8008708 <_strtod_l+0x22c>
 8008714:	2b00      	cmp	r3, #0
 8008716:	d100      	bne.n	800871a <_strtod_l+0x23e>
 8008718:	e1e5      	b.n	8008ae6 <_strtod_l+0x60a>
 800871a:	2201      	movs	r2, #1
 800871c:	920a      	str	r2, [sp, #40]	; 0x28
 800871e:	e705      	b.n	800852c <_strtod_l+0x50>
 8008720:	2300      	movs	r3, #0
 8008722:	2000      	movs	r0, #0
 8008724:	469c      	mov	ip, r3
 8008726:	960d      	str	r6, [sp, #52]	; 0x34
 8008728:	9310      	str	r3, [sp, #64]	; 0x40
 800872a:	2320      	movs	r3, #32
 800872c:	0022      	movs	r2, r4
 800872e:	439a      	bics	r2, r3
 8008730:	0013      	movs	r3, r2
 8008732:	2200      	movs	r2, #0
 8008734:	920b      	str	r2, [sp, #44]	; 0x2c
 8008736:	2b45      	cmp	r3, #69	; 0x45
 8008738:	d000      	beq.n	800873c <_strtod_l+0x260>
 800873a:	e730      	b.n	800859e <_strtod_l+0xc2>
 800873c:	0033      	movs	r3, r6
 800873e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008740:	4303      	orrs	r3, r0
 8008742:	4313      	orrs	r3, r2
 8008744:	d100      	bne.n	8008748 <_strtod_l+0x26c>
 8008746:	e753      	b.n	80085f0 <_strtod_l+0x114>
 8008748:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800874a:	1c6b      	adds	r3, r5, #1
 800874c:	931b      	str	r3, [sp, #108]	; 0x6c
 800874e:	786c      	ldrb	r4, [r5, #1]
 8008750:	2c2b      	cmp	r4, #43	; 0x2b
 8008752:	d101      	bne.n	8008758 <_strtod_l+0x27c>
 8008754:	f000 fc26 	bl	8008fa4 <_strtod_l+0xac8>
 8008758:	2c2d      	cmp	r4, #45	; 0x2d
 800875a:	d100      	bne.n	800875e <_strtod_l+0x282>
 800875c:	e307      	b.n	8008d6e <_strtod_l+0x892>
 800875e:	2300      	movs	r3, #0
 8008760:	469b      	mov	fp, r3
 8008762:	0023      	movs	r3, r4
 8008764:	3b30      	subs	r3, #48	; 0x30
 8008766:	2b09      	cmp	r3, #9
 8008768:	d900      	bls.n	800876c <_strtod_l+0x290>
 800876a:	e2fb      	b.n	8008d64 <_strtod_l+0x888>
 800876c:	2c30      	cmp	r4, #48	; 0x30
 800876e:	d106      	bne.n	800877e <_strtod_l+0x2a2>
 8008770:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008772:	3301      	adds	r3, #1
 8008774:	931b      	str	r3, [sp, #108]	; 0x6c
 8008776:	781c      	ldrb	r4, [r3, #0]
 8008778:	3301      	adds	r3, #1
 800877a:	2c30      	cmp	r4, #48	; 0x30
 800877c:	d0fa      	beq.n	8008774 <_strtod_l+0x298>
 800877e:	2300      	movs	r3, #0
 8008780:	930b      	str	r3, [sp, #44]	; 0x2c
 8008782:	0023      	movs	r3, r4
 8008784:	3b31      	subs	r3, #49	; 0x31
 8008786:	2b08      	cmp	r3, #8
 8008788:	d900      	bls.n	800878c <_strtod_l+0x2b0>
 800878a:	e708      	b.n	800859e <_strtod_l+0xc2>
 800878c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800878e:	3301      	adds	r3, #1
 8008790:	1c51      	adds	r1, r2, #1
 8008792:	911b      	str	r1, [sp, #108]	; 0x6c
 8008794:	7854      	ldrb	r4, [r2, #1]
 8008796:	9207      	str	r2, [sp, #28]
 8008798:	0022      	movs	r2, r4
 800879a:	2c2f      	cmp	r4, #47	; 0x2f
 800879c:	dc0d      	bgt.n	80087ba <_strtod_l+0x2de>
 800879e:	f000 fc79 	bl	8009094 <_strtod_l+0xbb8>
 80087a2:	009c      	lsls	r4, r3, #2
 80087a4:	18e4      	adds	r4, r4, r3
 80087a6:	0064      	lsls	r4, r4, #1
 80087a8:	18a4      	adds	r4, r4, r2
 80087aa:	000a      	movs	r2, r1
 80087ac:	0023      	movs	r3, r4
 80087ae:	3101      	adds	r1, #1
 80087b0:	911b      	str	r1, [sp, #108]	; 0x6c
 80087b2:	7852      	ldrb	r2, [r2, #1]
 80087b4:	3b30      	subs	r3, #48	; 0x30
 80087b6:	2a2f      	cmp	r2, #47	; 0x2f
 80087b8:	dd01      	ble.n	80087be <_strtod_l+0x2e2>
 80087ba:	2a39      	cmp	r2, #57	; 0x39
 80087bc:	ddf1      	ble.n	80087a2 <_strtod_l+0x2c6>
 80087be:	0014      	movs	r4, r2
 80087c0:	9a07      	ldr	r2, [sp, #28]
 80087c2:	1a89      	subs	r1, r1, r2
 80087c4:	2908      	cmp	r1, #8
 80087c6:	dc01      	bgt.n	80087cc <_strtod_l+0x2f0>
 80087c8:	f000 fc64 	bl	8009094 <_strtod_l+0xbb8>
 80087cc:	4b08      	ldr	r3, [pc, #32]	; (80087f0 <_strtod_l+0x314>)
 80087ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80087d0:	465b      	mov	r3, fp
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d100      	bne.n	80087d8 <_strtod_l+0x2fc>
 80087d6:	e6e2      	b.n	800859e <_strtod_l+0xc2>
 80087d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087da:	425b      	negs	r3, r3
 80087dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80087de:	e6de      	b.n	800859e <_strtod_l+0xc2>
 80087e0:	08012d8c 	.word	0x08012d8c
 80087e4:	08012a08 	.word	0x08012a08
 80087e8:	08013410 	.word	0x08013410
 80087ec:	08013524 	.word	0x08013524
 80087f0:	00004e1f 	.word	0x00004e1f
 80087f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80087f8:	1a9b      	subs	r3, r3, r2
 80087fa:	930c      	str	r3, [sp, #48]	; 0x30
 80087fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d100      	bne.n	8008804 <_strtod_l+0x328>
 8008802:	960d      	str	r6, [sp, #52]	; 0x34
 8008804:	46b3      	mov	fp, r6
 8008806:	2e10      	cmp	r6, #16
 8008808:	dd01      	ble.n	800880e <_strtod_l+0x332>
 800880a:	2310      	movs	r3, #16
 800880c:	469b      	mov	fp, r3
 800880e:	4640      	mov	r0, r8
 8008810:	f004 fbdc 	bl	800cfcc <__aeabi_ui2d>
 8008814:	9004      	str	r0, [sp, #16]
 8008816:	9105      	str	r1, [sp, #20]
 8008818:	2e09      	cmp	r6, #9
 800881a:	dd15      	ble.n	8008848 <_strtod_l+0x36c>
 800881c:	465a      	mov	r2, fp
 800881e:	4bbe      	ldr	r3, [pc, #760]	; (8008b18 <_strtod_l+0x63c>)
 8008820:	3a09      	subs	r2, #9
 8008822:	00d2      	lsls	r2, r2, #3
 8008824:	189b      	adds	r3, r3, r2
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	f7fd fc2b 	bl	8006084 <__aeabi_dmul>
 800882e:	0004      	movs	r4, r0
 8008830:	4648      	mov	r0, r9
 8008832:	000d      	movs	r5, r1
 8008834:	f004 fbca 	bl	800cfcc <__aeabi_ui2d>
 8008838:	0002      	movs	r2, r0
 800883a:	000b      	movs	r3, r1
 800883c:	0020      	movs	r0, r4
 800883e:	0029      	movs	r1, r5
 8008840:	f7fc fce2 	bl	8005208 <__aeabi_dadd>
 8008844:	9004      	str	r0, [sp, #16]
 8008846:	9105      	str	r1, [sp, #20]
 8008848:	2e0f      	cmp	r6, #15
 800884a:	dd00      	ble.n	800884e <_strtod_l+0x372>
 800884c:	e172      	b.n	8008b34 <_strtod_l+0x658>
 800884e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008850:	2b00      	cmp	r3, #0
 8008852:	d100      	bne.n	8008856 <_strtod_l+0x37a>
 8008854:	e360      	b.n	8008f18 <_strtod_l+0xa3c>
 8008856:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008858:	2b00      	cmp	r3, #0
 800885a:	dc01      	bgt.n	8008860 <_strtod_l+0x384>
 800885c:	f000 fbf5 	bl	800904a <_strtod_l+0xb6e>
 8008860:	2b16      	cmp	r3, #22
 8008862:	dc01      	bgt.n	8008868 <_strtod_l+0x38c>
 8008864:	f000 fc5c 	bl	8009120 <_strtod_l+0xc44>
 8008868:	2325      	movs	r3, #37	; 0x25
 800886a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800886c:	1b9b      	subs	r3, r3, r6
 800886e:	4293      	cmp	r3, r2
 8008870:	db01      	blt.n	8008876 <_strtod_l+0x39a>
 8008872:	f000 fc73 	bl	800915c <_strtod_l+0xc80>
 8008876:	465b      	mov	r3, fp
 8008878:	1af4      	subs	r4, r6, r3
 800887a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800887c:	469c      	mov	ip, r3
 800887e:	4464      	add	r4, ip
 8008880:	230f      	movs	r3, #15
 8008882:	001a      	movs	r2, r3
 8008884:	4022      	ands	r2, r4
 8008886:	4223      	tst	r3, r4
 8008888:	d00a      	beq.n	80088a0 <_strtod_l+0x3c4>
 800888a:	49a3      	ldr	r1, [pc, #652]	; (8008b18 <_strtod_l+0x63c>)
 800888c:	00d2      	lsls	r2, r2, #3
 800888e:	1889      	adds	r1, r1, r2
 8008890:	6808      	ldr	r0, [r1, #0]
 8008892:	6849      	ldr	r1, [r1, #4]
 8008894:	9a04      	ldr	r2, [sp, #16]
 8008896:	9b05      	ldr	r3, [sp, #20]
 8008898:	f7fd fbf4 	bl	8006084 <__aeabi_dmul>
 800889c:	9004      	str	r0, [sp, #16]
 800889e:	9105      	str	r1, [sp, #20]
 80088a0:	230f      	movs	r3, #15
 80088a2:	439c      	bics	r4, r3
 80088a4:	1e23      	subs	r3, r4, #0
 80088a6:	d000      	beq.n	80088aa <_strtod_l+0x3ce>
 80088a8:	e2ab      	b.n	8008e02 <_strtod_l+0x926>
 80088aa:	2300      	movs	r3, #0
 80088ac:	9307      	str	r3, [sp, #28]
 80088ae:	4643      	mov	r3, r8
 80088b0:	0039      	movs	r1, r7
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	4650      	mov	r0, sl
 80088b6:	0033      	movs	r3, r6
 80088b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80088ba:	f003 f969 	bl	800bb90 <__s2b>
 80088be:	4680      	mov	r8, r0
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d100      	bne.n	80088c6 <_strtod_l+0x3ea>
 80088c4:	e39f      	b.n	8009006 <_strtod_l+0xb2a>
 80088c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80088ca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80088cc:	17ca      	asrs	r2, r1, #31
 80088ce:	1a1b      	subs	r3, r3, r0
 80088d0:	401a      	ands	r2, r3
 80088d2:	43cb      	mvns	r3, r1
 80088d4:	17db      	asrs	r3, r3, #31
 80088d6:	4019      	ands	r1, r3
 80088d8:	2600      	movs	r6, #0
 80088da:	2300      	movs	r3, #0
 80088dc:	46c3      	mov	fp, r8
 80088de:	4699      	mov	r9, r3
 80088e0:	46b0      	mov	r8, r6
 80088e2:	4657      	mov	r7, sl
 80088e4:	920d      	str	r2, [sp, #52]	; 0x34
 80088e6:	9113      	str	r1, [sp, #76]	; 0x4c
 80088e8:	465b      	mov	r3, fp
 80088ea:	0038      	movs	r0, r7
 80088ec:	6859      	ldr	r1, [r3, #4]
 80088ee:	f003 f897 	bl	800ba20 <_Balloc>
 80088f2:	4682      	mov	sl, r0
 80088f4:	2800      	cmp	r0, #0
 80088f6:	d100      	bne.n	80088fa <_strtod_l+0x41e>
 80088f8:	e389      	b.n	800900e <_strtod_l+0xb32>
 80088fa:	465b      	mov	r3, fp
 80088fc:	4659      	mov	r1, fp
 80088fe:	691b      	ldr	r3, [r3, #16]
 8008900:	310c      	adds	r1, #12
 8008902:	1c9a      	adds	r2, r3, #2
 8008904:	0092      	lsls	r2, r2, #2
 8008906:	300c      	adds	r0, #12
 8008908:	f7fe fb64 	bl	8006fd4 <memcpy>
 800890c:	9b04      	ldr	r3, [sp, #16]
 800890e:	9c05      	ldr	r4, [sp, #20]
 8008910:	0019      	movs	r1, r3
 8008912:	930b      	str	r3, [sp, #44]	; 0x2c
 8008914:	ab1e      	add	r3, sp, #120	; 0x78
 8008916:	9301      	str	r3, [sp, #4]
 8008918:	ab1d      	add	r3, sp, #116	; 0x74
 800891a:	9300      	str	r3, [sp, #0]
 800891c:	000a      	movs	r2, r1
 800891e:	0023      	movs	r3, r4
 8008920:	0038      	movs	r0, r7
 8008922:	940a      	str	r4, [sp, #40]	; 0x28
 8008924:	f003 fd1c 	bl	800c360 <__d2b>
 8008928:	901c      	str	r0, [sp, #112]	; 0x70
 800892a:	2800      	cmp	r0, #0
 800892c:	d100      	bne.n	8008930 <_strtod_l+0x454>
 800892e:	e1aa      	b.n	8008c86 <_strtod_l+0x7aa>
 8008930:	2101      	movs	r1, #1
 8008932:	0038      	movs	r0, r7
 8008934:	f003 f9ce 	bl	800bcd4 <__i2b>
 8008938:	4681      	mov	r9, r0
 800893a:	2800      	cmp	r0, #0
 800893c:	d100      	bne.n	8008940 <_strtod_l+0x464>
 800893e:	e366      	b.n	800900e <_strtod_l+0xb32>
 8008940:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008942:	2b00      	cmp	r3, #0
 8008944:	da00      	bge.n	8008948 <_strtod_l+0x46c>
 8008946:	e1be      	b.n	8008cc6 <_strtod_l+0x7ea>
 8008948:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800894a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800894c:	189d      	adds	r5, r3, r2
 800894e:	9907      	ldr	r1, [sp, #28]
 8008950:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008952:	1a5b      	subs	r3, r3, r1
 8008954:	2136      	movs	r1, #54	; 0x36
 8008956:	189b      	adds	r3, r3, r2
 8008958:	1a8a      	subs	r2, r1, r2
 800895a:	4970      	ldr	r1, [pc, #448]	; (8008b1c <_strtod_l+0x640>)
 800895c:	3b01      	subs	r3, #1
 800895e:	428b      	cmp	r3, r1
 8008960:	db00      	blt.n	8008964 <_strtod_l+0x488>
 8008962:	e14f      	b.n	8008c04 <_strtod_l+0x728>
 8008964:	1ac9      	subs	r1, r1, r3
 8008966:	1a52      	subs	r2, r2, r1
 8008968:	291f      	cmp	r1, #31
 800896a:	dd00      	ble.n	800896e <_strtod_l+0x492>
 800896c:	e1c8      	b.n	8008d00 <_strtod_l+0x824>
 800896e:	2301      	movs	r3, #1
 8008970:	408b      	lsls	r3, r1
 8008972:	930e      	str	r3, [sp, #56]	; 0x38
 8008974:	2300      	movs	r3, #0
 8008976:	9311      	str	r3, [sp, #68]	; 0x44
 8008978:	9b07      	ldr	r3, [sp, #28]
 800897a:	18a4      	adds	r4, r4, r2
 800897c:	469c      	mov	ip, r3
 800897e:	18ae      	adds	r6, r5, r2
 8008980:	002b      	movs	r3, r5
 8008982:	4464      	add	r4, ip
 8008984:	42b5      	cmp	r5, r6
 8008986:	dd00      	ble.n	800898a <_strtod_l+0x4ae>
 8008988:	0033      	movs	r3, r6
 800898a:	42a3      	cmp	r3, r4
 800898c:	dd00      	ble.n	8008990 <_strtod_l+0x4b4>
 800898e:	0023      	movs	r3, r4
 8008990:	2b00      	cmp	r3, #0
 8008992:	dd02      	ble.n	800899a <_strtod_l+0x4be>
 8008994:	1af6      	subs	r6, r6, r3
 8008996:	1ae4      	subs	r4, r4, r3
 8008998:	1aed      	subs	r5, r5, r3
 800899a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800899c:	2b00      	cmp	r3, #0
 800899e:	dd00      	ble.n	80089a2 <_strtod_l+0x4c6>
 80089a0:	e14d      	b.n	8008c3e <_strtod_l+0x762>
 80089a2:	2e00      	cmp	r6, #0
 80089a4:	dd00      	ble.n	80089a8 <_strtod_l+0x4cc>
 80089a6:	e165      	b.n	8008c74 <_strtod_l+0x798>
 80089a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	dd00      	ble.n	80089b0 <_strtod_l+0x4d4>
 80089ae:	e18e      	b.n	8008cce <_strtod_l+0x7f2>
 80089b0:	2c00      	cmp	r4, #0
 80089b2:	dd00      	ble.n	80089b6 <_strtod_l+0x4da>
 80089b4:	e19a      	b.n	8008cec <_strtod_l+0x810>
 80089b6:	2d00      	cmp	r5, #0
 80089b8:	dd08      	ble.n	80089cc <_strtod_l+0x4f0>
 80089ba:	4649      	mov	r1, r9
 80089bc:	002a      	movs	r2, r5
 80089be:	0038      	movs	r0, r7
 80089c0:	f003 faf0 	bl	800bfa4 <__lshift>
 80089c4:	4681      	mov	r9, r0
 80089c6:	2800      	cmp	r0, #0
 80089c8:	d100      	bne.n	80089cc <_strtod_l+0x4f0>
 80089ca:	e320      	b.n	800900e <_strtod_l+0xb32>
 80089cc:	4652      	mov	r2, sl
 80089ce:	0038      	movs	r0, r7
 80089d0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80089d2:	f003 fb77 	bl	800c0c4 <__mdiff>
 80089d6:	4680      	mov	r8, r0
 80089d8:	2800      	cmp	r0, #0
 80089da:	d100      	bne.n	80089de <_strtod_l+0x502>
 80089dc:	e317      	b.n	800900e <_strtod_l+0xb32>
 80089de:	68c3      	ldr	r3, [r0, #12]
 80089e0:	4649      	mov	r1, r9
 80089e2:	9310      	str	r3, [sp, #64]	; 0x40
 80089e4:	2300      	movs	r3, #0
 80089e6:	60c3      	str	r3, [r0, #12]
 80089e8:	f003 fb52 	bl	800c090 <__mcmp>
 80089ec:	2800      	cmp	r0, #0
 80089ee:	da01      	bge.n	80089f4 <_strtod_l+0x518>
 80089f0:	f000 fc60 	bl	80092b4 <_strtod_l+0xdd8>
 80089f4:	d100      	bne.n	80089f8 <_strtod_l+0x51c>
 80089f6:	e3c7      	b.n	8009188 <_strtod_l+0xcac>
 80089f8:	4649      	mov	r1, r9
 80089fa:	4640      	mov	r0, r8
 80089fc:	f003 fd1c 	bl	800c438 <__ratio>
 8008a00:	2380      	movs	r3, #128	; 0x80
 8008a02:	2200      	movs	r2, #0
 8008a04:	05db      	lsls	r3, r3, #23
 8008a06:	0004      	movs	r4, r0
 8008a08:	000d      	movs	r5, r1
 8008a0a:	f7fb fb83 	bl	8004114 <__aeabi_dcmple>
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	d100      	bne.n	8008a14 <_strtod_l+0x538>
 8008a12:	e0fc      	b.n	8008c0e <_strtod_l+0x732>
 8008a14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d100      	bne.n	8008a1c <_strtod_l+0x540>
 8008a1a:	e181      	b.n	8008d20 <_strtod_l+0x844>
 8008a1c:	9b05      	ldr	r3, [sp, #20]
 8008a1e:	2400      	movs	r4, #0
 8008a20:	930e      	str	r3, [sp, #56]	; 0x38
 8008a22:	2300      	movs	r3, #0
 8008a24:	9311      	str	r3, [sp, #68]	; 0x44
 8008a26:	4b3e      	ldr	r3, [pc, #248]	; (8008b20 <_strtod_l+0x644>)
 8008a28:	4d3d      	ldr	r5, [pc, #244]	; (8008b20 <_strtod_l+0x644>)
 8008a2a:	9312      	str	r3, [sp, #72]	; 0x48
 8008a2c:	4b3d      	ldr	r3, [pc, #244]	; (8008b24 <_strtod_l+0x648>)
 8008a2e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008a30:	401e      	ands	r6, r3
 8008a32:	4b3d      	ldr	r3, [pc, #244]	; (8008b28 <_strtod_l+0x64c>)
 8008a34:	429e      	cmp	r6, r3
 8008a36:	d100      	bne.n	8008a3a <_strtod_l+0x55e>
 8008a38:	e19f      	b.n	8008d7a <_strtod_l+0x89e>
 8008a3a:	9b07      	ldr	r3, [sp, #28]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d028      	beq.n	8008a92 <_strtod_l+0x5b6>
 8008a40:	23d4      	movs	r3, #212	; 0xd4
 8008a42:	04db      	lsls	r3, r3, #19
 8008a44:	429e      	cmp	r6, r3
 8008a46:	d824      	bhi.n	8008a92 <_strtod_l+0x5b6>
 8008a48:	4a38      	ldr	r2, [pc, #224]	; (8008b2c <_strtod_l+0x650>)
 8008a4a:	4b39      	ldr	r3, [pc, #228]	; (8008b30 <_strtod_l+0x654>)
 8008a4c:	9811      	ldr	r0, [sp, #68]	; 0x44
 8008a4e:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008a50:	f7fb fb60 	bl	8004114 <__aeabi_dcmple>
 8008a54:	2800      	cmp	r0, #0
 8008a56:	d018      	beq.n	8008a8a <_strtod_l+0x5ae>
 8008a58:	9811      	ldr	r0, [sp, #68]	; 0x44
 8008a5a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008a5c:	f7fb fbea 	bl	8004234 <__aeabi_d2uiz>
 8008a60:	2800      	cmp	r0, #0
 8008a62:	d100      	bne.n	8008a66 <_strtod_l+0x58a>
 8008a64:	3001      	adds	r0, #1
 8008a66:	f004 fab1 	bl	800cfcc <__aeabi_ui2d>
 8008a6a:	000b      	movs	r3, r1
 8008a6c:	9112      	str	r1, [sp, #72]	; 0x48
 8008a6e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008a70:	0002      	movs	r2, r0
 8008a72:	9011      	str	r0, [sp, #68]	; 0x44
 8008a74:	2900      	cmp	r1, #0
 8008a76:	d000      	beq.n	8008a7a <_strtod_l+0x59e>
 8008a78:	e315      	b.n	80090a6 <_strtod_l+0xbca>
 8008a7a:	9216      	str	r2, [sp, #88]	; 0x58
 8008a7c:	2280      	movs	r2, #128	; 0x80
 8008a7e:	0612      	lsls	r2, r2, #24
 8008a80:	4694      	mov	ip, r2
 8008a82:	4463      	add	r3, ip
 8008a84:	9317      	str	r3, [sp, #92]	; 0x5c
 8008a86:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8008a88:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8008a8a:	23d6      	movs	r3, #214	; 0xd6
 8008a8c:	04db      	lsls	r3, r3, #19
 8008a8e:	18eb      	adds	r3, r5, r3
 8008a90:	1b9d      	subs	r5, r3, r6
 8008a92:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008a94:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a96:	f003 fbdb 	bl	800c250 <__ulp>
 8008a9a:	0002      	movs	r2, r0
 8008a9c:	000b      	movs	r3, r1
 8008a9e:	0020      	movs	r0, r4
 8008aa0:	0029      	movs	r1, r5
 8008aa2:	f7fd faef 	bl	8006084 <__aeabi_dmul>
 8008aa6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aaa:	f7fc fbad 	bl	8005208 <__aeabi_dadd>
 8008aae:	000c      	movs	r4, r1
 8008ab0:	9004      	str	r0, [sp, #16]
 8008ab2:	9105      	str	r1, [sp, #20]
 8008ab4:	9b07      	ldr	r3, [sp, #28]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d104      	bne.n	8008ac4 <_strtod_l+0x5e8>
 8008aba:	4b1a      	ldr	r3, [pc, #104]	; (8008b24 <_strtod_l+0x648>)
 8008abc:	4023      	ands	r3, r4
 8008abe:	429e      	cmp	r6, r3
 8008ac0:	d100      	bne.n	8008ac4 <_strtod_l+0x5e8>
 8008ac2:	e246      	b.n	8008f52 <_strtod_l+0xa76>
 8008ac4:	0038      	movs	r0, r7
 8008ac6:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008ac8:	f002 ffec 	bl	800baa4 <_Bfree>
 8008acc:	4651      	mov	r1, sl
 8008ace:	0038      	movs	r0, r7
 8008ad0:	f002 ffe8 	bl	800baa4 <_Bfree>
 8008ad4:	4649      	mov	r1, r9
 8008ad6:	0038      	movs	r0, r7
 8008ad8:	f002 ffe4 	bl	800baa4 <_Bfree>
 8008adc:	4641      	mov	r1, r8
 8008ade:	0038      	movs	r0, r7
 8008ae0:	f002 ffe0 	bl	800baa4 <_Bfree>
 8008ae4:	e700      	b.n	80088e8 <_strtod_l+0x40c>
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	2700      	movs	r7, #0
 8008aea:	469b      	mov	fp, r3
 8008aec:	9b08      	ldr	r3, [sp, #32]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d001      	beq.n	8008af6 <_strtod_l+0x61a>
 8008af2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008af4:	601a      	str	r2, [r3, #0]
 8008af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d100      	bne.n	8008afe <_strtod_l+0x622>
 8008afc:	e580      	b.n	8008600 <_strtod_l+0x124>
 8008afe:	2180      	movs	r1, #128	; 0x80
 8008b00:	0609      	lsls	r1, r1, #24
 8008b02:	187b      	adds	r3, r7, r1
 8008b04:	001f      	movs	r7, r3
 8008b06:	e57b      	b.n	8008600 <_strtod_l+0x124>
 8008b08:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008b0a:	960d      	str	r6, [sp, #52]	; 0x34
 8008b0c:	445b      	add	r3, fp
 8008b0e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008b10:	781c      	ldrb	r4, [r3, #0]
 8008b12:	2300      	movs	r3, #0
 8008b14:	9310      	str	r3, [sp, #64]	; 0x40
 8008b16:	e5bd      	b.n	8008694 <_strtod_l+0x1b8>
 8008b18:	08012df8 	.word	0x08012df8
 8008b1c:	fffffc02 	.word	0xfffffc02
 8008b20:	3ff00000 	.word	0x3ff00000
 8008b24:	7ff00000 	.word	0x7ff00000
 8008b28:	7fe00000 	.word	0x7fe00000
 8008b2c:	ffc00000 	.word	0xffc00000
 8008b30:	41dfffff 	.word	0x41dfffff
 8008b34:	465b      	mov	r3, fp
 8008b36:	1af4      	subs	r4, r6, r3
 8008b38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b3a:	469c      	mov	ip, r3
 8008b3c:	4464      	add	r4, ip
 8008b3e:	2c00      	cmp	r4, #0
 8008b40:	dd00      	ble.n	8008b44 <_strtod_l+0x668>
 8008b42:	e69d      	b.n	8008880 <_strtod_l+0x3a4>
 8008b44:	d100      	bne.n	8008b48 <_strtod_l+0x66c>
 8008b46:	e6b0      	b.n	80088aa <_strtod_l+0x3ce>
 8008b48:	230f      	movs	r3, #15
 8008b4a:	001a      	movs	r2, r3
 8008b4c:	4264      	negs	r4, r4
 8008b4e:	4022      	ands	r2, r4
 8008b50:	4223      	tst	r3, r4
 8008b52:	d00a      	beq.n	8008b6a <_strtod_l+0x68e>
 8008b54:	9804      	ldr	r0, [sp, #16]
 8008b56:	9905      	ldr	r1, [sp, #20]
 8008b58:	4bd1      	ldr	r3, [pc, #836]	; (8008ea0 <_strtod_l+0x9c4>)
 8008b5a:	00d2      	lsls	r2, r2, #3
 8008b5c:	189a      	adds	r2, r3, r2
 8008b5e:	6853      	ldr	r3, [r2, #4]
 8008b60:	6812      	ldr	r2, [r2, #0]
 8008b62:	f7fc fe8d 	bl	8005880 <__aeabi_ddiv>
 8008b66:	9004      	str	r0, [sp, #16]
 8008b68:	9105      	str	r1, [sp, #20]
 8008b6a:	1124      	asrs	r4, r4, #4
 8008b6c:	d100      	bne.n	8008b70 <_strtod_l+0x694>
 8008b6e:	e69c      	b.n	80088aa <_strtod_l+0x3ce>
 8008b70:	2c1f      	cmp	r4, #31
 8008b72:	dc40      	bgt.n	8008bf6 <_strtod_l+0x71a>
 8008b74:	2310      	movs	r3, #16
 8008b76:	001a      	movs	r2, r3
 8008b78:	4022      	ands	r2, r4
 8008b7a:	9207      	str	r2, [sp, #28]
 8008b7c:	4223      	tst	r3, r4
 8008b7e:	d001      	beq.n	8008b84 <_strtod_l+0x6a8>
 8008b80:	335a      	adds	r3, #90	; 0x5a
 8008b82:	9307      	str	r3, [sp, #28]
 8008b84:	2201      	movs	r2, #1
 8008b86:	9804      	ldr	r0, [sp, #16]
 8008b88:	9905      	ldr	r1, [sp, #20]
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	4691      	mov	r9, r2
 8008b8e:	4dc5      	ldr	r5, [pc, #788]	; (8008ea4 <_strtod_l+0x9c8>)
 8008b90:	3528      	adds	r5, #40	; 0x28
 8008b92:	464a      	mov	r2, r9
 8008b94:	4222      	tst	r2, r4
 8008b96:	d004      	beq.n	8008ba2 <_strtod_l+0x6c6>
 8008b98:	682a      	ldr	r2, [r5, #0]
 8008b9a:	686b      	ldr	r3, [r5, #4]
 8008b9c:	f7fd fa72 	bl	8006084 <__aeabi_dmul>
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	1064      	asrs	r4, r4, #1
 8008ba4:	3508      	adds	r5, #8
 8008ba6:	2c00      	cmp	r4, #0
 8008ba8:	d1f3      	bne.n	8008b92 <_strtod_l+0x6b6>
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d001      	beq.n	8008bb2 <_strtod_l+0x6d6>
 8008bae:	9004      	str	r0, [sp, #16]
 8008bb0:	9105      	str	r1, [sp, #20]
 8008bb2:	9b07      	ldr	r3, [sp, #28]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d015      	beq.n	8008be4 <_strtod_l+0x708>
 8008bb8:	9b04      	ldr	r3, [sp, #16]
 8008bba:	9c05      	ldr	r4, [sp, #20]
 8008bbc:	236b      	movs	r3, #107	; 0x6b
 8008bbe:	0062      	lsls	r2, r4, #1
 8008bc0:	0d52      	lsrs	r2, r2, #21
 8008bc2:	0021      	movs	r1, r4
 8008bc4:	1a9b      	subs	r3, r3, r2
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	dd0c      	ble.n	8008be4 <_strtod_l+0x708>
 8008bca:	2b1f      	cmp	r3, #31
 8008bcc:	dc01      	bgt.n	8008bd2 <_strtod_l+0x6f6>
 8008bce:	f000 fbde 	bl	800938e <_strtod_l+0xeb2>
 8008bd2:	2000      	movs	r0, #0
 8008bd4:	9004      	str	r0, [sp, #16]
 8008bd6:	2b34      	cmp	r3, #52	; 0x34
 8008bd8:	dc01      	bgt.n	8008bde <_strtod_l+0x702>
 8008bda:	f000 fc24 	bl	8009426 <_strtod_l+0xf4a>
 8008bde:	23dc      	movs	r3, #220	; 0xdc
 8008be0:	049b      	lsls	r3, r3, #18
 8008be2:	9305      	str	r3, [sp, #20]
 8008be4:	2200      	movs	r2, #0
 8008be6:	9804      	ldr	r0, [sp, #16]
 8008be8:	9905      	ldr	r1, [sp, #20]
 8008bea:	2300      	movs	r3, #0
 8008bec:	f7fb fa82 	bl	80040f4 <__aeabi_dcmpeq>
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	d100      	bne.n	8008bf6 <_strtod_l+0x71a>
 8008bf4:	e65b      	b.n	80088ae <_strtod_l+0x3d2>
 8008bf6:	2322      	movs	r3, #34	; 0x22
 8008bf8:	4652      	mov	r2, sl
 8008bfa:	6013      	str	r3, [r2, #0]
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	2700      	movs	r7, #0
 8008c00:	469b      	mov	fp, r3
 8008c02:	e773      	b.n	8008aec <_strtod_l+0x610>
 8008c04:	2300      	movs	r3, #0
 8008c06:	9311      	str	r3, [sp, #68]	; 0x44
 8008c08:	3301      	adds	r3, #1
 8008c0a:	930e      	str	r3, [sp, #56]	; 0x38
 8008c0c:	e6b4      	b.n	8008978 <_strtod_l+0x49c>
 8008c0e:	2200      	movs	r2, #0
 8008c10:	4ba5      	ldr	r3, [pc, #660]	; (8008ea8 <_strtod_l+0x9cc>)
 8008c12:	0020      	movs	r0, r4
 8008c14:	0029      	movs	r1, r5
 8008c16:	f7fd fa35 	bl	8006084 <__aeabi_dmul>
 8008c1a:	000b      	movs	r3, r1
 8008c1c:	9112      	str	r1, [sp, #72]	; 0x48
 8008c1e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008c20:	0002      	movs	r2, r0
 8008c22:	9011      	str	r0, [sp, #68]	; 0x44
 8008c24:	2900      	cmp	r1, #0
 8008c26:	d176      	bne.n	8008d16 <_strtod_l+0x83a>
 8008c28:	9214      	str	r2, [sp, #80]	; 0x50
 8008c2a:	2280      	movs	r2, #128	; 0x80
 8008c2c:	0612      	lsls	r2, r2, #24
 8008c2e:	4694      	mov	ip, r2
 8008c30:	4463      	add	r3, ip
 8008c32:	9315      	str	r3, [sp, #84]	; 0x54
 8008c34:	9b05      	ldr	r3, [sp, #20]
 8008c36:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8008c38:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8008c3a:	930e      	str	r3, [sp, #56]	; 0x38
 8008c3c:	e6f6      	b.n	8008a2c <_strtod_l+0x550>
 8008c3e:	4649      	mov	r1, r9
 8008c40:	001a      	movs	r2, r3
 8008c42:	0038      	movs	r0, r7
 8008c44:	f003 f92e 	bl	800bea4 <__pow5mult>
 8008c48:	4681      	mov	r9, r0
 8008c4a:	2800      	cmp	r0, #0
 8008c4c:	d100      	bne.n	8008c50 <_strtod_l+0x774>
 8008c4e:	e1de      	b.n	800900e <_strtod_l+0xb32>
 8008c50:	0001      	movs	r1, r0
 8008c52:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008c54:	0038      	movs	r0, r7
 8008c56:	f003 f853 	bl	800bd00 <__multiply>
 8008c5a:	9010      	str	r0, [sp, #64]	; 0x40
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	d100      	bne.n	8008c62 <_strtod_l+0x786>
 8008c60:	e1d5      	b.n	800900e <_strtod_l+0xb32>
 8008c62:	0038      	movs	r0, r7
 8008c64:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008c66:	f002 ff1d 	bl	800baa4 <_Bfree>
 8008c6a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c6c:	931c      	str	r3, [sp, #112]	; 0x70
 8008c6e:	2e00      	cmp	r6, #0
 8008c70:	dc00      	bgt.n	8008c74 <_strtod_l+0x798>
 8008c72:	e699      	b.n	80089a8 <_strtod_l+0x4cc>
 8008c74:	0032      	movs	r2, r6
 8008c76:	0038      	movs	r0, r7
 8008c78:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008c7a:	f003 f993 	bl	800bfa4 <__lshift>
 8008c7e:	901c      	str	r0, [sp, #112]	; 0x70
 8008c80:	2800      	cmp	r0, #0
 8008c82:	d000      	beq.n	8008c86 <_strtod_l+0x7aa>
 8008c84:	e690      	b.n	80089a8 <_strtod_l+0x4cc>
 8008c86:	4653      	mov	r3, sl
 8008c88:	4646      	mov	r6, r8
 8008c8a:	46ba      	mov	sl, r7
 8008c8c:	46d8      	mov	r8, fp
 8008c8e:	930c      	str	r3, [sp, #48]	; 0x30
 8008c90:	2322      	movs	r3, #34	; 0x22
 8008c92:	4652      	mov	r2, sl
 8008c94:	6013      	str	r3, [r2, #0]
 8008c96:	2300      	movs	r3, #0
 8008c98:	469b      	mov	fp, r3
 8008c9a:	4f84      	ldr	r7, [pc, #528]	; (8008eac <_strtod_l+0x9d0>)
 8008c9c:	0001      	movs	r1, r0
 8008c9e:	4650      	mov	r0, sl
 8008ca0:	f002 ff00 	bl	800baa4 <_Bfree>
 8008ca4:	4650      	mov	r0, sl
 8008ca6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008ca8:	f002 fefc 	bl	800baa4 <_Bfree>
 8008cac:	4649      	mov	r1, r9
 8008cae:	4650      	mov	r0, sl
 8008cb0:	f002 fef8 	bl	800baa4 <_Bfree>
 8008cb4:	4641      	mov	r1, r8
 8008cb6:	4650      	mov	r0, sl
 8008cb8:	f002 fef4 	bl	800baa4 <_Bfree>
 8008cbc:	0031      	movs	r1, r6
 8008cbe:	4650      	mov	r0, sl
 8008cc0:	f002 fef0 	bl	800baa4 <_Bfree>
 8008cc4:	e712      	b.n	8008aec <_strtod_l+0x610>
 8008cc6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008cc8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008cca:	1ad4      	subs	r4, r2, r3
 8008ccc:	e63f      	b.n	800894e <_strtod_l+0x472>
 8008cce:	4651      	mov	r1, sl
 8008cd0:	0038      	movs	r0, r7
 8008cd2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008cd4:	f003 f8e6 	bl	800bea4 <__pow5mult>
 8008cd8:	4682      	mov	sl, r0
 8008cda:	1e03      	subs	r3, r0, #0
 8008cdc:	d000      	beq.n	8008ce0 <_strtod_l+0x804>
 8008cde:	e667      	b.n	80089b0 <_strtod_l+0x4d4>
 8008ce0:	4646      	mov	r6, r8
 8008ce2:	46ba      	mov	sl, r7
 8008ce4:	46d8      	mov	r8, fp
 8008ce6:	981c      	ldr	r0, [sp, #112]	; 0x70
 8008ce8:	930c      	str	r3, [sp, #48]	; 0x30
 8008cea:	e7d1      	b.n	8008c90 <_strtod_l+0x7b4>
 8008cec:	4651      	mov	r1, sl
 8008cee:	0022      	movs	r2, r4
 8008cf0:	0038      	movs	r0, r7
 8008cf2:	f003 f957 	bl	800bfa4 <__lshift>
 8008cf6:	4682      	mov	sl, r0
 8008cf8:	1e03      	subs	r3, r0, #0
 8008cfa:	d000      	beq.n	8008cfe <_strtod_l+0x822>
 8008cfc:	e65b      	b.n	80089b6 <_strtod_l+0x4da>
 8008cfe:	e7ef      	b.n	8008ce0 <_strtod_l+0x804>
 8008d00:	496b      	ldr	r1, [pc, #428]	; (8008eb0 <_strtod_l+0x9d4>)
 8008d02:	1acb      	subs	r3, r1, r3
 8008d04:	2101      	movs	r1, #1
 8008d06:	4099      	lsls	r1, r3
 8008d08:	2301      	movs	r3, #1
 8008d0a:	9111      	str	r1, [sp, #68]	; 0x44
 8008d0c:	930e      	str	r3, [sp, #56]	; 0x38
 8008d0e:	e633      	b.n	8008978 <_strtod_l+0x49c>
 8008d10:	2301      	movs	r3, #1
 8008d12:	469c      	mov	ip, r3
 8008d14:	e509      	b.n	800872a <_strtod_l+0x24e>
 8008d16:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008d18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d1a:	9214      	str	r2, [sp, #80]	; 0x50
 8008d1c:	9315      	str	r3, [sp, #84]	; 0x54
 8008d1e:	e789      	b.n	8008c34 <_strtod_l+0x758>
 8008d20:	9904      	ldr	r1, [sp, #16]
 8008d22:	9a05      	ldr	r2, [sp, #20]
 8008d24:	2900      	cmp	r1, #0
 8008d26:	d15b      	bne.n	8008de0 <_strtod_l+0x904>
 8008d28:	920e      	str	r2, [sp, #56]	; 0x38
 8008d2a:	0313      	lsls	r3, r2, #12
 8008d2c:	d15d      	bne.n	8008dea <_strtod_l+0x90e>
 8008d2e:	2200      	movs	r2, #0
 8008d30:	0020      	movs	r0, r4
 8008d32:	0029      	movs	r1, r5
 8008d34:	4b5f      	ldr	r3, [pc, #380]	; (8008eb4 <_strtod_l+0x9d8>)
 8008d36:	f7fb f9e3 	bl	8004100 <__aeabi_dcmplt>
 8008d3a:	2800      	cmp	r0, #0
 8008d3c:	d000      	beq.n	8008d40 <_strtod_l+0x864>
 8008d3e:	e200      	b.n	8009142 <_strtod_l+0xc66>
 8008d40:	2200      	movs	r2, #0
 8008d42:	4b59      	ldr	r3, [pc, #356]	; (8008ea8 <_strtod_l+0x9cc>)
 8008d44:	0020      	movs	r0, r4
 8008d46:	0029      	movs	r1, r5
 8008d48:	f7fd f99c 	bl	8006084 <__aeabi_dmul>
 8008d4c:	2280      	movs	r2, #128	; 0x80
 8008d4e:	0612      	lsls	r2, r2, #24
 8008d50:	000b      	movs	r3, r1
 8008d52:	4694      	mov	ip, r2
 8008d54:	4463      	add	r3, ip
 8008d56:	9011      	str	r0, [sp, #68]	; 0x44
 8008d58:	9112      	str	r1, [sp, #72]	; 0x48
 8008d5a:	9018      	str	r0, [sp, #96]	; 0x60
 8008d5c:	9319      	str	r3, [sp, #100]	; 0x64
 8008d5e:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8008d60:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8008d62:	e663      	b.n	8008a2c <_strtod_l+0x550>
 8008d64:	2300      	movs	r3, #0
 8008d66:	951b      	str	r5, [sp, #108]	; 0x6c
 8008d68:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d6a:	f7ff fc18 	bl	800859e <_strtod_l+0xc2>
 8008d6e:	2301      	movs	r3, #1
 8008d70:	469b      	mov	fp, r3
 8008d72:	1cab      	adds	r3, r5, #2
 8008d74:	931b      	str	r3, [sp, #108]	; 0x6c
 8008d76:	78ac      	ldrb	r4, [r5, #2]
 8008d78:	e4f3      	b.n	8008762 <_strtod_l+0x286>
 8008d7a:	4a4f      	ldr	r2, [pc, #316]	; (8008eb8 <_strtod_l+0x9dc>)
 8008d7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d7e:	4694      	mov	ip, r2
 8008d80:	4463      	add	r3, ip
 8008d82:	9305      	str	r3, [sp, #20]
 8008d84:	940e      	str	r4, [sp, #56]	; 0x38
 8008d86:	950f      	str	r5, [sp, #60]	; 0x3c
 8008d88:	9c04      	ldr	r4, [sp, #16]
 8008d8a:	9d05      	ldr	r5, [sp, #20]
 8008d8c:	0020      	movs	r0, r4
 8008d8e:	0029      	movs	r1, r5
 8008d90:	f003 fa5e 	bl	800c250 <__ulp>
 8008d94:	0002      	movs	r2, r0
 8008d96:	000b      	movs	r3, r1
 8008d98:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008d9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008d9c:	f7fd f972 	bl	8006084 <__aeabi_dmul>
 8008da0:	0022      	movs	r2, r4
 8008da2:	002b      	movs	r3, r5
 8008da4:	f7fc fa30 	bl	8005208 <__aeabi_dadd>
 8008da8:	4b40      	ldr	r3, [pc, #256]	; (8008eac <_strtod_l+0x9d0>)
 8008daa:	4a44      	ldr	r2, [pc, #272]	; (8008ebc <_strtod_l+0x9e0>)
 8008dac:	9004      	str	r0, [sp, #16]
 8008dae:	9105      	str	r1, [sp, #20]
 8008db0:	400b      	ands	r3, r1
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d920      	bls.n	8008df8 <_strtod_l+0x91c>
 8008db6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008db8:	4b41      	ldr	r3, [pc, #260]	; (8008ec0 <_strtod_l+0x9e4>)
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d103      	bne.n	8008dc6 <_strtod_l+0x8ea>
 8008dbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008dc0:	3301      	adds	r3, #1
 8008dc2:	d100      	bne.n	8008dc6 <_strtod_l+0x8ea>
 8008dc4:	e123      	b.n	800900e <_strtod_l+0xb32>
 8008dc6:	4b3e      	ldr	r3, [pc, #248]	; (8008ec0 <_strtod_l+0x9e4>)
 8008dc8:	9305      	str	r3, [sp, #20]
 8008dca:	2301      	movs	r3, #1
 8008dcc:	425b      	negs	r3, r3
 8008dce:	9304      	str	r3, [sp, #16]
 8008dd0:	e678      	b.n	8008ac4 <_strtod_l+0x5e8>
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	930d      	str	r3, [sp, #52]	; 0x34
 8008dd6:	9310      	str	r3, [sp, #64]	; 0x40
 8008dd8:	3301      	adds	r3, #1
 8008dda:	2600      	movs	r6, #0
 8008ddc:	469c      	mov	ip, r3
 8008dde:	e4a4      	b.n	800872a <_strtod_l+0x24e>
 8008de0:	2901      	cmp	r1, #1
 8008de2:	d100      	bne.n	8008de6 <_strtod_l+0x90a>
 8008de4:	e144      	b.n	8009070 <_strtod_l+0xb94>
 8008de6:	9b05      	ldr	r3, [sp, #20]
 8008de8:	930e      	str	r3, [sp, #56]	; 0x38
 8008dea:	2300      	movs	r3, #0
 8008dec:	9311      	str	r3, [sp, #68]	; 0x44
 8008dee:	4b31      	ldr	r3, [pc, #196]	; (8008eb4 <_strtod_l+0x9d8>)
 8008df0:	2400      	movs	r4, #0
 8008df2:	4d34      	ldr	r5, [pc, #208]	; (8008ec4 <_strtod_l+0x9e8>)
 8008df4:	9312      	str	r3, [sp, #72]	; 0x48
 8008df6:	e619      	b.n	8008a2c <_strtod_l+0x550>
 8008df8:	23d4      	movs	r3, #212	; 0xd4
 8008dfa:	049b      	lsls	r3, r3, #18
 8008dfc:	18cc      	adds	r4, r1, r3
 8008dfe:	9405      	str	r4, [sp, #20]
 8008e00:	e658      	b.n	8008ab4 <_strtod_l+0x5d8>
 8008e02:	229a      	movs	r2, #154	; 0x9a
 8008e04:	0052      	lsls	r2, r2, #1
 8008e06:	4294      	cmp	r4, r2
 8008e08:	dd00      	ble.n	8008e0c <_strtod_l+0x930>
 8008e0a:	e0fc      	b.n	8009006 <_strtod_l+0xb2a>
 8008e0c:	1124      	asrs	r4, r4, #4
 8008e0e:	2b1f      	cmp	r3, #31
 8008e10:	dc00      	bgt.n	8008e14 <_strtod_l+0x938>
 8008e12:	e296      	b.n	8009342 <_strtod_l+0xe66>
 8008e14:	9804      	ldr	r0, [sp, #16]
 8008e16:	9905      	ldr	r1, [sp, #20]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	4691      	mov	r9, r2
 8008e1c:	3201      	adds	r2, #1
 8008e1e:	4693      	mov	fp, r2
 8008e20:	464a      	mov	r2, r9
 8008e22:	4b29      	ldr	r3, [pc, #164]	; (8008ec8 <_strtod_l+0x9ec>)
 8008e24:	46b1      	mov	r9, r6
 8008e26:	001d      	movs	r5, r3
 8008e28:	9307      	str	r3, [sp, #28]
 8008e2a:	0016      	movs	r6, r2
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	465a      	mov	r2, fp
 8008e30:	4222      	tst	r2, r4
 8008e32:	d004      	beq.n	8008e3e <_strtod_l+0x962>
 8008e34:	682a      	ldr	r2, [r5, #0]
 8008e36:	686b      	ldr	r3, [r5, #4]
 8008e38:	f7fd f924 	bl	8006084 <__aeabi_dmul>
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	3601      	adds	r6, #1
 8008e40:	1064      	asrs	r4, r4, #1
 8008e42:	3508      	adds	r5, #8
 8008e44:	2c01      	cmp	r4, #1
 8008e46:	d1f2      	bne.n	8008e2e <_strtod_l+0x952>
 8008e48:	0032      	movs	r2, r6
 8008e4a:	464e      	mov	r6, r9
 8008e4c:	4691      	mov	r9, r2
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d001      	beq.n	8008e56 <_strtod_l+0x97a>
 8008e52:	9004      	str	r0, [sp, #16]
 8008e54:	9105      	str	r1, [sp, #20]
 8008e56:	4a18      	ldr	r2, [pc, #96]	; (8008eb8 <_strtod_l+0x9dc>)
 8008e58:	9b05      	ldr	r3, [sp, #20]
 8008e5a:	4694      	mov	ip, r2
 8008e5c:	4463      	add	r3, ip
 8008e5e:	9305      	str	r3, [sp, #20]
 8008e60:	464b      	mov	r3, r9
 8008e62:	00d9      	lsls	r1, r3, #3
 8008e64:	9b07      	ldr	r3, [sp, #28]
 8008e66:	469c      	mov	ip, r3
 8008e68:	9a04      	ldr	r2, [sp, #16]
 8008e6a:	9b05      	ldr	r3, [sp, #20]
 8008e6c:	4461      	add	r1, ip
 8008e6e:	6808      	ldr	r0, [r1, #0]
 8008e70:	6849      	ldr	r1, [r1, #4]
 8008e72:	f7fd f907 	bl	8006084 <__aeabi_dmul>
 8008e76:	4b0d      	ldr	r3, [pc, #52]	; (8008eac <_strtod_l+0x9d0>)
 8008e78:	4a14      	ldr	r2, [pc, #80]	; (8008ecc <_strtod_l+0x9f0>)
 8008e7a:	9004      	str	r0, [sp, #16]
 8008e7c:	9105      	str	r1, [sp, #20]
 8008e7e:	400b      	ands	r3, r1
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d900      	bls.n	8008e86 <_strtod_l+0x9aa>
 8008e84:	e0bf      	b.n	8009006 <_strtod_l+0xb2a>
 8008e86:	4a12      	ldr	r2, [pc, #72]	; (8008ed0 <_strtod_l+0x9f4>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d800      	bhi.n	8008e8e <_strtod_l+0x9b2>
 8008e8c:	e1cc      	b.n	8009228 <_strtod_l+0xd4c>
 8008e8e:	4b0c      	ldr	r3, [pc, #48]	; (8008ec0 <_strtod_l+0x9e4>)
 8008e90:	9305      	str	r3, [sp, #20]
 8008e92:	2301      	movs	r3, #1
 8008e94:	425b      	negs	r3, r3
 8008e96:	9304      	str	r3, [sp, #16]
 8008e98:	2300      	movs	r3, #0
 8008e9a:	9307      	str	r3, [sp, #28]
 8008e9c:	e507      	b.n	80088ae <_strtod_l+0x3d2>
 8008e9e:	46c0      	nop			; (mov r8, r8)
 8008ea0:	08012df8 	.word	0x08012df8
 8008ea4:	08012ad8 	.word	0x08012ad8
 8008ea8:	3fe00000 	.word	0x3fe00000
 8008eac:	7ff00000 	.word	0x7ff00000
 8008eb0:	fffffbe2 	.word	0xfffffbe2
 8008eb4:	3ff00000 	.word	0x3ff00000
 8008eb8:	fcb00000 	.word	0xfcb00000
 8008ebc:	7c9fffff 	.word	0x7c9fffff
 8008ec0:	7fefffff 	.word	0x7fefffff
 8008ec4:	bff00000 	.word	0xbff00000
 8008ec8:	08012dd0 	.word	0x08012dd0
 8008ecc:	7ca00000 	.word	0x7ca00000
 8008ed0:	7c900000 	.word	0x7c900000
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ed8:	1c7a      	adds	r2, r7, #1
 8008eda:	921b      	str	r2, [sp, #108]	; 0x6c
 8008edc:	787b      	ldrb	r3, [r7, #1]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d101      	bne.n	8008ee6 <_strtod_l+0xa0a>
 8008ee2:	f7ff fb85 	bl	80085f0 <_strtod_l+0x114>
 8008ee6:	0017      	movs	r7, r2
 8008ee8:	f7ff fb1b 	bl	8008522 <_strtod_l+0x46>
 8008eec:	2300      	movs	r3, #0
 8008eee:	9309      	str	r3, [sp, #36]	; 0x24
 8008ef0:	e7f2      	b.n	8008ed8 <_strtod_l+0x9fc>
 8008ef2:	49d2      	ldr	r1, [pc, #840]	; (800923c <_strtod_l+0xd60>)
 8008ef4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008ef6:	468c      	mov	ip, r1
 8008ef8:	4ad1      	ldr	r2, [pc, #836]	; (8009240 <_strtod_l+0xd64>)
 8008efa:	9304      	str	r3, [sp, #16]
 8008efc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008efe:	401a      	ands	r2, r3
 8008f00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008f02:	4463      	add	r3, ip
 8008f04:	051b      	lsls	r3, r3, #20
 8008f06:	431a      	orrs	r2, r3
 8008f08:	9205      	str	r2, [sp, #20]
 8008f0a:	0723      	lsls	r3, r4, #28
 8008f0c:	d504      	bpl.n	8008f18 <_strtod_l+0xa3c>
 8008f0e:	2380      	movs	r3, #128	; 0x80
 8008f10:	9a05      	ldr	r2, [sp, #20]
 8008f12:	061b      	lsls	r3, r3, #24
 8008f14:	431a      	orrs	r2, r3
 8008f16:	9205      	str	r2, [sp, #20]
 8008f18:	9b04      	ldr	r3, [sp, #16]
 8008f1a:	9c05      	ldr	r4, [sp, #20]
 8008f1c:	469b      	mov	fp, r3
 8008f1e:	0027      	movs	r7, r4
 8008f20:	e5e4      	b.n	8008aec <_strtod_l+0x610>
 8008f22:	49c8      	ldr	r1, [pc, #800]	; (8009244 <_strtod_l+0xd68>)
 8008f24:	a81b      	add	r0, sp, #108	; 0x6c
 8008f26:	f002 fb8d 	bl	800b644 <__match>
 8008f2a:	2800      	cmp	r0, #0
 8008f2c:	d101      	bne.n	8008f32 <_strtod_l+0xa56>
 8008f2e:	f7ff fb5f 	bl	80085f0 <_strtod_l+0x114>
 8008f32:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f34:	49c4      	ldr	r1, [pc, #784]	; (8009248 <_strtod_l+0xd6c>)
 8008f36:	3b01      	subs	r3, #1
 8008f38:	a81b      	add	r0, sp, #108	; 0x6c
 8008f3a:	931b      	str	r3, [sp, #108]	; 0x6c
 8008f3c:	f002 fb82 	bl	800b644 <__match>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	d102      	bne.n	8008f4a <_strtod_l+0xa6e>
 8008f44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f46:	3301      	adds	r3, #1
 8008f48:	931b      	str	r3, [sp, #108]	; 0x6c
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	4fbf      	ldr	r7, [pc, #764]	; (800924c <_strtod_l+0xd70>)
 8008f4e:	469b      	mov	fp, r3
 8008f50:	e5cc      	b.n	8008aec <_strtod_l+0x610>
 8008f52:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8008f54:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8008f56:	0030      	movs	r0, r6
 8008f58:	0029      	movs	r1, r5
 8008f5a:	f003 ffc7 	bl	800ceec <__aeabi_d2lz>
 8008f5e:	f004 f801 	bl	800cf64 <__aeabi_l2d>
 8008f62:	0002      	movs	r2, r0
 8008f64:	000b      	movs	r3, r1
 8008f66:	0030      	movs	r0, r6
 8008f68:	0029      	movs	r1, r5
 8008f6a:	f7fd faf7 	bl	800655c <__aeabi_dsub>
 8008f6e:	9a04      	ldr	r2, [sp, #16]
 8008f70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f72:	0324      	lsls	r4, r4, #12
 8008f74:	4313      	orrs	r3, r2
 8008f76:	0b24      	lsrs	r4, r4, #12
 8008f78:	0005      	movs	r5, r0
 8008f7a:	000e      	movs	r6, r1
 8008f7c:	4ab4      	ldr	r2, [pc, #720]	; (8009250 <_strtod_l+0xd74>)
 8008f7e:	431c      	orrs	r4, r3
 8008f80:	d113      	bne.n	8008faa <_strtod_l+0xace>
 8008f82:	4bb4      	ldr	r3, [pc, #720]	; (8009254 <_strtod_l+0xd78>)
 8008f84:	f7fb f8bc 	bl	8004100 <__aeabi_dcmplt>
 8008f88:	2800      	cmp	r0, #0
 8008f8a:	d100      	bne.n	8008f8e <_strtod_l+0xab2>
 8008f8c:	e59a      	b.n	8008ac4 <_strtod_l+0x5e8>
 8008f8e:	4653      	mov	r3, sl
 8008f90:	4646      	mov	r6, r8
 8008f92:	46ba      	mov	sl, r7
 8008f94:	46d8      	mov	r8, fp
 8008f96:	930c      	str	r3, [sp, #48]	; 0x30
 8008f98:	981c      	ldr	r0, [sp, #112]	; 0x70
 8008f9a:	9b04      	ldr	r3, [sp, #16]
 8008f9c:	9c05      	ldr	r4, [sp, #20]
 8008f9e:	469b      	mov	fp, r3
 8008fa0:	0027      	movs	r7, r4
 8008fa2:	e67b      	b.n	8008c9c <_strtod_l+0x7c0>
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	469b      	mov	fp, r3
 8008fa8:	e6e3      	b.n	8008d72 <_strtod_l+0x896>
 8008faa:	4bab      	ldr	r3, [pc, #684]	; (8009258 <_strtod_l+0xd7c>)
 8008fac:	f7fb f8a8 	bl	8004100 <__aeabi_dcmplt>
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	d1ec      	bne.n	8008f8e <_strtod_l+0xab2>
 8008fb4:	0028      	movs	r0, r5
 8008fb6:	0031      	movs	r1, r6
 8008fb8:	4aa8      	ldr	r2, [pc, #672]	; (800925c <_strtod_l+0xd80>)
 8008fba:	4ba9      	ldr	r3, [pc, #676]	; (8009260 <_strtod_l+0xd84>)
 8008fbc:	f7fb f8b4 	bl	8004128 <__aeabi_dcmpgt>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	d100      	bne.n	8008fc6 <_strtod_l+0xaea>
 8008fc4:	e57e      	b.n	8008ac4 <_strtod_l+0x5e8>
 8008fc6:	e7e2      	b.n	8008f8e <_strtod_l+0xab2>
 8008fc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fca:	9402      	str	r4, [sp, #8]
 8008fcc:	9301      	str	r3, [sp, #4]
 8008fce:	ab1c      	add	r3, sp, #112	; 0x70
 8008fd0:	9300      	str	r3, [sp, #0]
 8008fd2:	4650      	mov	r0, sl
 8008fd4:	ab1d      	add	r3, sp, #116	; 0x74
 8008fd6:	4aa3      	ldr	r2, [pc, #652]	; (8009264 <_strtod_l+0xd88>)
 8008fd8:	a91b      	add	r1, sp, #108	; 0x6c
 8008fda:	f002 f84d 	bl	800b078 <__gethex>
 8008fde:	2307      	movs	r3, #7
 8008fe0:	001d      	movs	r5, r3
 8008fe2:	0004      	movs	r4, r0
 8008fe4:	4005      	ands	r5, r0
 8008fe6:	4203      	tst	r3, r0
 8008fe8:	d100      	bne.n	8008fec <_strtod_l+0xb10>
 8008fea:	e57c      	b.n	8008ae6 <_strtod_l+0x60a>
 8008fec:	2d06      	cmp	r5, #6
 8008fee:	d174      	bne.n	80090da <_strtod_l+0xbfe>
 8008ff0:	9b08      	ldr	r3, [sp, #32]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d101      	bne.n	8008ffa <_strtod_l+0xb1e>
 8008ff6:	f7ff fb00 	bl	80085fa <_strtod_l+0x11e>
 8008ffa:	601e      	str	r6, [r3, #0]
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	2700      	movs	r7, #0
 8009000:	469b      	mov	fp, r3
 8009002:	f7ff fafd 	bl	8008600 <_strtod_l+0x124>
 8009006:	2322      	movs	r3, #34	; 0x22
 8009008:	4652      	mov	r2, sl
 800900a:	6013      	str	r3, [r2, #0]
 800900c:	e79d      	b.n	8008f4a <_strtod_l+0xa6e>
 800900e:	4653      	mov	r3, sl
 8009010:	e666      	b.n	8008ce0 <_strtod_l+0x804>
 8009012:	465b      	mov	r3, fp
 8009014:	4648      	mov	r0, r9
 8009016:	9307      	str	r3, [sp, #28]
 8009018:	4643      	mov	r3, r8
 800901a:	4689      	mov	r9, r1
 800901c:	46a8      	mov	r8, r5
 800901e:	0001      	movs	r1, r0
 8009020:	001d      	movs	r5, r3
 8009022:	3202      	adds	r2, #2
 8009024:	2e08      	cmp	r6, #8
 8009026:	dc43      	bgt.n	80090b0 <_strtod_l+0xbd4>
 8009028:	0016      	movs	r6, r2
 800902a:	f7ff fb25 	bl	8008678 <_strtod_l+0x19c>
 800902e:	465a      	mov	r2, fp
 8009030:	0038      	movs	r0, r7
 8009032:	9907      	ldr	r1, [sp, #28]
 8009034:	f7ff fa18 	bl	8008468 <strncmp>
 8009038:	2800      	cmp	r0, #0
 800903a:	d045      	beq.n	80090c8 <_strtod_l+0xbec>
 800903c:	2300      	movs	r3, #0
 800903e:	2600      	movs	r6, #0
 8009040:	4699      	mov	r9, r3
 8009042:	4698      	mov	r8, r3
 8009044:	930d      	str	r3, [sp, #52]	; 0x34
 8009046:	f7ff faa5 	bl	8008594 <_strtod_l+0xb8>
 800904a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800904c:	3316      	adds	r3, #22
 800904e:	da00      	bge.n	8009052 <_strtod_l+0xb76>
 8009050:	e570      	b.n	8008b34 <_strtod_l+0x658>
 8009052:	9804      	ldr	r0, [sp, #16]
 8009054:	9905      	ldr	r1, [sp, #20]
 8009056:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009058:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800905a:	1a9a      	subs	r2, r3, r2
 800905c:	4b82      	ldr	r3, [pc, #520]	; (8009268 <_strtod_l+0xd8c>)
 800905e:	00d2      	lsls	r2, r2, #3
 8009060:	189b      	adds	r3, r3, r2
 8009062:	681a      	ldr	r2, [r3, #0]
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	f7fc fc0b 	bl	8005880 <__aeabi_ddiv>
 800906a:	4683      	mov	fp, r0
 800906c:	000f      	movs	r7, r1
 800906e:	e53d      	b.n	8008aec <_strtod_l+0x610>
 8009070:	9b05      	ldr	r3, [sp, #20]
 8009072:	930e      	str	r3, [sp, #56]	; 0x38
 8009074:	2b00      	cmp	r3, #0
 8009076:	d000      	beq.n	800907a <_strtod_l+0xb9e>
 8009078:	e6b7      	b.n	8008dea <_strtod_l+0x90e>
 800907a:	4653      	mov	r3, sl
 800907c:	4646      	mov	r6, r8
 800907e:	46ba      	mov	sl, r7
 8009080:	46d8      	mov	r8, fp
 8009082:	930c      	str	r3, [sp, #48]	; 0x30
 8009084:	2322      	movs	r3, #34	; 0x22
 8009086:	4652      	mov	r2, sl
 8009088:	6013      	str	r3, [r2, #0]
 800908a:	2300      	movs	r3, #0
 800908c:	981c      	ldr	r0, [sp, #112]	; 0x70
 800908e:	469b      	mov	fp, r3
 8009090:	001f      	movs	r7, r3
 8009092:	e603      	b.n	8008c9c <_strtod_l+0x7c0>
 8009094:	001a      	movs	r2, r3
 8009096:	930b      	str	r3, [sp, #44]	; 0x2c
 8009098:	4b74      	ldr	r3, [pc, #464]	; (800926c <_strtod_l+0xd90>)
 800909a:	429a      	cmp	r2, r3
 800909c:	dc01      	bgt.n	80090a2 <_strtod_l+0xbc6>
 800909e:	f7ff fb97 	bl	80087d0 <_strtod_l+0x2f4>
 80090a2:	f7ff fb94 	bl	80087ce <_strtod_l+0x2f2>
 80090a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80090a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090aa:	9216      	str	r2, [sp, #88]	; 0x58
 80090ac:	9317      	str	r3, [sp, #92]	; 0x5c
 80090ae:	e4ea      	b.n	8008a86 <_strtod_l+0x5aa>
 80090b0:	2a10      	cmp	r2, #16
 80090b2:	dc4f      	bgt.n	8009154 <_strtod_l+0xc78>
 80090b4:	464b      	mov	r3, r9
 80090b6:	009b      	lsls	r3, r3, #2
 80090b8:	444b      	add	r3, r9
 80090ba:	4689      	mov	r9, r1
 80090bc:	005b      	lsls	r3, r3, #1
 80090be:	0016      	movs	r6, r2
 80090c0:	2000      	movs	r0, #0
 80090c2:	4499      	add	r9, r3
 80090c4:	f7ff fae1 	bl	800868a <_strtod_l+0x1ae>
 80090c8:	2200      	movs	r2, #0
 80090ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80090cc:	4690      	mov	r8, r2
 80090ce:	445b      	add	r3, fp
 80090d0:	931b      	str	r3, [sp, #108]	; 0x6c
 80090d2:	4691      	mov	r9, r2
 80090d4:	781c      	ldrb	r4, [r3, #0]
 80090d6:	f7ff fab0 	bl	800863a <_strtod_l+0x15e>
 80090da:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80090dc:	2a00      	cmp	r2, #0
 80090de:	d007      	beq.n	80090f0 <_strtod_l+0xc14>
 80090e0:	2135      	movs	r1, #53	; 0x35
 80090e2:	a81e      	add	r0, sp, #120	; 0x78
 80090e4:	f003 f9f6 	bl	800c4d4 <__copybits>
 80090e8:	4650      	mov	r0, sl
 80090ea:	991c      	ldr	r1, [sp, #112]	; 0x70
 80090ec:	f002 fcda 	bl	800baa4 <_Bfree>
 80090f0:	2d05      	cmp	r5, #5
 80090f2:	d900      	bls.n	80090f6 <_strtod_l+0xc1a>
 80090f4:	e709      	b.n	8008f0a <_strtod_l+0xa2e>
 80090f6:	4b5e      	ldr	r3, [pc, #376]	; (8009270 <_strtod_l+0xd94>)
 80090f8:	00ad      	lsls	r5, r5, #2
 80090fa:	595b      	ldr	r3, [r3, r5]
 80090fc:	469f      	mov	pc, r3
 80090fe:	4b5d      	ldr	r3, [pc, #372]	; (8009274 <_strtod_l+0xd98>)
 8009100:	9305      	str	r3, [sp, #20]
 8009102:	2301      	movs	r3, #1
 8009104:	425b      	negs	r3, r3
 8009106:	9304      	str	r3, [sp, #16]
 8009108:	e6ff      	b.n	8008f0a <_strtod_l+0xa2e>
 800910a:	4b50      	ldr	r3, [pc, #320]	; (800924c <_strtod_l+0xd70>)
 800910c:	9305      	str	r3, [sp, #20]
 800910e:	e6fc      	b.n	8008f0a <_strtod_l+0xa2e>
 8009110:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009112:	9304      	str	r3, [sp, #16]
 8009114:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009116:	9305      	str	r3, [sp, #20]
 8009118:	e6f7      	b.n	8008f0a <_strtod_l+0xa2e>
 800911a:	2000      	movs	r0, #0
 800911c:	f7ff fa99 	bl	8008652 <_strtod_l+0x176>
 8009120:	4951      	ldr	r1, [pc, #324]	; (8009268 <_strtod_l+0xd8c>)
 8009122:	00db      	lsls	r3, r3, #3
 8009124:	18c9      	adds	r1, r1, r3
 8009126:	6808      	ldr	r0, [r1, #0]
 8009128:	6849      	ldr	r1, [r1, #4]
 800912a:	9a04      	ldr	r2, [sp, #16]
 800912c:	9b05      	ldr	r3, [sp, #20]
 800912e:	f7fc ffa9 	bl	8006084 <__aeabi_dmul>
 8009132:	4683      	mov	fp, r0
 8009134:	000f      	movs	r7, r1
 8009136:	e4d9      	b.n	8008aec <_strtod_l+0x610>
 8009138:	2300      	movs	r3, #0
 800913a:	960d      	str	r6, [sp, #52]	; 0x34
 800913c:	9310      	str	r3, [sp, #64]	; 0x40
 800913e:	f7ff faa9 	bl	8008694 <_strtod_l+0x1b8>
 8009142:	2300      	movs	r3, #0
 8009144:	4c4c      	ldr	r4, [pc, #304]	; (8009278 <_strtod_l+0xd9c>)
 8009146:	9318      	str	r3, [sp, #96]	; 0x60
 8009148:	9419      	str	r4, [sp, #100]	; 0x64
 800914a:	2300      	movs	r3, #0
 800914c:	9311      	str	r3, [sp, #68]	; 0x44
 800914e:	4b44      	ldr	r3, [pc, #272]	; (8009260 <_strtod_l+0xd84>)
 8009150:	9312      	str	r3, [sp, #72]	; 0x48
 8009152:	e604      	b.n	8008d5e <_strtod_l+0x882>
 8009154:	0016      	movs	r6, r2
 8009156:	2000      	movs	r0, #0
 8009158:	f7ff fa97 	bl	800868a <_strtod_l+0x1ae>
 800915c:	230f      	movs	r3, #15
 800915e:	4c42      	ldr	r4, [pc, #264]	; (8009268 <_strtod_l+0xd8c>)
 8009160:	1b9e      	subs	r6, r3, r6
 8009162:	00f1      	lsls	r1, r6, #3
 8009164:	1861      	adds	r1, r4, r1
 8009166:	9a04      	ldr	r2, [sp, #16]
 8009168:	9b05      	ldr	r3, [sp, #20]
 800916a:	6808      	ldr	r0, [r1, #0]
 800916c:	6849      	ldr	r1, [r1, #4]
 800916e:	f7fc ff89 	bl	8006084 <__aeabi_dmul>
 8009172:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009174:	1b9e      	subs	r6, r3, r6
 8009176:	00f6      	lsls	r6, r6, #3
 8009178:	19a6      	adds	r6, r4, r6
 800917a:	6832      	ldr	r2, [r6, #0]
 800917c:	6873      	ldr	r3, [r6, #4]
 800917e:	f7fc ff81 	bl	8006084 <__aeabi_dmul>
 8009182:	4683      	mov	fp, r0
 8009184:	000f      	movs	r7, r1
 8009186:	e4b1      	b.n	8008aec <_strtod_l+0x610>
 8009188:	4653      	mov	r3, sl
 800918a:	930c      	str	r3, [sp, #48]	; 0x30
 800918c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800918e:	4646      	mov	r6, r8
 8009190:	46d8      	mov	r8, fp
 8009192:	469b      	mov	fp, r3
 8009194:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009196:	46ba      	mov	sl, r7
 8009198:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800919a:	2b00      	cmp	r3, #0
 800919c:	d100      	bne.n	80091a0 <_strtod_l+0xcc4>
 800919e:	e0c0      	b.n	8009322 <_strtod_l+0xe46>
 80091a0:	9b04      	ldr	r3, [sp, #16]
 80091a2:	9c05      	ldr	r4, [sp, #20]
 80091a4:	4935      	ldr	r1, [pc, #212]	; (800927c <_strtod_l+0xda0>)
 80091a6:	0323      	lsls	r3, r4, #12
 80091a8:	0022      	movs	r2, r4
 80091aa:	0b1b      	lsrs	r3, r3, #12
 80091ac:	428b      	cmp	r3, r1
 80091ae:	d100      	bne.n	80091b2 <_strtod_l+0xcd6>
 80091b0:	e0f5      	b.n	800939e <_strtod_l+0xec2>
 80091b2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80091b4:	2900      	cmp	r1, #0
 80091b6:	d100      	bne.n	80091ba <_strtod_l+0xcde>
 80091b8:	e0bc      	b.n	8009334 <_strtod_l+0xe58>
 80091ba:	9a04      	ldr	r2, [sp, #16]
 80091bc:	9b05      	ldr	r3, [sp, #20]
 80091be:	001c      	movs	r4, r3
 80091c0:	4219      	tst	r1, r3
 80091c2:	d01e      	beq.n	8009202 <_strtod_l+0xd26>
 80091c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80091c6:	4658      	mov	r0, fp
 80091c8:	0039      	movs	r1, r7
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d100      	bne.n	80091d0 <_strtod_l+0xcf4>
 80091ce:	e0bd      	b.n	800934c <_strtod_l+0xe70>
 80091d0:	f003 f83e 	bl	800c250 <__ulp>
 80091d4:	9b07      	ldr	r3, [sp, #28]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d00b      	beq.n	80091f2 <_strtod_l+0xd16>
 80091da:	236b      	movs	r3, #107	; 0x6b
 80091dc:	0064      	lsls	r4, r4, #1
 80091de:	0d64      	lsrs	r4, r4, #21
 80091e0:	1b1c      	subs	r4, r3, r4
 80091e2:	2c00      	cmp	r4, #0
 80091e4:	dd05      	ble.n	80091f2 <_strtod_l+0xd16>
 80091e6:	4d26      	ldr	r5, [pc, #152]	; (8009280 <_strtod_l+0xda4>)
 80091e8:	0524      	lsls	r4, r4, #20
 80091ea:	2200      	movs	r2, #0
 80091ec:	1963      	adds	r3, r4, r5
 80091ee:	f7fc ff49 	bl	8006084 <__aeabi_dmul>
 80091f2:	0002      	movs	r2, r0
 80091f4:	000b      	movs	r3, r1
 80091f6:	4658      	mov	r0, fp
 80091f8:	0039      	movs	r1, r7
 80091fa:	f7fc f805 	bl	8005208 <__aeabi_dadd>
 80091fe:	4683      	mov	fp, r0
 8009200:	000f      	movs	r7, r1
 8009202:	9b07      	ldr	r3, [sp, #28]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d00d      	beq.n	8009224 <_strtod_l+0xd48>
 8009208:	4658      	mov	r0, fp
 800920a:	0039      	movs	r1, r7
 800920c:	4b1d      	ldr	r3, [pc, #116]	; (8009284 <_strtod_l+0xda8>)
 800920e:	2200      	movs	r2, #0
 8009210:	f7fc ff38 	bl	8006084 <__aeabi_dmul>
 8009214:	0003      	movs	r3, r0
 8009216:	4683      	mov	fp, r0
 8009218:	000f      	movs	r7, r1
 800921a:	430b      	orrs	r3, r1
 800921c:	d102      	bne.n	8009224 <_strtod_l+0xd48>
 800921e:	2322      	movs	r3, #34	; 0x22
 8009220:	4652      	mov	r2, sl
 8009222:	6013      	str	r3, [r2, #0]
 8009224:	981c      	ldr	r0, [sp, #112]	; 0x70
 8009226:	e539      	b.n	8008c9c <_strtod_l+0x7c0>
 8009228:	22d4      	movs	r2, #212	; 0xd4
 800922a:	0492      	lsls	r2, r2, #18
 800922c:	000b      	movs	r3, r1
 800922e:	4694      	mov	ip, r2
 8009230:	4463      	add	r3, ip
 8009232:	9305      	str	r3, [sp, #20]
 8009234:	2300      	movs	r3, #0
 8009236:	9307      	str	r3, [sp, #28]
 8009238:	f7ff fb39 	bl	80088ae <_strtod_l+0x3d2>
 800923c:	00000433 	.word	0x00000433
 8009240:	ffefffff 	.word	0xffefffff
 8009244:	08013404 	.word	0x08013404
 8009248:	08013408 	.word	0x08013408
 800924c:	7ff00000 	.word	0x7ff00000
 8009250:	94a03595 	.word	0x94a03595
 8009254:	3fcfffff 	.word	0x3fcfffff
 8009258:	3fdfffff 	.word	0x3fdfffff
 800925c:	35afe535 	.word	0x35afe535
 8009260:	3fe00000 	.word	0x3fe00000
 8009264:	08012ad8 	.word	0x08012ad8
 8009268:	08012df8 	.word	0x08012df8
 800926c:	00004e1f 	.word	0x00004e1f
 8009270:	08012ac0 	.word	0x08012ac0
 8009274:	7fffffff 	.word	0x7fffffff
 8009278:	bfe00000 	.word	0xbfe00000
 800927c:	000fffff 	.word	0x000fffff
 8009280:	3ff00000 	.word	0x3ff00000
 8009284:	39500000 	.word	0x39500000
 8009288:	496d      	ldr	r1, [pc, #436]	; (8009440 <_strtod_l+0xf64>)
 800928a:	aa1e      	add	r2, sp, #120	; 0x78
 800928c:	3114      	adds	r1, #20
 800928e:	a81b      	add	r0, sp, #108	; 0x6c
 8009290:	f002 f9ee 	bl	800b670 <__hexnan>
 8009294:	2805      	cmp	r0, #5
 8009296:	d001      	beq.n	800929c <_strtod_l+0xdc0>
 8009298:	f7ff f9a2 	bl	80085e0 <_strtod_l+0x104>
 800929c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800929e:	4a69      	ldr	r2, [pc, #420]	; (8009444 <_strtod_l+0xf68>)
 80092a0:	431a      	orrs	r2, r3
 80092a2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80092a4:	9205      	str	r2, [sp, #20]
 80092a6:	9304      	str	r3, [sp, #16]
 80092a8:	9b04      	ldr	r3, [sp, #16]
 80092aa:	9c05      	ldr	r4, [sp, #20]
 80092ac:	469b      	mov	fp, r3
 80092ae:	0027      	movs	r7, r4
 80092b0:	f7ff fc1c 	bl	8008aec <_strtod_l+0x610>
 80092b4:	4653      	mov	r3, sl
 80092b6:	9904      	ldr	r1, [sp, #16]
 80092b8:	9a05      	ldr	r2, [sp, #20]
 80092ba:	930c      	str	r3, [sp, #48]	; 0x30
 80092bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092be:	4646      	mov	r6, r8
 80092c0:	46d8      	mov	r8, fp
 80092c2:	469b      	mov	fp, r3
 80092c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092c6:	46ba      	mov	sl, r7
 80092c8:	430b      	orrs	r3, r1
 80092ca:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80092cc:	d199      	bne.n	8009202 <_strtod_l+0xd26>
 80092ce:	0014      	movs	r4, r2
 80092d0:	0313      	lsls	r3, r2, #12
 80092d2:	d196      	bne.n	8009202 <_strtod_l+0xd26>
 80092d4:	4b5b      	ldr	r3, [pc, #364]	; (8009444 <_strtod_l+0xf68>)
 80092d6:	4013      	ands	r3, r2
 80092d8:	22d6      	movs	r2, #214	; 0xd6
 80092da:	04d2      	lsls	r2, r2, #19
 80092dc:	4293      	cmp	r3, r2
 80092de:	d990      	bls.n	8009202 <_strtod_l+0xd26>
 80092e0:	6973      	ldr	r3, [r6, #20]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d102      	bne.n	80092ec <_strtod_l+0xe10>
 80092e6:	6933      	ldr	r3, [r6, #16]
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	dd8a      	ble.n	8009202 <_strtod_l+0xd26>
 80092ec:	0031      	movs	r1, r6
 80092ee:	2201      	movs	r2, #1
 80092f0:	4650      	mov	r0, sl
 80092f2:	f002 fe57 	bl	800bfa4 <__lshift>
 80092f6:	4649      	mov	r1, r9
 80092f8:	0006      	movs	r6, r0
 80092fa:	f002 fec9 	bl	800c090 <__mcmp>
 80092fe:	2800      	cmp	r0, #0
 8009300:	dc00      	bgt.n	8009304 <_strtod_l+0xe28>
 8009302:	e77e      	b.n	8009202 <_strtod_l+0xd26>
 8009304:	9b07      	ldr	r3, [sp, #28]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d06e      	beq.n	80093e8 <_strtod_l+0xf0c>
 800930a:	22d6      	movs	r2, #214	; 0xd6
 800930c:	4b4d      	ldr	r3, [pc, #308]	; (8009444 <_strtod_l+0xf68>)
 800930e:	04d2      	lsls	r2, r2, #19
 8009310:	4023      	ands	r3, r4
 8009312:	4293      	cmp	r3, r2
 8009314:	dc68      	bgt.n	80093e8 <_strtod_l+0xf0c>
 8009316:	22dc      	movs	r2, #220	; 0xdc
 8009318:	0492      	lsls	r2, r2, #18
 800931a:	4293      	cmp	r3, r2
 800931c:	dd00      	ble.n	8009320 <_strtod_l+0xe44>
 800931e:	e773      	b.n	8009208 <_strtod_l+0xd2c>
 8009320:	e6b0      	b.n	8009084 <_strtod_l+0xba8>
 8009322:	9904      	ldr	r1, [sp, #16]
 8009324:	9a05      	ldr	r2, [sp, #20]
 8009326:	0313      	lsls	r3, r2, #12
 8009328:	0b1b      	lsrs	r3, r3, #12
 800932a:	0014      	movs	r4, r2
 800932c:	430b      	orrs	r3, r1
 800932e:	d000      	beq.n	8009332 <_strtod_l+0xe56>
 8009330:	e73f      	b.n	80091b2 <_strtod_l+0xcd6>
 8009332:	e7e7      	b.n	8009304 <_strtod_l+0xe28>
 8009334:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009336:	9b04      	ldr	r3, [sp, #16]
 8009338:	9c05      	ldr	r4, [sp, #20]
 800933a:	421a      	tst	r2, r3
 800933c:	d100      	bne.n	8009340 <_strtod_l+0xe64>
 800933e:	e760      	b.n	8009202 <_strtod_l+0xd26>
 8009340:	e740      	b.n	80091c4 <_strtod_l+0xce8>
 8009342:	2300      	movs	r3, #0
 8009344:	4699      	mov	r9, r3
 8009346:	4b40      	ldr	r3, [pc, #256]	; (8009448 <_strtod_l+0xf6c>)
 8009348:	9307      	str	r3, [sp, #28]
 800934a:	e584      	b.n	8008e56 <_strtod_l+0x97a>
 800934c:	f002 ff80 	bl	800c250 <__ulp>
 8009350:	9b07      	ldr	r3, [sp, #28]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d056      	beq.n	8009404 <_strtod_l+0xf28>
 8009356:	236b      	movs	r3, #107	; 0x6b
 8009358:	0064      	lsls	r4, r4, #1
 800935a:	0d64      	lsrs	r4, r4, #21
 800935c:	1b1c      	subs	r4, r3, r4
 800935e:	2c00      	cmp	r4, #0
 8009360:	dd05      	ble.n	800936e <_strtod_l+0xe92>
 8009362:	4d3a      	ldr	r5, [pc, #232]	; (800944c <_strtod_l+0xf70>)
 8009364:	0524      	lsls	r4, r4, #20
 8009366:	2200      	movs	r2, #0
 8009368:	1963      	adds	r3, r4, r5
 800936a:	f7fc fe8b 	bl	8006084 <__aeabi_dmul>
 800936e:	0002      	movs	r2, r0
 8009370:	000b      	movs	r3, r1
 8009372:	4658      	mov	r0, fp
 8009374:	0039      	movs	r1, r7
 8009376:	f7fd f8f1 	bl	800655c <__aeabi_dsub>
 800937a:	2200      	movs	r2, #0
 800937c:	2300      	movs	r3, #0
 800937e:	4683      	mov	fp, r0
 8009380:	000f      	movs	r7, r1
 8009382:	f7fa feb7 	bl	80040f4 <__aeabi_dcmpeq>
 8009386:	2800      	cmp	r0, #0
 8009388:	d100      	bne.n	800938c <_strtod_l+0xeb0>
 800938a:	e73d      	b.n	8009208 <_strtod_l+0xd2c>
 800938c:	e67a      	b.n	8009084 <_strtod_l+0xba8>
 800938e:	2201      	movs	r2, #1
 8009390:	4252      	negs	r2, r2
 8009392:	409a      	lsls	r2, r3
 8009394:	9b04      	ldr	r3, [sp, #16]
 8009396:	4013      	ands	r3, r2
 8009398:	9304      	str	r3, [sp, #16]
 800939a:	f7ff fc23 	bl	8008be4 <_strtod_l+0x708>
 800939e:	9b07      	ldr	r3, [sp, #28]
 80093a0:	9904      	ldr	r1, [sp, #16]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d02b      	beq.n	80093fe <_strtod_l+0xf22>
 80093a6:	20d4      	movs	r0, #212	; 0xd4
 80093a8:	4b26      	ldr	r3, [pc, #152]	; (8009444 <_strtod_l+0xf68>)
 80093aa:	04c0      	lsls	r0, r0, #19
 80093ac:	4023      	ands	r3, r4
 80093ae:	4283      	cmp	r3, r0
 80093b0:	d825      	bhi.n	80093fe <_strtod_l+0xf22>
 80093b2:	206b      	movs	r0, #107	; 0x6b
 80093b4:	0d1b      	lsrs	r3, r3, #20
 80093b6:	1ac0      	subs	r0, r0, r3
 80093b8:	2301      	movs	r3, #1
 80093ba:	425b      	negs	r3, r3
 80093bc:	4083      	lsls	r3, r0
 80093be:	4299      	cmp	r1, r3
 80093c0:	d000      	beq.n	80093c4 <_strtod_l+0xee8>
 80093c2:	e6f6      	b.n	80091b2 <_strtod_l+0xcd6>
 80093c4:	4b22      	ldr	r3, [pc, #136]	; (8009450 <_strtod_l+0xf74>)
 80093c6:	429a      	cmp	r2, r3
 80093c8:	d035      	beq.n	8009436 <_strtod_l+0xf5a>
 80093ca:	2180      	movs	r1, #128	; 0x80
 80093cc:	4b1d      	ldr	r3, [pc, #116]	; (8009444 <_strtod_l+0xf68>)
 80093ce:	0349      	lsls	r1, r1, #13
 80093d0:	401a      	ands	r2, r3
 80093d2:	0013      	movs	r3, r2
 80093d4:	468c      	mov	ip, r1
 80093d6:	4463      	add	r3, ip
 80093d8:	9305      	str	r3, [sp, #20]
 80093da:	2300      	movs	r3, #0
 80093dc:	9304      	str	r3, [sp, #16]
 80093de:	9b04      	ldr	r3, [sp, #16]
 80093e0:	9c05      	ldr	r4, [sp, #20]
 80093e2:	469b      	mov	fp, r3
 80093e4:	0027      	movs	r7, r4
 80093e6:	e70c      	b.n	8009202 <_strtod_l+0xd26>
 80093e8:	4b16      	ldr	r3, [pc, #88]	; (8009444 <_strtod_l+0xf68>)
 80093ea:	401c      	ands	r4, r3
 80093ec:	4b19      	ldr	r3, [pc, #100]	; (8009454 <_strtod_l+0xf78>)
 80093ee:	469c      	mov	ip, r3
 80093f0:	4b19      	ldr	r3, [pc, #100]	; (8009458 <_strtod_l+0xf7c>)
 80093f2:	4464      	add	r4, ip
 80093f4:	4323      	orrs	r3, r4
 80093f6:	9305      	str	r3, [sp, #20]
 80093f8:	2301      	movs	r3, #1
 80093fa:	425b      	negs	r3, r3
 80093fc:	e7ee      	b.n	80093dc <_strtod_l+0xf00>
 80093fe:	2301      	movs	r3, #1
 8009400:	425b      	negs	r3, r3
 8009402:	e7dc      	b.n	80093be <_strtod_l+0xee2>
 8009404:	0002      	movs	r2, r0
 8009406:	000b      	movs	r3, r1
 8009408:	4658      	mov	r0, fp
 800940a:	0039      	movs	r1, r7
 800940c:	f7fd f8a6 	bl	800655c <__aeabi_dsub>
 8009410:	2200      	movs	r2, #0
 8009412:	2300      	movs	r3, #0
 8009414:	4683      	mov	fp, r0
 8009416:	000f      	movs	r7, r1
 8009418:	f7fa fe6c 	bl	80040f4 <__aeabi_dcmpeq>
 800941c:	2800      	cmp	r0, #0
 800941e:	d000      	beq.n	8009422 <_strtod_l+0xf46>
 8009420:	e630      	b.n	8009084 <_strtod_l+0xba8>
 8009422:	981c      	ldr	r0, [sp, #112]	; 0x70
 8009424:	e43a      	b.n	8008c9c <_strtod_l+0x7c0>
 8009426:	234b      	movs	r3, #75	; 0x4b
 8009428:	1a9a      	subs	r2, r3, r2
 800942a:	3b4c      	subs	r3, #76	; 0x4c
 800942c:	4093      	lsls	r3, r2
 800942e:	4019      	ands	r1, r3
 8009430:	9105      	str	r1, [sp, #20]
 8009432:	f7ff fbd7 	bl	8008be4 <_strtod_l+0x708>
 8009436:	1c4b      	adds	r3, r1, #1
 8009438:	d1c7      	bne.n	80093ca <_strtod_l+0xeee>
 800943a:	981c      	ldr	r0, [sp, #112]	; 0x70
 800943c:	e428      	b.n	8008c90 <_strtod_l+0x7b4>
 800943e:	46c0      	nop			; (mov r8, r8)
 8009440:	08012ad8 	.word	0x08012ad8
 8009444:	7ff00000 	.word	0x7ff00000
 8009448:	08012dd0 	.word	0x08012dd0
 800944c:	3ff00000 	.word	0x3ff00000
 8009450:	7fefffff 	.word	0x7fefffff
 8009454:	fff00000 	.word	0xfff00000
 8009458:	000fffff 	.word	0x000fffff

0800945c <_strtod_r>:
 800945c:	b510      	push	{r4, lr}
 800945e:	4b02      	ldr	r3, [pc, #8]	; (8009468 <_strtod_r+0xc>)
 8009460:	f7ff f83c 	bl	80084dc <_strtod_l>
 8009464:	bd10      	pop	{r4, pc}
 8009466:	46c0      	nop			; (mov r8, r8)
 8009468:	2000006c 	.word	0x2000006c

0800946c <strtod_l>:
 800946c:	b510      	push	{r4, lr}
 800946e:	0004      	movs	r4, r0
 8009470:	0013      	movs	r3, r2
 8009472:	4a03      	ldr	r2, [pc, #12]	; (8009480 <strtod_l+0x14>)
 8009474:	6810      	ldr	r0, [r2, #0]
 8009476:	000a      	movs	r2, r1
 8009478:	0021      	movs	r1, r4
 800947a:	f7ff f82f 	bl	80084dc <_strtod_l>
 800947e:	bd10      	pop	{r4, pc}
 8009480:	20000004 	.word	0x20000004

08009484 <strtod>:
 8009484:	b510      	push	{r4, lr}
 8009486:	0004      	movs	r4, r0
 8009488:	4b03      	ldr	r3, [pc, #12]	; (8009498 <strtod+0x14>)
 800948a:	000a      	movs	r2, r1
 800948c:	6818      	ldr	r0, [r3, #0]
 800948e:	0021      	movs	r1, r4
 8009490:	4b02      	ldr	r3, [pc, #8]	; (800949c <strtod+0x18>)
 8009492:	f7ff f823 	bl	80084dc <_strtod_l>
 8009496:	bd10      	pop	{r4, pc}
 8009498:	20000004 	.word	0x20000004
 800949c:	2000006c 	.word	0x2000006c

080094a0 <strtof_l>:
 80094a0:	0013      	movs	r3, r2
 80094a2:	4a27      	ldr	r2, [pc, #156]	; (8009540 <strtof_l+0xa0>)
 80094a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094a6:	46c6      	mov	lr, r8
 80094a8:	4690      	mov	r8, r2
 80094aa:	000a      	movs	r2, r1
 80094ac:	0001      	movs	r1, r0
 80094ae:	4640      	mov	r0, r8
 80094b0:	b500      	push	{lr}
 80094b2:	6800      	ldr	r0, [r0, #0]
 80094b4:	f7ff f812 	bl	80084dc <_strtod_l>
 80094b8:	0002      	movs	r2, r0
 80094ba:	000b      	movs	r3, r1
 80094bc:	0005      	movs	r5, r0
 80094be:	000c      	movs	r4, r1
 80094c0:	f003 fd66 	bl	800cf90 <__aeabi_dcmpun>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d12e      	bne.n	8009526 <strtof_l+0x86>
 80094c8:	0021      	movs	r1, r4
 80094ca:	0028      	movs	r0, r5
 80094cc:	f7fd fc86 	bl	8006ddc <__aeabi_d2f>
 80094d0:	0047      	lsls	r7, r0, #1
 80094d2:	087f      	lsrs	r7, r7, #1
 80094d4:	1c06      	adds	r6, r0, #0
 80094d6:	491b      	ldr	r1, [pc, #108]	; (8009544 <strtof_l+0xa4>)
 80094d8:	1c38      	adds	r0, r7, #0
 80094da:	f7fb fdcf 	bl	800507c <__aeabi_fcmpun>
 80094de:	2800      	cmp	r0, #0
 80094e0:	d11d      	bne.n	800951e <strtof_l+0x7e>
 80094e2:	4918      	ldr	r1, [pc, #96]	; (8009544 <strtof_l+0xa4>)
 80094e4:	1c38      	adds	r0, r7, #0
 80094e6:	f7fa fe4f 	bl	8004188 <__aeabi_fcmple>
 80094ea:	2800      	cmp	r0, #0
 80094ec:	d117      	bne.n	800951e <strtof_l+0x7e>
 80094ee:	2201      	movs	r2, #1
 80094f0:	0064      	lsls	r4, r4, #1
 80094f2:	0864      	lsrs	r4, r4, #1
 80094f4:	0028      	movs	r0, r5
 80094f6:	0021      	movs	r1, r4
 80094f8:	4b13      	ldr	r3, [pc, #76]	; (8009548 <strtof_l+0xa8>)
 80094fa:	4252      	negs	r2, r2
 80094fc:	f003 fd48 	bl	800cf90 <__aeabi_dcmpun>
 8009500:	2800      	cmp	r0, #0
 8009502:	d108      	bne.n	8009516 <strtof_l+0x76>
 8009504:	2201      	movs	r2, #1
 8009506:	0028      	movs	r0, r5
 8009508:	0021      	movs	r1, r4
 800950a:	4b0f      	ldr	r3, [pc, #60]	; (8009548 <strtof_l+0xa8>)
 800950c:	4252      	negs	r2, r2
 800950e:	f7fa fe01 	bl	8004114 <__aeabi_dcmple>
 8009512:	2800      	cmp	r0, #0
 8009514:	d003      	beq.n	800951e <strtof_l+0x7e>
 8009516:	4643      	mov	r3, r8
 8009518:	2222      	movs	r2, #34	; 0x22
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	601a      	str	r2, [r3, #0]
 800951e:	1c30      	adds	r0, r6, #0
 8009520:	bc80      	pop	{r7}
 8009522:	46b8      	mov	r8, r7
 8009524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009526:	4809      	ldr	r0, [pc, #36]	; (800954c <strtof_l+0xac>)
 8009528:	2c00      	cmp	r4, #0
 800952a:	da05      	bge.n	8009538 <strtof_l+0x98>
 800952c:	f7fa fc44 	bl	8003db8 <nanf>
 8009530:	2380      	movs	r3, #128	; 0x80
 8009532:	061b      	lsls	r3, r3, #24
 8009534:	18c6      	adds	r6, r0, r3
 8009536:	e7f2      	b.n	800951e <strtof_l+0x7e>
 8009538:	f7fa fc3e 	bl	8003db8 <nanf>
 800953c:	1c06      	adds	r6, r0, #0
 800953e:	e7ee      	b.n	800951e <strtof_l+0x7e>
 8009540:	20000004 	.word	0x20000004
 8009544:	7f7fffff 	.word	0x7f7fffff
 8009548:	7fefffff 	.word	0x7fefffff
 800954c:	08013524 	.word	0x08013524

08009550 <strtof>:
 8009550:	4b27      	ldr	r3, [pc, #156]	; (80095f0 <strtof+0xa0>)
 8009552:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009554:	46c6      	mov	lr, r8
 8009556:	4698      	mov	r8, r3
 8009558:	000a      	movs	r2, r1
 800955a:	0001      	movs	r1, r0
 800955c:	4640      	mov	r0, r8
 800955e:	b500      	push	{lr}
 8009560:	4b24      	ldr	r3, [pc, #144]	; (80095f4 <strtof+0xa4>)
 8009562:	6800      	ldr	r0, [r0, #0]
 8009564:	f7fe ffba 	bl	80084dc <_strtod_l>
 8009568:	0002      	movs	r2, r0
 800956a:	000b      	movs	r3, r1
 800956c:	0005      	movs	r5, r0
 800956e:	000c      	movs	r4, r1
 8009570:	f003 fd0e 	bl	800cf90 <__aeabi_dcmpun>
 8009574:	2800      	cmp	r0, #0
 8009576:	d12e      	bne.n	80095d6 <strtof+0x86>
 8009578:	0021      	movs	r1, r4
 800957a:	0028      	movs	r0, r5
 800957c:	f7fd fc2e 	bl	8006ddc <__aeabi_d2f>
 8009580:	0047      	lsls	r7, r0, #1
 8009582:	087f      	lsrs	r7, r7, #1
 8009584:	1c06      	adds	r6, r0, #0
 8009586:	491c      	ldr	r1, [pc, #112]	; (80095f8 <strtof+0xa8>)
 8009588:	1c38      	adds	r0, r7, #0
 800958a:	f7fb fd77 	bl	800507c <__aeabi_fcmpun>
 800958e:	2800      	cmp	r0, #0
 8009590:	d11d      	bne.n	80095ce <strtof+0x7e>
 8009592:	4919      	ldr	r1, [pc, #100]	; (80095f8 <strtof+0xa8>)
 8009594:	1c38      	adds	r0, r7, #0
 8009596:	f7fa fdf7 	bl	8004188 <__aeabi_fcmple>
 800959a:	2800      	cmp	r0, #0
 800959c:	d117      	bne.n	80095ce <strtof+0x7e>
 800959e:	2201      	movs	r2, #1
 80095a0:	0064      	lsls	r4, r4, #1
 80095a2:	0864      	lsrs	r4, r4, #1
 80095a4:	0028      	movs	r0, r5
 80095a6:	0021      	movs	r1, r4
 80095a8:	4b14      	ldr	r3, [pc, #80]	; (80095fc <strtof+0xac>)
 80095aa:	4252      	negs	r2, r2
 80095ac:	f003 fcf0 	bl	800cf90 <__aeabi_dcmpun>
 80095b0:	2800      	cmp	r0, #0
 80095b2:	d108      	bne.n	80095c6 <strtof+0x76>
 80095b4:	2201      	movs	r2, #1
 80095b6:	0028      	movs	r0, r5
 80095b8:	0021      	movs	r1, r4
 80095ba:	4b10      	ldr	r3, [pc, #64]	; (80095fc <strtof+0xac>)
 80095bc:	4252      	negs	r2, r2
 80095be:	f7fa fda9 	bl	8004114 <__aeabi_dcmple>
 80095c2:	2800      	cmp	r0, #0
 80095c4:	d003      	beq.n	80095ce <strtof+0x7e>
 80095c6:	4643      	mov	r3, r8
 80095c8:	2222      	movs	r2, #34	; 0x22
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	601a      	str	r2, [r3, #0]
 80095ce:	1c30      	adds	r0, r6, #0
 80095d0:	bc80      	pop	{r7}
 80095d2:	46b8      	mov	r8, r7
 80095d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095d6:	480a      	ldr	r0, [pc, #40]	; (8009600 <strtof+0xb0>)
 80095d8:	2c00      	cmp	r4, #0
 80095da:	da05      	bge.n	80095e8 <strtof+0x98>
 80095dc:	f7fa fbec 	bl	8003db8 <nanf>
 80095e0:	2380      	movs	r3, #128	; 0x80
 80095e2:	061b      	lsls	r3, r3, #24
 80095e4:	18c6      	adds	r6, r0, r3
 80095e6:	e7f2      	b.n	80095ce <strtof+0x7e>
 80095e8:	f7fa fbe6 	bl	8003db8 <nanf>
 80095ec:	1c06      	adds	r6, r0, #0
 80095ee:	e7ee      	b.n	80095ce <strtof+0x7e>
 80095f0:	20000004 	.word	0x20000004
 80095f4:	2000006c 	.word	0x2000006c
 80095f8:	7f7fffff 	.word	0x7f7fffff
 80095fc:	7fefffff 	.word	0x7fefffff
 8009600:	08013524 	.word	0x08013524

08009604 <_strtol_l.part.0>:
 8009604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009606:	4657      	mov	r7, sl
 8009608:	464e      	mov	r6, r9
 800960a:	4645      	mov	r5, r8
 800960c:	46de      	mov	lr, fp
 800960e:	4682      	mov	sl, r0
 8009610:	b5e0      	push	{r5, r6, r7, lr}
 8009612:	4691      	mov	r9, r2
 8009614:	4688      	mov	r8, r1
 8009616:	001e      	movs	r6, r3
 8009618:	000a      	movs	r2, r1
 800961a:	2008      	movs	r0, #8
 800961c:	4f48      	ldr	r7, [pc, #288]	; (8009740 <_strtol_l.part.0+0x13c>)
 800961e:	b083      	sub	sp, #12
 8009620:	0013      	movs	r3, r2
 8009622:	781c      	ldrb	r4, [r3, #0]
 8009624:	1c55      	adds	r5, r2, #1
 8009626:	5d39      	ldrb	r1, [r7, r4]
 8009628:	002a      	movs	r2, r5
 800962a:	4208      	tst	r0, r1
 800962c:	d1f8      	bne.n	8009620 <_strtol_l.part.0+0x1c>
 800962e:	2c2d      	cmp	r4, #45	; 0x2d
 8009630:	d066      	beq.n	8009700 <_strtol_l.part.0+0xfc>
 8009632:	2c2b      	cmp	r4, #43	; 0x2b
 8009634:	d029      	beq.n	800968a <_strtol_l.part.0+0x86>
 8009636:	4b43      	ldr	r3, [pc, #268]	; (8009744 <_strtol_l.part.0+0x140>)
 8009638:	469b      	mov	fp, r3
 800963a:	2300      	movs	r3, #0
 800963c:	9301      	str	r3, [sp, #4]
 800963e:	2e00      	cmp	r6, #0
 8009640:	d02b      	beq.n	800969a <_strtol_l.part.0+0x96>
 8009642:	2e10      	cmp	r6, #16
 8009644:	d064      	beq.n	8009710 <_strtol_l.part.0+0x10c>
 8009646:	0037      	movs	r7, r6
 8009648:	0039      	movs	r1, r7
 800964a:	4658      	mov	r0, fp
 800964c:	f7fa fc52 	bl	8003ef4 <__aeabi_uidivmod>
 8009650:	002b      	movs	r3, r5
 8009652:	468c      	mov	ip, r1
 8009654:	2200      	movs	r2, #0
 8009656:	2100      	movs	r1, #0
 8009658:	e007      	b.n	800966a <_strtol_l.part.0+0x66>
 800965a:	4288      	cmp	r0, r1
 800965c:	d312      	bcc.n	8009684 <_strtol_l.part.0+0x80>
 800965e:	d03f      	beq.n	80096e0 <_strtol_l.part.0+0xdc>
 8009660:	2201      	movs	r2, #1
 8009662:	4379      	muls	r1, r7
 8009664:	1869      	adds	r1, r5, r1
 8009666:	781c      	ldrb	r4, [r3, #0]
 8009668:	3301      	adds	r3, #1
 800966a:	0025      	movs	r5, r4
 800966c:	3d30      	subs	r5, #48	; 0x30
 800966e:	2d09      	cmp	r5, #9
 8009670:	d904      	bls.n	800967c <_strtol_l.part.0+0x78>
 8009672:	3d11      	subs	r5, #17
 8009674:	2d19      	cmp	r5, #25
 8009676:	d815      	bhi.n	80096a4 <_strtol_l.part.0+0xa0>
 8009678:	3c37      	subs	r4, #55	; 0x37
 800967a:	0025      	movs	r5, r4
 800967c:	42ae      	cmp	r6, r5
 800967e:	dd19      	ble.n	80096b4 <_strtol_l.part.0+0xb0>
 8009680:	2a00      	cmp	r2, #0
 8009682:	daea      	bge.n	800965a <_strtol_l.part.0+0x56>
 8009684:	2201      	movs	r2, #1
 8009686:	4252      	negs	r2, r2
 8009688:	e7ed      	b.n	8009666 <_strtol_l.part.0+0x62>
 800968a:	782c      	ldrb	r4, [r5, #0]
 800968c:	1c9d      	adds	r5, r3, #2
 800968e:	4b2d      	ldr	r3, [pc, #180]	; (8009744 <_strtol_l.part.0+0x140>)
 8009690:	469b      	mov	fp, r3
 8009692:	2300      	movs	r3, #0
 8009694:	9301      	str	r3, [sp, #4]
 8009696:	2e00      	cmp	r6, #0
 8009698:	d1d3      	bne.n	8009642 <_strtol_l.part.0+0x3e>
 800969a:	2c30      	cmp	r4, #48	; 0x30
 800969c:	d046      	beq.n	800972c <_strtol_l.part.0+0x128>
 800969e:	270a      	movs	r7, #10
 80096a0:	260a      	movs	r6, #10
 80096a2:	e7d1      	b.n	8009648 <_strtol_l.part.0+0x44>
 80096a4:	0025      	movs	r5, r4
 80096a6:	3d61      	subs	r5, #97	; 0x61
 80096a8:	2d19      	cmp	r5, #25
 80096aa:	d803      	bhi.n	80096b4 <_strtol_l.part.0+0xb0>
 80096ac:	3c57      	subs	r4, #87	; 0x57
 80096ae:	0025      	movs	r5, r4
 80096b0:	42ae      	cmp	r6, r5
 80096b2:	dce5      	bgt.n	8009680 <_strtol_l.part.0+0x7c>
 80096b4:	2a00      	cmp	r2, #0
 80096b6:	db18      	blt.n	80096ea <_strtol_l.part.0+0xe6>
 80096b8:	9801      	ldr	r0, [sp, #4]
 80096ba:	2800      	cmp	r0, #0
 80096bc:	d000      	beq.n	80096c0 <_strtol_l.part.0+0xbc>
 80096be:	4249      	negs	r1, r1
 80096c0:	4648      	mov	r0, r9
 80096c2:	2800      	cmp	r0, #0
 80096c4:	d004      	beq.n	80096d0 <_strtol_l.part.0+0xcc>
 80096c6:	2a00      	cmp	r2, #0
 80096c8:	d138      	bne.n	800973c <_strtol_l.part.0+0x138>
 80096ca:	464b      	mov	r3, r9
 80096cc:	4642      	mov	r2, r8
 80096ce:	601a      	str	r2, [r3, #0]
 80096d0:	0008      	movs	r0, r1
 80096d2:	b003      	add	sp, #12
 80096d4:	bcf0      	pop	{r4, r5, r6, r7}
 80096d6:	46bb      	mov	fp, r7
 80096d8:	46b2      	mov	sl, r6
 80096da:	46a9      	mov	r9, r5
 80096dc:	46a0      	mov	r8, r4
 80096de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096e0:	45ac      	cmp	ip, r5
 80096e2:	dabd      	bge.n	8009660 <_strtol_l.part.0+0x5c>
 80096e4:	2201      	movs	r2, #1
 80096e6:	4252      	negs	r2, r2
 80096e8:	e7bd      	b.n	8009666 <_strtol_l.part.0+0x62>
 80096ea:	2222      	movs	r2, #34	; 0x22
 80096ec:	4651      	mov	r1, sl
 80096ee:	600a      	str	r2, [r1, #0]
 80096f0:	464a      	mov	r2, r9
 80096f2:	4659      	mov	r1, fp
 80096f4:	2a00      	cmp	r2, #0
 80096f6:	d0eb      	beq.n	80096d0 <_strtol_l.part.0+0xcc>
 80096f8:	3b01      	subs	r3, #1
 80096fa:	4698      	mov	r8, r3
 80096fc:	4659      	mov	r1, fp
 80096fe:	e7e4      	b.n	80096ca <_strtol_l.part.0+0xc6>
 8009700:	782c      	ldrb	r4, [r5, #0]
 8009702:	1c9d      	adds	r5, r3, #2
 8009704:	2380      	movs	r3, #128	; 0x80
 8009706:	061b      	lsls	r3, r3, #24
 8009708:	469b      	mov	fp, r3
 800970a:	2301      	movs	r3, #1
 800970c:	9301      	str	r3, [sp, #4]
 800970e:	e796      	b.n	800963e <_strtol_l.part.0+0x3a>
 8009710:	2c30      	cmp	r4, #48	; 0x30
 8009712:	d104      	bne.n	800971e <_strtol_l.part.0+0x11a>
 8009714:	2220      	movs	r2, #32
 8009716:	782b      	ldrb	r3, [r5, #0]
 8009718:	4393      	bics	r3, r2
 800971a:	2b58      	cmp	r3, #88	; 0x58
 800971c:	d001      	beq.n	8009722 <_strtol_l.part.0+0x11e>
 800971e:	2710      	movs	r7, #16
 8009720:	e792      	b.n	8009648 <_strtol_l.part.0+0x44>
 8009722:	786c      	ldrb	r4, [r5, #1]
 8009724:	2710      	movs	r7, #16
 8009726:	2610      	movs	r6, #16
 8009728:	3502      	adds	r5, #2
 800972a:	e78d      	b.n	8009648 <_strtol_l.part.0+0x44>
 800972c:	2220      	movs	r2, #32
 800972e:	782b      	ldrb	r3, [r5, #0]
 8009730:	4393      	bics	r3, r2
 8009732:	2b58      	cmp	r3, #88	; 0x58
 8009734:	d0f5      	beq.n	8009722 <_strtol_l.part.0+0x11e>
 8009736:	2708      	movs	r7, #8
 8009738:	2608      	movs	r6, #8
 800973a:	e785      	b.n	8009648 <_strtol_l.part.0+0x44>
 800973c:	468b      	mov	fp, r1
 800973e:	e7db      	b.n	80096f8 <_strtol_l.part.0+0xf4>
 8009740:	08012b29 	.word	0x08012b29
 8009744:	7fffffff 	.word	0x7fffffff

08009748 <_strtol_r>:
 8009748:	b510      	push	{r4, lr}
 800974a:	2b01      	cmp	r3, #1
 800974c:	d004      	beq.n	8009758 <_strtol_r+0x10>
 800974e:	2b24      	cmp	r3, #36	; 0x24
 8009750:	d802      	bhi.n	8009758 <_strtol_r+0x10>
 8009752:	f7ff ff57 	bl	8009604 <_strtol_l.part.0>
 8009756:	e004      	b.n	8009762 <_strtol_r+0x1a>
 8009758:	f7fd fc00 	bl	8006f5c <__errno>
 800975c:	2316      	movs	r3, #22
 800975e:	6003      	str	r3, [r0, #0]
 8009760:	2000      	movs	r0, #0
 8009762:	bd10      	pop	{r4, pc}

08009764 <strtol_l>:
 8009764:	0013      	movs	r3, r2
 8009766:	b510      	push	{r4, lr}
 8009768:	2a01      	cmp	r2, #1
 800976a:	d009      	beq.n	8009780 <strtol_l+0x1c>
 800976c:	2a24      	cmp	r2, #36	; 0x24
 800976e:	d807      	bhi.n	8009780 <strtol_l+0x1c>
 8009770:	4a06      	ldr	r2, [pc, #24]	; (800978c <strtol_l+0x28>)
 8009772:	6814      	ldr	r4, [r2, #0]
 8009774:	000a      	movs	r2, r1
 8009776:	0001      	movs	r1, r0
 8009778:	0020      	movs	r0, r4
 800977a:	f7ff ff43 	bl	8009604 <_strtol_l.part.0>
 800977e:	e004      	b.n	800978a <strtol_l+0x26>
 8009780:	f7fd fbec 	bl	8006f5c <__errno>
 8009784:	2316      	movs	r3, #22
 8009786:	6003      	str	r3, [r0, #0]
 8009788:	2000      	movs	r0, #0
 800978a:	bd10      	pop	{r4, pc}
 800978c:	20000004 	.word	0x20000004

08009790 <strtol>:
 8009790:	0013      	movs	r3, r2
 8009792:	b510      	push	{r4, lr}
 8009794:	2a01      	cmp	r2, #1
 8009796:	d009      	beq.n	80097ac <strtol+0x1c>
 8009798:	2a24      	cmp	r2, #36	; 0x24
 800979a:	d807      	bhi.n	80097ac <strtol+0x1c>
 800979c:	4a06      	ldr	r2, [pc, #24]	; (80097b8 <strtol+0x28>)
 800979e:	6814      	ldr	r4, [r2, #0]
 80097a0:	000a      	movs	r2, r1
 80097a2:	0001      	movs	r1, r0
 80097a4:	0020      	movs	r0, r4
 80097a6:	f7ff ff2d 	bl	8009604 <_strtol_l.part.0>
 80097aa:	e004      	b.n	80097b6 <strtol+0x26>
 80097ac:	f7fd fbd6 	bl	8006f5c <__errno>
 80097b0:	2316      	movs	r3, #22
 80097b2:	6003      	str	r3, [r0, #0]
 80097b4:	2000      	movs	r0, #0
 80097b6:	bd10      	pop	{r4, pc}
 80097b8:	20000004 	.word	0x20000004

080097bc <__swbuf_r>:
 80097bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097be:	0005      	movs	r5, r0
 80097c0:	000e      	movs	r6, r1
 80097c2:	0014      	movs	r4, r2
 80097c4:	2800      	cmp	r0, #0
 80097c6:	d002      	beq.n	80097ce <__swbuf_r+0x12>
 80097c8:	6983      	ldr	r3, [r0, #24]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d029      	beq.n	8009822 <__swbuf_r+0x66>
 80097ce:	4b2d      	ldr	r3, [pc, #180]	; (8009884 <__swbuf_r+0xc8>)
 80097d0:	429c      	cmp	r4, r3
 80097d2:	d02b      	beq.n	800982c <__swbuf_r+0x70>
 80097d4:	4b2c      	ldr	r3, [pc, #176]	; (8009888 <__swbuf_r+0xcc>)
 80097d6:	429c      	cmp	r4, r3
 80097d8:	d046      	beq.n	8009868 <__swbuf_r+0xac>
 80097da:	4b2c      	ldr	r3, [pc, #176]	; (800988c <__swbuf_r+0xd0>)
 80097dc:	429c      	cmp	r4, r3
 80097de:	d04e      	beq.n	800987e <__swbuf_r+0xc2>
 80097e0:	69a3      	ldr	r3, [r4, #24]
 80097e2:	60a3      	str	r3, [r4, #8]
 80097e4:	89a3      	ldrh	r3, [r4, #12]
 80097e6:	071b      	lsls	r3, r3, #28
 80097e8:	d526      	bpl.n	8009838 <__swbuf_r+0x7c>
 80097ea:	6923      	ldr	r3, [r4, #16]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d023      	beq.n	8009838 <__swbuf_r+0x7c>
 80097f0:	21ff      	movs	r1, #255	; 0xff
 80097f2:	6822      	ldr	r2, [r4, #0]
 80097f4:	b2f7      	uxtb	r7, r6
 80097f6:	400e      	ands	r6, r1
 80097f8:	6961      	ldr	r1, [r4, #20]
 80097fa:	1ad3      	subs	r3, r2, r3
 80097fc:	4299      	cmp	r1, r3
 80097fe:	dd2a      	ble.n	8009856 <__swbuf_r+0x9a>
 8009800:	3301      	adds	r3, #1
 8009802:	68a1      	ldr	r1, [r4, #8]
 8009804:	3901      	subs	r1, #1
 8009806:	60a1      	str	r1, [r4, #8]
 8009808:	1c51      	adds	r1, r2, #1
 800980a:	6021      	str	r1, [r4, #0]
 800980c:	7017      	strb	r7, [r2, #0]
 800980e:	6962      	ldr	r2, [r4, #20]
 8009810:	429a      	cmp	r2, r3
 8009812:	d02b      	beq.n	800986c <__swbuf_r+0xb0>
 8009814:	89a3      	ldrh	r3, [r4, #12]
 8009816:	07db      	lsls	r3, r3, #31
 8009818:	d501      	bpl.n	800981e <__swbuf_r+0x62>
 800981a:	2e0a      	cmp	r6, #10
 800981c:	d026      	beq.n	800986c <__swbuf_r+0xb0>
 800981e:	0030      	movs	r0, r6
 8009820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009822:	f001 fb6b 	bl	800aefc <__sinit>
 8009826:	4b17      	ldr	r3, [pc, #92]	; (8009884 <__swbuf_r+0xc8>)
 8009828:	429c      	cmp	r4, r3
 800982a:	d1d3      	bne.n	80097d4 <__swbuf_r+0x18>
 800982c:	686c      	ldr	r4, [r5, #4]
 800982e:	69a3      	ldr	r3, [r4, #24]
 8009830:	60a3      	str	r3, [r4, #8]
 8009832:	89a3      	ldrh	r3, [r4, #12]
 8009834:	071b      	lsls	r3, r3, #28
 8009836:	d4d8      	bmi.n	80097ea <__swbuf_r+0x2e>
 8009838:	0021      	movs	r1, r4
 800983a:	0028      	movs	r0, r5
 800983c:	f000 f834 	bl	80098a8 <__swsetup_r>
 8009840:	2800      	cmp	r0, #0
 8009842:	d119      	bne.n	8009878 <__swbuf_r+0xbc>
 8009844:	21ff      	movs	r1, #255	; 0xff
 8009846:	6923      	ldr	r3, [r4, #16]
 8009848:	6822      	ldr	r2, [r4, #0]
 800984a:	b2f7      	uxtb	r7, r6
 800984c:	400e      	ands	r6, r1
 800984e:	6961      	ldr	r1, [r4, #20]
 8009850:	1ad3      	subs	r3, r2, r3
 8009852:	4299      	cmp	r1, r3
 8009854:	dcd4      	bgt.n	8009800 <__swbuf_r+0x44>
 8009856:	0021      	movs	r1, r4
 8009858:	0028      	movs	r0, r5
 800985a:	f001 f9d1 	bl	800ac00 <_fflush_r>
 800985e:	2800      	cmp	r0, #0
 8009860:	d10a      	bne.n	8009878 <__swbuf_r+0xbc>
 8009862:	2301      	movs	r3, #1
 8009864:	6822      	ldr	r2, [r4, #0]
 8009866:	e7cc      	b.n	8009802 <__swbuf_r+0x46>
 8009868:	68ac      	ldr	r4, [r5, #8]
 800986a:	e7b9      	b.n	80097e0 <__swbuf_r+0x24>
 800986c:	0021      	movs	r1, r4
 800986e:	0028      	movs	r0, r5
 8009870:	f001 f9c6 	bl	800ac00 <_fflush_r>
 8009874:	2800      	cmp	r0, #0
 8009876:	d0d2      	beq.n	800981e <__swbuf_r+0x62>
 8009878:	2601      	movs	r6, #1
 800987a:	4276      	negs	r6, r6
 800987c:	e7cf      	b.n	800981e <__swbuf_r+0x62>
 800987e:	68ec      	ldr	r4, [r5, #12]
 8009880:	e7ae      	b.n	80097e0 <__swbuf_r+0x24>
 8009882:	46c0      	nop			; (mov r8, r8)
 8009884:	08012c6c 	.word	0x08012c6c
 8009888:	08012c4c 	.word	0x08012c4c
 800988c:	08012c2c 	.word	0x08012c2c

08009890 <__swbuf>:
 8009890:	0003      	movs	r3, r0
 8009892:	b510      	push	{r4, lr}
 8009894:	000a      	movs	r2, r1
 8009896:	4903      	ldr	r1, [pc, #12]	; (80098a4 <__swbuf+0x14>)
 8009898:	6808      	ldr	r0, [r1, #0]
 800989a:	0019      	movs	r1, r3
 800989c:	f7ff ff8e 	bl	80097bc <__swbuf_r>
 80098a0:	bd10      	pop	{r4, pc}
 80098a2:	46c0      	nop			; (mov r8, r8)
 80098a4:	20000004 	.word	0x20000004

080098a8 <__swsetup_r>:
 80098a8:	4b3e      	ldr	r3, [pc, #248]	; (80099a4 <__swsetup_r+0xfc>)
 80098aa:	b570      	push	{r4, r5, r6, lr}
 80098ac:	681d      	ldr	r5, [r3, #0]
 80098ae:	0006      	movs	r6, r0
 80098b0:	000c      	movs	r4, r1
 80098b2:	2d00      	cmp	r5, #0
 80098b4:	d002      	beq.n	80098bc <__swsetup_r+0x14>
 80098b6:	69ab      	ldr	r3, [r5, #24]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d01b      	beq.n	80098f4 <__swsetup_r+0x4c>
 80098bc:	4b3a      	ldr	r3, [pc, #232]	; (80099a8 <__swsetup_r+0x100>)
 80098be:	429c      	cmp	r4, r3
 80098c0:	d01e      	beq.n	8009900 <__swsetup_r+0x58>
 80098c2:	4b3a      	ldr	r3, [pc, #232]	; (80099ac <__swsetup_r+0x104>)
 80098c4:	429c      	cmp	r4, r3
 80098c6:	d04c      	beq.n	8009962 <__swsetup_r+0xba>
 80098c8:	4b39      	ldr	r3, [pc, #228]	; (80099b0 <__swsetup_r+0x108>)
 80098ca:	429c      	cmp	r4, r3
 80098cc:	d060      	beq.n	8009990 <__swsetup_r+0xe8>
 80098ce:	230c      	movs	r3, #12
 80098d0:	5ee2      	ldrsh	r2, [r4, r3]
 80098d2:	89a3      	ldrh	r3, [r4, #12]
 80098d4:	0719      	lsls	r1, r3, #28
 80098d6:	d519      	bpl.n	800990c <__swsetup_r+0x64>
 80098d8:	6921      	ldr	r1, [r4, #16]
 80098da:	2900      	cmp	r1, #0
 80098dc:	d021      	beq.n	8009922 <__swsetup_r+0x7a>
 80098de:	07d8      	lsls	r0, r3, #31
 80098e0:	d530      	bpl.n	8009944 <__swsetup_r+0x9c>
 80098e2:	2000      	movs	r0, #0
 80098e4:	60a0      	str	r0, [r4, #8]
 80098e6:	6960      	ldr	r0, [r4, #20]
 80098e8:	4240      	negs	r0, r0
 80098ea:	61a0      	str	r0, [r4, #24]
 80098ec:	2000      	movs	r0, #0
 80098ee:	2900      	cmp	r1, #0
 80098f0:	d030      	beq.n	8009954 <__swsetup_r+0xac>
 80098f2:	bd70      	pop	{r4, r5, r6, pc}
 80098f4:	0028      	movs	r0, r5
 80098f6:	f001 fb01 	bl	800aefc <__sinit>
 80098fa:	4b2b      	ldr	r3, [pc, #172]	; (80099a8 <__swsetup_r+0x100>)
 80098fc:	429c      	cmp	r4, r3
 80098fe:	d1e0      	bne.n	80098c2 <__swsetup_r+0x1a>
 8009900:	686c      	ldr	r4, [r5, #4]
 8009902:	230c      	movs	r3, #12
 8009904:	5ee2      	ldrsh	r2, [r4, r3]
 8009906:	89a3      	ldrh	r3, [r4, #12]
 8009908:	0719      	lsls	r1, r3, #28
 800990a:	d4e5      	bmi.n	80098d8 <__swsetup_r+0x30>
 800990c:	06d9      	lsls	r1, r3, #27
 800990e:	d541      	bpl.n	8009994 <__swsetup_r+0xec>
 8009910:	075b      	lsls	r3, r3, #29
 8009912:	d428      	bmi.n	8009966 <__swsetup_r+0xbe>
 8009914:	6921      	ldr	r1, [r4, #16]
 8009916:	2308      	movs	r3, #8
 8009918:	431a      	orrs	r2, r3
 800991a:	81a2      	strh	r2, [r4, #12]
 800991c:	b293      	uxth	r3, r2
 800991e:	2900      	cmp	r1, #0
 8009920:	d1dd      	bne.n	80098de <__swsetup_r+0x36>
 8009922:	20a0      	movs	r0, #160	; 0xa0
 8009924:	2580      	movs	r5, #128	; 0x80
 8009926:	0080      	lsls	r0, r0, #2
 8009928:	00ad      	lsls	r5, r5, #2
 800992a:	4018      	ands	r0, r3
 800992c:	42a8      	cmp	r0, r5
 800992e:	d0d6      	beq.n	80098de <__swsetup_r+0x36>
 8009930:	0021      	movs	r1, r4
 8009932:	0030      	movs	r0, r6
 8009934:	f001 ff8e 	bl	800b854 <__smakebuf_r>
 8009938:	230c      	movs	r3, #12
 800993a:	5ee2      	ldrsh	r2, [r4, r3]
 800993c:	89a3      	ldrh	r3, [r4, #12]
 800993e:	6921      	ldr	r1, [r4, #16]
 8009940:	07d8      	lsls	r0, r3, #31
 8009942:	d4ce      	bmi.n	80098e2 <__swsetup_r+0x3a>
 8009944:	2000      	movs	r0, #0
 8009946:	079d      	lsls	r5, r3, #30
 8009948:	d400      	bmi.n	800994c <__swsetup_r+0xa4>
 800994a:	6960      	ldr	r0, [r4, #20]
 800994c:	60a0      	str	r0, [r4, #8]
 800994e:	2000      	movs	r0, #0
 8009950:	2900      	cmp	r1, #0
 8009952:	d1ce      	bne.n	80098f2 <__swsetup_r+0x4a>
 8009954:	061b      	lsls	r3, r3, #24
 8009956:	d5cc      	bpl.n	80098f2 <__swsetup_r+0x4a>
 8009958:	2340      	movs	r3, #64	; 0x40
 800995a:	431a      	orrs	r2, r3
 800995c:	81a2      	strh	r2, [r4, #12]
 800995e:	3801      	subs	r0, #1
 8009960:	e7c7      	b.n	80098f2 <__swsetup_r+0x4a>
 8009962:	68ac      	ldr	r4, [r5, #8]
 8009964:	e7b3      	b.n	80098ce <__swsetup_r+0x26>
 8009966:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009968:	2900      	cmp	r1, #0
 800996a:	d00a      	beq.n	8009982 <__swsetup_r+0xda>
 800996c:	0023      	movs	r3, r4
 800996e:	3344      	adds	r3, #68	; 0x44
 8009970:	4299      	cmp	r1, r3
 8009972:	d004      	beq.n	800997e <__swsetup_r+0xd6>
 8009974:	0030      	movs	r0, r6
 8009976:	f7fd fbd3 	bl	8007120 <_free_r>
 800997a:	230c      	movs	r3, #12
 800997c:	5ee2      	ldrsh	r2, [r4, r3]
 800997e:	2300      	movs	r3, #0
 8009980:	6363      	str	r3, [r4, #52]	; 0x34
 8009982:	2324      	movs	r3, #36	; 0x24
 8009984:	439a      	bics	r2, r3
 8009986:	2300      	movs	r3, #0
 8009988:	6921      	ldr	r1, [r4, #16]
 800998a:	6063      	str	r3, [r4, #4]
 800998c:	6021      	str	r1, [r4, #0]
 800998e:	e7c2      	b.n	8009916 <__swsetup_r+0x6e>
 8009990:	68ec      	ldr	r4, [r5, #12]
 8009992:	e79c      	b.n	80098ce <__swsetup_r+0x26>
 8009994:	2309      	movs	r3, #9
 8009996:	6033      	str	r3, [r6, #0]
 8009998:	2340      	movs	r3, #64	; 0x40
 800999a:	2001      	movs	r0, #1
 800999c:	431a      	orrs	r2, r3
 800999e:	81a2      	strh	r2, [r4, #12]
 80099a0:	4240      	negs	r0, r0
 80099a2:	e7a6      	b.n	80098f2 <__swsetup_r+0x4a>
 80099a4:	20000004 	.word	0x20000004
 80099a8:	08012c6c 	.word	0x08012c6c
 80099ac:	08012c4c 	.word	0x08012c4c
 80099b0:	08012c2c 	.word	0x08012c2c

080099b4 <quorem>:
 80099b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099b6:	4645      	mov	r5, r8
 80099b8:	46de      	mov	lr, fp
 80099ba:	4657      	mov	r7, sl
 80099bc:	464e      	mov	r6, r9
 80099be:	b5e0      	push	{r5, r6, r7, lr}
 80099c0:	6903      	ldr	r3, [r0, #16]
 80099c2:	690d      	ldr	r5, [r1, #16]
 80099c4:	b085      	sub	sp, #20
 80099c6:	4680      	mov	r8, r0
 80099c8:	000a      	movs	r2, r1
 80099ca:	9101      	str	r1, [sp, #4]
 80099cc:	42ab      	cmp	r3, r5
 80099ce:	da00      	bge.n	80099d2 <quorem+0x1e>
 80099d0:	e091      	b.n	8009af6 <quorem+0x142>
 80099d2:	2114      	movs	r1, #20
 80099d4:	4441      	add	r1, r8
 80099d6:	468c      	mov	ip, r1
 80099d8:	3d01      	subs	r5, #1
 80099da:	3214      	adds	r2, #20
 80099dc:	00ab      	lsls	r3, r5, #2
 80099de:	18d6      	adds	r6, r2, r3
 80099e0:	4463      	add	r3, ip
 80099e2:	9303      	str	r3, [sp, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	9100      	str	r1, [sp, #0]
 80099e8:	469a      	mov	sl, r3
 80099ea:	6833      	ldr	r3, [r6, #0]
 80099ec:	4650      	mov	r0, sl
 80099ee:	1c5f      	adds	r7, r3, #1
 80099f0:	0039      	movs	r1, r7
 80099f2:	9202      	str	r2, [sp, #8]
 80099f4:	f7fa f9f8 	bl	8003de8 <__udivsi3>
 80099f8:	0004      	movs	r4, r0
 80099fa:	45ba      	cmp	sl, r7
 80099fc:	d33c      	bcc.n	8009a78 <quorem+0xc4>
 80099fe:	2300      	movs	r3, #0
 8009a00:	2100      	movs	r1, #0
 8009a02:	0018      	movs	r0, r3
 8009a04:	468c      	mov	ip, r1
 8009a06:	46a9      	mov	r9, r5
 8009a08:	9f00      	ldr	r7, [sp, #0]
 8009a0a:	9a02      	ldr	r2, [sp, #8]
 8009a0c:	ca08      	ldmia	r2!, {r3}
 8009a0e:	0419      	lsls	r1, r3, #16
 8009a10:	0c09      	lsrs	r1, r1, #16
 8009a12:	4361      	muls	r1, r4
 8009a14:	0c1b      	lsrs	r3, r3, #16
 8009a16:	4363      	muls	r3, r4
 8009a18:	1809      	adds	r1, r1, r0
 8009a1a:	0c0d      	lsrs	r5, r1, #16
 8009a1c:	195d      	adds	r5, r3, r5
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	0409      	lsls	r1, r1, #16
 8009a22:	041b      	lsls	r3, r3, #16
 8009a24:	0c1b      	lsrs	r3, r3, #16
 8009a26:	4463      	add	r3, ip
 8009a28:	0c09      	lsrs	r1, r1, #16
 8009a2a:	1a59      	subs	r1, r3, r1
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	0c28      	lsrs	r0, r5, #16
 8009a30:	042d      	lsls	r5, r5, #16
 8009a32:	0c2d      	lsrs	r5, r5, #16
 8009a34:	0c1b      	lsrs	r3, r3, #16
 8009a36:	1b5b      	subs	r3, r3, r5
 8009a38:	140d      	asrs	r5, r1, #16
 8009a3a:	195b      	adds	r3, r3, r5
 8009a3c:	0409      	lsls	r1, r1, #16
 8009a3e:	141d      	asrs	r5, r3, #16
 8009a40:	0c09      	lsrs	r1, r1, #16
 8009a42:	041b      	lsls	r3, r3, #16
 8009a44:	430b      	orrs	r3, r1
 8009a46:	46ac      	mov	ip, r5
 8009a48:	c708      	stmia	r7!, {r3}
 8009a4a:	4296      	cmp	r6, r2
 8009a4c:	d2de      	bcs.n	8009a0c <quorem+0x58>
 8009a4e:	9b03      	ldr	r3, [sp, #12]
 8009a50:	464d      	mov	r5, r9
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	9203      	str	r2, [sp, #12]
 8009a56:	2a00      	cmp	r2, #0
 8009a58:	d10e      	bne.n	8009a78 <quorem+0xc4>
 8009a5a:	9a00      	ldr	r2, [sp, #0]
 8009a5c:	3b04      	subs	r3, #4
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d908      	bls.n	8009a74 <quorem+0xc0>
 8009a62:	9a00      	ldr	r2, [sp, #0]
 8009a64:	e003      	b.n	8009a6e <quorem+0xba>
 8009a66:	3b04      	subs	r3, #4
 8009a68:	3d01      	subs	r5, #1
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d902      	bls.n	8009a74 <quorem+0xc0>
 8009a6e:	6819      	ldr	r1, [r3, #0]
 8009a70:	2900      	cmp	r1, #0
 8009a72:	d0f8      	beq.n	8009a66 <quorem+0xb2>
 8009a74:	4643      	mov	r3, r8
 8009a76:	611d      	str	r5, [r3, #16]
 8009a78:	4640      	mov	r0, r8
 8009a7a:	9901      	ldr	r1, [sp, #4]
 8009a7c:	f002 fb08 	bl	800c090 <__mcmp>
 8009a80:	2800      	cmp	r0, #0
 8009a82:	db30      	blt.n	8009ae6 <quorem+0x132>
 8009a84:	2300      	movs	r3, #0
 8009a86:	3401      	adds	r4, #1
 8009a88:	001f      	movs	r7, r3
 8009a8a:	46a4      	mov	ip, r4
 8009a8c:	9900      	ldr	r1, [sp, #0]
 8009a8e:	9802      	ldr	r0, [sp, #8]
 8009a90:	680b      	ldr	r3, [r1, #0]
 8009a92:	c810      	ldmia	r0!, {r4}
 8009a94:	041a      	lsls	r2, r3, #16
 8009a96:	0c12      	lsrs	r2, r2, #16
 8009a98:	19d7      	adds	r7, r2, r7
 8009a9a:	0422      	lsls	r2, r4, #16
 8009a9c:	0c12      	lsrs	r2, r2, #16
 8009a9e:	1aba      	subs	r2, r7, r2
 8009aa0:	0c1b      	lsrs	r3, r3, #16
 8009aa2:	0c27      	lsrs	r7, r4, #16
 8009aa4:	1bdb      	subs	r3, r3, r7
 8009aa6:	1417      	asrs	r7, r2, #16
 8009aa8:	19db      	adds	r3, r3, r7
 8009aaa:	0412      	lsls	r2, r2, #16
 8009aac:	141f      	asrs	r7, r3, #16
 8009aae:	0c12      	lsrs	r2, r2, #16
 8009ab0:	041b      	lsls	r3, r3, #16
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	c108      	stmia	r1!, {r3}
 8009ab6:	4286      	cmp	r6, r0
 8009ab8:	d2ea      	bcs.n	8009a90 <quorem+0xdc>
 8009aba:	9a00      	ldr	r2, [sp, #0]
 8009abc:	4664      	mov	r4, ip
 8009abe:	4694      	mov	ip, r2
 8009ac0:	00ab      	lsls	r3, r5, #2
 8009ac2:	4463      	add	r3, ip
 8009ac4:	6819      	ldr	r1, [r3, #0]
 8009ac6:	2900      	cmp	r1, #0
 8009ac8:	d10d      	bne.n	8009ae6 <quorem+0x132>
 8009aca:	3b04      	subs	r3, #4
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d908      	bls.n	8009ae2 <quorem+0x12e>
 8009ad0:	9a00      	ldr	r2, [sp, #0]
 8009ad2:	e003      	b.n	8009adc <quorem+0x128>
 8009ad4:	3b04      	subs	r3, #4
 8009ad6:	3d01      	subs	r5, #1
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d902      	bls.n	8009ae2 <quorem+0x12e>
 8009adc:	6819      	ldr	r1, [r3, #0]
 8009ade:	2900      	cmp	r1, #0
 8009ae0:	d0f8      	beq.n	8009ad4 <quorem+0x120>
 8009ae2:	4643      	mov	r3, r8
 8009ae4:	611d      	str	r5, [r3, #16]
 8009ae6:	0020      	movs	r0, r4
 8009ae8:	b005      	add	sp, #20
 8009aea:	bcf0      	pop	{r4, r5, r6, r7}
 8009aec:	46bb      	mov	fp, r7
 8009aee:	46b2      	mov	sl, r6
 8009af0:	46a9      	mov	r9, r5
 8009af2:	46a0      	mov	r8, r4
 8009af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009af6:	2000      	movs	r0, #0
 8009af8:	e7f6      	b.n	8009ae8 <quorem+0x134>
 8009afa:	46c0      	nop			; (mov r8, r8)

08009afc <_dtoa_r>:
 8009afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009afe:	4657      	mov	r7, sl
 8009b00:	464e      	mov	r6, r9
 8009b02:	4645      	mov	r5, r8
 8009b04:	46de      	mov	lr, fp
 8009b06:	0014      	movs	r4, r2
 8009b08:	b5e0      	push	{r5, r6, r7, lr}
 8009b0a:	001d      	movs	r5, r3
 8009b0c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009b0e:	b09b      	sub	sp, #108	; 0x6c
 8009b10:	4682      	mov	sl, r0
 8009b12:	9404      	str	r4, [sp, #16]
 8009b14:	9505      	str	r5, [sp, #20]
 8009b16:	9f27      	ldr	r7, [sp, #156]	; 0x9c
 8009b18:	2e00      	cmp	r6, #0
 8009b1a:	d100      	bne.n	8009b1e <_dtoa_r+0x22>
 8009b1c:	e2df      	b.n	800a0de <_dtoa_r+0x5e2>
 8009b1e:	6831      	ldr	r1, [r6, #0]
 8009b20:	2900      	cmp	r1, #0
 8009b22:	d00a      	beq.n	8009b3a <_dtoa_r+0x3e>
 8009b24:	2301      	movs	r3, #1
 8009b26:	6872      	ldr	r2, [r6, #4]
 8009b28:	4093      	lsls	r3, r2
 8009b2a:	604a      	str	r2, [r1, #4]
 8009b2c:	608b      	str	r3, [r1, #8]
 8009b2e:	f001 ffb9 	bl	800baa4 <_Bfree>
 8009b32:	4653      	mov	r3, sl
 8009b34:	2200      	movs	r2, #0
 8009b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b38:	601a      	str	r2, [r3, #0]
 8009b3a:	1e2e      	subs	r6, r5, #0
 8009b3c:	da00      	bge.n	8009b40 <_dtoa_r+0x44>
 8009b3e:	e16d      	b.n	8009e1c <_dtoa_r+0x320>
 8009b40:	2300      	movs	r3, #0
 8009b42:	0032      	movs	r2, r6
 8009b44:	603b      	str	r3, [r7, #0]
 8009b46:	4bce      	ldr	r3, [pc, #824]	; (8009e80 <_dtoa_r+0x384>)
 8009b48:	401a      	ands	r2, r3
 8009b4a:	429a      	cmp	r2, r3
 8009b4c:	d100      	bne.n	8009b50 <_dtoa_r+0x54>
 8009b4e:	e170      	b.n	8009e32 <_dtoa_r+0x336>
 8009b50:	9a04      	ldr	r2, [sp, #16]
 8009b52:	9b05      	ldr	r3, [sp, #20]
 8009b54:	0010      	movs	r0, r2
 8009b56:	0019      	movs	r1, r3
 8009b58:	2200      	movs	r2, #0
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	900a      	str	r0, [sp, #40]	; 0x28
 8009b5e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009b60:	f7fa fac8 	bl	80040f4 <__aeabi_dcmpeq>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	d012      	beq.n	8009b8e <_dtoa_r+0x92>
 8009b68:	2301      	movs	r3, #1
 8009b6a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009b6c:	6013      	str	r3, [r2, #0]
 8009b6e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d100      	bne.n	8009b76 <_dtoa_r+0x7a>
 8009b74:	e2c1      	b.n	800a0fa <_dtoa_r+0x5fe>
 8009b76:	48c3      	ldr	r0, [pc, #780]	; (8009e84 <_dtoa_r+0x388>)
 8009b78:	6018      	str	r0, [r3, #0]
 8009b7a:	1e43      	subs	r3, r0, #1
 8009b7c:	9303      	str	r3, [sp, #12]
 8009b7e:	9803      	ldr	r0, [sp, #12]
 8009b80:	b01b      	add	sp, #108	; 0x6c
 8009b82:	bcf0      	pop	{r4, r5, r6, r7}
 8009b84:	46bb      	mov	fp, r7
 8009b86:	46b2      	mov	sl, r6
 8009b88:	46a9      	mov	r9, r5
 8009b8a:	46a0      	mov	r8, r4
 8009b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b8e:	ab18      	add	r3, sp, #96	; 0x60
 8009b90:	9301      	str	r3, [sp, #4]
 8009b92:	ab19      	add	r3, sp, #100	; 0x64
 8009b94:	9300      	str	r3, [sp, #0]
 8009b96:	4650      	mov	r0, sl
 8009b98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b9c:	f002 fbe0 	bl	800c360 <__d2b>
 8009ba0:	0d33      	lsrs	r3, r6, #20
 8009ba2:	4683      	mov	fp, r0
 8009ba4:	d000      	beq.n	8009ba8 <_dtoa_r+0xac>
 8009ba6:	e156      	b.n	8009e56 <_dtoa_r+0x35a>
 8009ba8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009baa:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8009bac:	4698      	mov	r8, r3
 8009bae:	4bb6      	ldr	r3, [pc, #728]	; (8009e88 <_dtoa_r+0x38c>)
 8009bb0:	44b8      	add	r8, r7
 8009bb2:	4443      	add	r3, r8
 8009bb4:	2b20      	cmp	r3, #32
 8009bb6:	dc00      	bgt.n	8009bba <_dtoa_r+0xbe>
 8009bb8:	e39f      	b.n	800a2fa <_dtoa_r+0x7fe>
 8009bba:	2240      	movs	r2, #64	; 0x40
 8009bbc:	1ad3      	subs	r3, r2, r3
 8009bbe:	409e      	lsls	r6, r3
 8009bc0:	4bb2      	ldr	r3, [pc, #712]	; (8009e8c <_dtoa_r+0x390>)
 8009bc2:	0030      	movs	r0, r6
 8009bc4:	4443      	add	r3, r8
 8009bc6:	40dc      	lsrs	r4, r3
 8009bc8:	4320      	orrs	r0, r4
 8009bca:	f003 f9ff 	bl	800cfcc <__aeabi_ui2d>
 8009bce:	4646      	mov	r6, r8
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	4caf      	ldr	r4, [pc, #700]	; (8009e90 <_dtoa_r+0x394>)
 8009bd4:	3e01      	subs	r6, #1
 8009bd6:	1909      	adds	r1, r1, r4
 8009bd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bda:	2200      	movs	r2, #0
 8009bdc:	4bad      	ldr	r3, [pc, #692]	; (8009e94 <_dtoa_r+0x398>)
 8009bde:	f7fc fcbd 	bl	800655c <__aeabi_dsub>
 8009be2:	4aad      	ldr	r2, [pc, #692]	; (8009e98 <_dtoa_r+0x39c>)
 8009be4:	4bad      	ldr	r3, [pc, #692]	; (8009e9c <_dtoa_r+0x3a0>)
 8009be6:	f7fc fa4d 	bl	8006084 <__aeabi_dmul>
 8009bea:	4aad      	ldr	r2, [pc, #692]	; (8009ea0 <_dtoa_r+0x3a4>)
 8009bec:	4bad      	ldr	r3, [pc, #692]	; (8009ea4 <_dtoa_r+0x3a8>)
 8009bee:	f7fb fb0b 	bl	8005208 <__aeabi_dadd>
 8009bf2:	0004      	movs	r4, r0
 8009bf4:	0030      	movs	r0, r6
 8009bf6:	000d      	movs	r5, r1
 8009bf8:	f7fd f878 	bl	8006cec <__aeabi_i2d>
 8009bfc:	4aaa      	ldr	r2, [pc, #680]	; (8009ea8 <_dtoa_r+0x3ac>)
 8009bfe:	4bab      	ldr	r3, [pc, #684]	; (8009eac <_dtoa_r+0x3b0>)
 8009c00:	f7fc fa40 	bl	8006084 <__aeabi_dmul>
 8009c04:	0002      	movs	r2, r0
 8009c06:	000b      	movs	r3, r1
 8009c08:	0020      	movs	r0, r4
 8009c0a:	0029      	movs	r1, r5
 8009c0c:	f7fb fafc 	bl	8005208 <__aeabi_dadd>
 8009c10:	0004      	movs	r4, r0
 8009c12:	000d      	movs	r5, r1
 8009c14:	f7fd f834 	bl	8006c80 <__aeabi_d2iz>
 8009c18:	2200      	movs	r2, #0
 8009c1a:	4680      	mov	r8, r0
 8009c1c:	9006      	str	r0, [sp, #24]
 8009c1e:	2300      	movs	r3, #0
 8009c20:	0020      	movs	r0, r4
 8009c22:	0029      	movs	r1, r5
 8009c24:	f7fa fa6c 	bl	8004100 <__aeabi_dcmplt>
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	d00b      	beq.n	8009c44 <_dtoa_r+0x148>
 8009c2c:	4640      	mov	r0, r8
 8009c2e:	f7fd f85d 	bl	8006cec <__aeabi_i2d>
 8009c32:	002b      	movs	r3, r5
 8009c34:	0022      	movs	r2, r4
 8009c36:	f7fa fa5d 	bl	80040f4 <__aeabi_dcmpeq>
 8009c3a:	4243      	negs	r3, r0
 8009c3c:	4158      	adcs	r0, r3
 8009c3e:	4643      	mov	r3, r8
 8009c40:	1a1b      	subs	r3, r3, r0
 8009c42:	9306      	str	r3, [sp, #24]
 8009c44:	9c06      	ldr	r4, [sp, #24]
 8009c46:	2c16      	cmp	r4, #22
 8009c48:	d900      	bls.n	8009c4c <_dtoa_r+0x150>
 8009c4a:	e225      	b.n	800a098 <_dtoa_r+0x59c>
 8009c4c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009c4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c50:	4b97      	ldr	r3, [pc, #604]	; (8009eb0 <_dtoa_r+0x3b4>)
 8009c52:	00e2      	lsls	r2, r4, #3
 8009c54:	189b      	adds	r3, r3, r2
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	f7fa fa51 	bl	8004100 <__aeabi_dcmplt>
 8009c5e:	2800      	cmp	r0, #0
 8009c60:	d100      	bne.n	8009c64 <_dtoa_r+0x168>
 8009c62:	e1f4      	b.n	800a04e <_dtoa_r+0x552>
 8009c64:	2300      	movs	r3, #0
 8009c66:	930e      	str	r3, [sp, #56]	; 0x38
 8009c68:	2300      	movs	r3, #0
 8009c6a:	1bbe      	subs	r6, r7, r6
 8009c6c:	930c      	str	r3, [sp, #48]	; 0x30
 8009c6e:	0033      	movs	r3, r6
 8009c70:	3c01      	subs	r4, #1
 8009c72:	9406      	str	r4, [sp, #24]
 8009c74:	3b01      	subs	r3, #1
 8009c76:	9308      	str	r3, [sp, #32]
 8009c78:	d500      	bpl.n	8009c7c <_dtoa_r+0x180>
 8009c7a:	e217      	b.n	800a0ac <_dtoa_r+0x5b0>
 8009c7c:	9b06      	ldr	r3, [sp, #24]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	db00      	blt.n	8009c84 <_dtoa_r+0x188>
 8009c82:	e1ed      	b.n	800a060 <_dtoa_r+0x564>
 8009c84:	9b06      	ldr	r3, [sp, #24]
 8009c86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c88:	9309      	str	r3, [sp, #36]	; 0x24
 8009c8a:	1ad2      	subs	r2, r2, r3
 8009c8c:	920c      	str	r2, [sp, #48]	; 0x30
 8009c8e:	425a      	negs	r2, r3
 8009c90:	2300      	movs	r3, #0
 8009c92:	9306      	str	r3, [sp, #24]
 8009c94:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009c96:	4691      	mov	r9, r2
 8009c98:	2401      	movs	r4, #1
 8009c9a:	2b09      	cmp	r3, #9
 8009c9c:	d900      	bls.n	8009ca0 <_dtoa_r+0x1a4>
 8009c9e:	e1ec      	b.n	800a07a <_dtoa_r+0x57e>
 8009ca0:	2b05      	cmp	r3, #5
 8009ca2:	dd02      	ble.n	8009caa <_dtoa_r+0x1ae>
 8009ca4:	2400      	movs	r4, #0
 8009ca6:	3b04      	subs	r3, #4
 8009ca8:	9324      	str	r3, [sp, #144]	; 0x90
 8009caa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009cac:	2b04      	cmp	r3, #4
 8009cae:	d101      	bne.n	8009cb4 <_dtoa_r+0x1b8>
 8009cb0:	f000 fc63 	bl	800a57a <_dtoa_r+0xa7e>
 8009cb4:	2b05      	cmp	r3, #5
 8009cb6:	d101      	bne.n	8009cbc <_dtoa_r+0x1c0>
 8009cb8:	f000 fbfa 	bl	800a4b0 <_dtoa_r+0x9b4>
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	d000      	beq.n	8009cc2 <_dtoa_r+0x1c6>
 8009cc0:	e1fa      	b.n	800a0b8 <_dtoa_r+0x5bc>
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	930d      	str	r3, [sp, #52]	; 0x34
 8009cc6:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	dc01      	bgt.n	8009cd0 <_dtoa_r+0x1d4>
 8009ccc:	f000 fbfd 	bl	800a4ca <_dtoa_r+0x9ce>
 8009cd0:	001d      	movs	r5, r3
 8009cd2:	9314      	str	r3, [sp, #80]	; 0x50
 8009cd4:	9307      	str	r3, [sp, #28]
 8009cd6:	4653      	mov	r3, sl
 8009cd8:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8009cda:	2300      	movs	r3, #0
 8009cdc:	6073      	str	r3, [r6, #4]
 8009cde:	2d17      	cmp	r5, #23
 8009ce0:	dc01      	bgt.n	8009ce6 <_dtoa_r+0x1ea>
 8009ce2:	f000 fee2 	bl	800aaaa <_dtoa_r+0xfae>
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	3304      	adds	r3, #4
 8009cea:	005b      	lsls	r3, r3, #1
 8009cec:	0018      	movs	r0, r3
 8009cee:	3014      	adds	r0, #20
 8009cf0:	0011      	movs	r1, r2
 8009cf2:	3201      	adds	r2, #1
 8009cf4:	42a8      	cmp	r0, r5
 8009cf6:	d9f8      	bls.n	8009cea <_dtoa_r+0x1ee>
 8009cf8:	6071      	str	r1, [r6, #4]
 8009cfa:	4650      	mov	r0, sl
 8009cfc:	f001 fe90 	bl	800ba20 <_Balloc>
 8009d00:	9003      	str	r0, [sp, #12]
 8009d02:	2800      	cmp	r0, #0
 8009d04:	d101      	bne.n	8009d0a <_dtoa_r+0x20e>
 8009d06:	f000 fec5 	bl	800aa94 <_dtoa_r+0xf98>
 8009d0a:	4653      	mov	r3, sl
 8009d0c:	9a03      	ldr	r2, [sp, #12]
 8009d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d10:	601a      	str	r2, [r3, #0]
 8009d12:	9b07      	ldr	r3, [sp, #28]
 8009d14:	2b0e      	cmp	r3, #14
 8009d16:	d900      	bls.n	8009d1a <_dtoa_r+0x21e>
 8009d18:	e0e2      	b.n	8009ee0 <_dtoa_r+0x3e4>
 8009d1a:	2c00      	cmp	r4, #0
 8009d1c:	d100      	bne.n	8009d20 <_dtoa_r+0x224>
 8009d1e:	e0df      	b.n	8009ee0 <_dtoa_r+0x3e4>
 8009d20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d22:	2800      	cmp	r0, #0
 8009d24:	dc01      	bgt.n	8009d2a <_dtoa_r+0x22e>
 8009d26:	f000 fd12 	bl	800a74e <_dtoa_r+0xc52>
 8009d2a:	210f      	movs	r1, #15
 8009d2c:	0002      	movs	r2, r0
 8009d2e:	4b60      	ldr	r3, [pc, #384]	; (8009eb0 <_dtoa_r+0x3b4>)
 8009d30:	400a      	ands	r2, r1
 8009d32:	00d2      	lsls	r2, r2, #3
 8009d34:	189b      	adds	r3, r3, r2
 8009d36:	1106      	asrs	r6, r0, #4
 8009d38:	681c      	ldr	r4, [r3, #0]
 8009d3a:	685d      	ldr	r5, [r3, #4]
 8009d3c:	05c3      	lsls	r3, r0, #23
 8009d3e:	d501      	bpl.n	8009d44 <_dtoa_r+0x248>
 8009d40:	f000 fc0d 	bl	800a55e <_dtoa_r+0xa62>
 8009d44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d48:	9210      	str	r2, [sp, #64]	; 0x40
 8009d4a:	9311      	str	r3, [sp, #68]	; 0x44
 8009d4c:	2302      	movs	r3, #2
 8009d4e:	4698      	mov	r8, r3
 8009d50:	2e00      	cmp	r6, #0
 8009d52:	d011      	beq.n	8009d78 <_dtoa_r+0x27c>
 8009d54:	4f57      	ldr	r7, [pc, #348]	; (8009eb4 <_dtoa_r+0x3b8>)
 8009d56:	2301      	movs	r3, #1
 8009d58:	4233      	tst	r3, r6
 8009d5a:	d009      	beq.n	8009d70 <_dtoa_r+0x274>
 8009d5c:	469c      	mov	ip, r3
 8009d5e:	683a      	ldr	r2, [r7, #0]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	0020      	movs	r0, r4
 8009d64:	0029      	movs	r1, r5
 8009d66:	44e0      	add	r8, ip
 8009d68:	f7fc f98c 	bl	8006084 <__aeabi_dmul>
 8009d6c:	0004      	movs	r4, r0
 8009d6e:	000d      	movs	r5, r1
 8009d70:	1076      	asrs	r6, r6, #1
 8009d72:	3708      	adds	r7, #8
 8009d74:	2e00      	cmp	r6, #0
 8009d76:	d1ee      	bne.n	8009d56 <_dtoa_r+0x25a>
 8009d78:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009d7a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009d7c:	0022      	movs	r2, r4
 8009d7e:	002b      	movs	r3, r5
 8009d80:	f7fb fd7e 	bl	8005880 <__aeabi_ddiv>
 8009d84:	0006      	movs	r6, r0
 8009d86:	000f      	movs	r7, r1
 8009d88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d009      	beq.n	8009da2 <_dtoa_r+0x2a6>
 8009d8e:	2200      	movs	r2, #0
 8009d90:	0030      	movs	r0, r6
 8009d92:	0039      	movs	r1, r7
 8009d94:	4b48      	ldr	r3, [pc, #288]	; (8009eb8 <_dtoa_r+0x3bc>)
 8009d96:	f7fa f9b3 	bl	8004100 <__aeabi_dcmplt>
 8009d9a:	2800      	cmp	r0, #0
 8009d9c:	d001      	beq.n	8009da2 <_dtoa_r+0x2a6>
 8009d9e:	f000 fbf0 	bl	800a582 <_dtoa_r+0xa86>
 8009da2:	4640      	mov	r0, r8
 8009da4:	f7fc ffa2 	bl	8006cec <__aeabi_i2d>
 8009da8:	0032      	movs	r2, r6
 8009daa:	003b      	movs	r3, r7
 8009dac:	f7fc f96a 	bl	8006084 <__aeabi_dmul>
 8009db0:	2200      	movs	r2, #0
 8009db2:	4b42      	ldr	r3, [pc, #264]	; (8009ebc <_dtoa_r+0x3c0>)
 8009db4:	f7fb fa28 	bl	8005208 <__aeabi_dadd>
 8009db8:	4a41      	ldr	r2, [pc, #260]	; (8009ec0 <_dtoa_r+0x3c4>)
 8009dba:	000b      	movs	r3, r1
 8009dbc:	4694      	mov	ip, r2
 8009dbe:	4463      	add	r3, ip
 8009dc0:	9012      	str	r0, [sp, #72]	; 0x48
 8009dc2:	9113      	str	r1, [sp, #76]	; 0x4c
 8009dc4:	9313      	str	r3, [sp, #76]	; 0x4c
 8009dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dc8:	9315      	str	r3, [sp, #84]	; 0x54
 8009dca:	9b07      	ldr	r3, [sp, #28]
 8009dcc:	9310      	str	r3, [sp, #64]	; 0x40
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d001      	beq.n	8009dd6 <_dtoa_r+0x2da>
 8009dd2:	f000 fbfd 	bl	800a5d0 <_dtoa_r+0xad4>
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	0030      	movs	r0, r6
 8009dda:	0039      	movs	r1, r7
 8009ddc:	4b39      	ldr	r3, [pc, #228]	; (8009ec4 <_dtoa_r+0x3c8>)
 8009dde:	f7fc fbbd 	bl	800655c <__aeabi_dsub>
 8009de2:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8009de4:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8009de6:	0032      	movs	r2, r6
 8009de8:	003b      	movs	r3, r7
 8009dea:	0004      	movs	r4, r0
 8009dec:	000d      	movs	r5, r1
 8009dee:	f7fa f99b 	bl	8004128 <__aeabi_dcmpgt>
 8009df2:	2800      	cmp	r0, #0
 8009df4:	d001      	beq.n	8009dfa <_dtoa_r+0x2fe>
 8009df6:	f000 fde7 	bl	800a9c8 <_dtoa_r+0xecc>
 8009dfa:	2080      	movs	r0, #128	; 0x80
 8009dfc:	0600      	lsls	r0, r0, #24
 8009dfe:	4684      	mov	ip, r0
 8009e00:	0039      	movs	r1, r7
 8009e02:	4461      	add	r1, ip
 8009e04:	000b      	movs	r3, r1
 8009e06:	0032      	movs	r2, r6
 8009e08:	0020      	movs	r0, r4
 8009e0a:	0029      	movs	r1, r5
 8009e0c:	f7fa f978 	bl	8004100 <__aeabi_dcmplt>
 8009e10:	2800      	cmp	r0, #0
 8009e12:	d065      	beq.n	8009ee0 <_dtoa_r+0x3e4>
 8009e14:	2300      	movs	r3, #0
 8009e16:	2700      	movs	r7, #0
 8009e18:	4699      	mov	r9, r3
 8009e1a:	e08a      	b.n	8009f32 <_dtoa_r+0x436>
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	006e      	lsls	r6, r5, #1
 8009e20:	0876      	lsrs	r6, r6, #1
 8009e22:	0032      	movs	r2, r6
 8009e24:	603b      	str	r3, [r7, #0]
 8009e26:	4b16      	ldr	r3, [pc, #88]	; (8009e80 <_dtoa_r+0x384>)
 8009e28:	9605      	str	r6, [sp, #20]
 8009e2a:	401a      	ands	r2, r3
 8009e2c:	429a      	cmp	r2, r3
 8009e2e:	d000      	beq.n	8009e32 <_dtoa_r+0x336>
 8009e30:	e68e      	b.n	8009b50 <_dtoa_r+0x54>
 8009e32:	4b25      	ldr	r3, [pc, #148]	; (8009ec8 <_dtoa_r+0x3cc>)
 8009e34:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009e36:	0336      	lsls	r6, r6, #12
 8009e38:	0b36      	lsrs	r6, r6, #12
 8009e3a:	6013      	str	r3, [r2, #0]
 8009e3c:	4334      	orrs	r4, r6
 8009e3e:	d118      	bne.n	8009e72 <_dtoa_r+0x376>
 8009e40:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d101      	bne.n	8009e4a <_dtoa_r+0x34e>
 8009e46:	f000 fe2c 	bl	800aaa2 <_dtoa_r+0xfa6>
 8009e4a:	4b20      	ldr	r3, [pc, #128]	; (8009ecc <_dtoa_r+0x3d0>)
 8009e4c:	9303      	str	r3, [sp, #12]
 8009e4e:	3308      	adds	r3, #8
 8009e50:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8009e52:	6013      	str	r3, [r2, #0]
 8009e54:	e693      	b.n	8009b7e <_dtoa_r+0x82>
 8009e56:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009e58:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009e5a:	0020      	movs	r0, r4
 8009e5c:	032a      	lsls	r2, r5, #12
 8009e5e:	4c16      	ldr	r4, [pc, #88]	; (8009eb8 <_dtoa_r+0x3bc>)
 8009e60:	0b12      	lsrs	r2, r2, #12
 8009e62:	4314      	orrs	r4, r2
 8009e64:	4a1a      	ldr	r2, [pc, #104]	; (8009ed0 <_dtoa_r+0x3d4>)
 8009e66:	0021      	movs	r1, r4
 8009e68:	189e      	adds	r6, r3, r2
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8009e6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e70:	e6b3      	b.n	8009bda <_dtoa_r+0xde>
 8009e72:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d000      	beq.n	8009e7a <_dtoa_r+0x37e>
 8009e78:	e316      	b.n	800a4a8 <_dtoa_r+0x9ac>
 8009e7a:	4b16      	ldr	r3, [pc, #88]	; (8009ed4 <_dtoa_r+0x3d8>)
 8009e7c:	9303      	str	r3, [sp, #12]
 8009e7e:	e67e      	b.n	8009b7e <_dtoa_r+0x82>
 8009e80:	7ff00000 	.word	0x7ff00000
 8009e84:	080133d9 	.word	0x080133d9
 8009e88:	00000432 	.word	0x00000432
 8009e8c:	00000412 	.word	0x00000412
 8009e90:	fe100000 	.word	0xfe100000
 8009e94:	3ff80000 	.word	0x3ff80000
 8009e98:	636f4361 	.word	0x636f4361
 8009e9c:	3fd287a7 	.word	0x3fd287a7
 8009ea0:	8b60c8b3 	.word	0x8b60c8b3
 8009ea4:	3fc68a28 	.word	0x3fc68a28
 8009ea8:	509f79fb 	.word	0x509f79fb
 8009eac:	3fd34413 	.word	0x3fd34413
 8009eb0:	08012df8 	.word	0x08012df8
 8009eb4:	08012dd0 	.word	0x08012dd0
 8009eb8:	3ff00000 	.word	0x3ff00000
 8009ebc:	401c0000 	.word	0x401c0000
 8009ec0:	fcc00000 	.word	0xfcc00000
 8009ec4:	40140000 	.word	0x40140000
 8009ec8:	0000270f 	.word	0x0000270f
 8009ecc:	08013414 	.word	0x08013414
 8009ed0:	fffffc01 	.word	0xfffffc01
 8009ed4:	08013420 	.word	0x08013420
 8009ed8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009eda:	4699      	mov	r9, r3
 8009edc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009ede:	469b      	mov	fp, r3
 8009ee0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	da00      	bge.n	8009ee8 <_dtoa_r+0x3ec>
 8009ee6:	e08b      	b.n	800a000 <_dtoa_r+0x504>
 8009ee8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009eea:	2a0e      	cmp	r2, #14
 8009eec:	dd00      	ble.n	8009ef0 <_dtoa_r+0x3f4>
 8009eee:	e087      	b.n	800a000 <_dtoa_r+0x504>
 8009ef0:	4bc9      	ldr	r3, [pc, #804]	; (800a218 <_dtoa_r+0x71c>)
 8009ef2:	00d2      	lsls	r2, r2, #3
 8009ef4:	189b      	adds	r3, r3, r2
 8009ef6:	681e      	ldr	r6, [r3, #0]
 8009ef8:	685f      	ldr	r7, [r3, #4]
 8009efa:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	da1c      	bge.n	8009f3a <_dtoa_r+0x43e>
 8009f00:	9b07      	ldr	r3, [sp, #28]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	dc19      	bgt.n	8009f3a <_dtoa_r+0x43e>
 8009f06:	9b07      	ldr	r3, [sp, #28]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d000      	beq.n	8009f0e <_dtoa_r+0x412>
 8009f0c:	e782      	b.n	8009e14 <_dtoa_r+0x318>
 8009f0e:	2200      	movs	r2, #0
 8009f10:	0039      	movs	r1, r7
 8009f12:	4bc2      	ldr	r3, [pc, #776]	; (800a21c <_dtoa_r+0x720>)
 8009f14:	0030      	movs	r0, r6
 8009f16:	f7fc f8b5 	bl	8006084 <__aeabi_dmul>
 8009f1a:	000b      	movs	r3, r1
 8009f1c:	0002      	movs	r2, r0
 8009f1e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009f20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009f22:	f7fa f8f7 	bl	8004114 <__aeabi_dcmple>
 8009f26:	2300      	movs	r3, #0
 8009f28:	2700      	movs	r7, #0
 8009f2a:	4699      	mov	r9, r3
 8009f2c:	2800      	cmp	r0, #0
 8009f2e:	d100      	bne.n	8009f32 <_dtoa_r+0x436>
 8009f30:	e2e6      	b.n	800a500 <_dtoa_r+0xa04>
 8009f32:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009f34:	9d03      	ldr	r5, [sp, #12]
 8009f36:	43dc      	mvns	r4, r3
 8009f38:	e2ea      	b.n	800a510 <_dtoa_r+0xa14>
 8009f3a:	0032      	movs	r2, r6
 8009f3c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009f3e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009f40:	003b      	movs	r3, r7
 8009f42:	0020      	movs	r0, r4
 8009f44:	0029      	movs	r1, r5
 8009f46:	f7fb fc9b 	bl	8005880 <__aeabi_ddiv>
 8009f4a:	f7fc fe99 	bl	8006c80 <__aeabi_d2iz>
 8009f4e:	4681      	mov	r9, r0
 8009f50:	f7fc fecc 	bl	8006cec <__aeabi_i2d>
 8009f54:	0032      	movs	r2, r6
 8009f56:	003b      	movs	r3, r7
 8009f58:	f7fc f894 	bl	8006084 <__aeabi_dmul>
 8009f5c:	0002      	movs	r2, r0
 8009f5e:	000b      	movs	r3, r1
 8009f60:	0020      	movs	r0, r4
 8009f62:	0029      	movs	r1, r5
 8009f64:	f7fc fafa 	bl	800655c <__aeabi_dsub>
 8009f68:	9a03      	ldr	r2, [sp, #12]
 8009f6a:	1c53      	adds	r3, r2, #1
 8009f6c:	4698      	mov	r8, r3
 8009f6e:	464b      	mov	r3, r9
 8009f70:	3330      	adds	r3, #48	; 0x30
 8009f72:	7013      	strb	r3, [r2, #0]
 8009f74:	9b07      	ldr	r3, [sp, #28]
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d101      	bne.n	8009f7e <_dtoa_r+0x482>
 8009f7a:	f000 fc56 	bl	800a82a <_dtoa_r+0xd2e>
 8009f7e:	3a01      	subs	r2, #1
 8009f80:	2301      	movs	r3, #1
 8009f82:	9204      	str	r2, [sp, #16]
 8009f84:	4652      	mov	r2, sl
 8009f86:	46c2      	mov	sl, r8
 8009f88:	9206      	str	r2, [sp, #24]
 8009f8a:	4698      	mov	r8, r3
 8009f8c:	e024      	b.n	8009fd8 <_dtoa_r+0x4dc>
 8009f8e:	2301      	movs	r3, #1
 8009f90:	469c      	mov	ip, r3
 8009f92:	0032      	movs	r2, r6
 8009f94:	003b      	movs	r3, r7
 8009f96:	0020      	movs	r0, r4
 8009f98:	0029      	movs	r1, r5
 8009f9a:	44e0      	add	r8, ip
 8009f9c:	f7fb fc70 	bl	8005880 <__aeabi_ddiv>
 8009fa0:	f7fc fe6e 	bl	8006c80 <__aeabi_d2iz>
 8009fa4:	4681      	mov	r9, r0
 8009fa6:	f7fc fea1 	bl	8006cec <__aeabi_i2d>
 8009faa:	0032      	movs	r2, r6
 8009fac:	003b      	movs	r3, r7
 8009fae:	f7fc f869 	bl	8006084 <__aeabi_dmul>
 8009fb2:	0002      	movs	r2, r0
 8009fb4:	000b      	movs	r3, r1
 8009fb6:	0020      	movs	r0, r4
 8009fb8:	0029      	movs	r1, r5
 8009fba:	f7fc facf 	bl	800655c <__aeabi_dsub>
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	469c      	mov	ip, r3
 8009fc2:	464b      	mov	r3, r9
 8009fc4:	4644      	mov	r4, r8
 8009fc6:	9a04      	ldr	r2, [sp, #16]
 8009fc8:	3330      	adds	r3, #48	; 0x30
 8009fca:	5513      	strb	r3, [r2, r4]
 8009fcc:	9b07      	ldr	r3, [sp, #28]
 8009fce:	44e2      	add	sl, ip
 8009fd0:	4598      	cmp	r8, r3
 8009fd2:	d101      	bne.n	8009fd8 <_dtoa_r+0x4dc>
 8009fd4:	f000 fc26 	bl	800a824 <_dtoa_r+0xd28>
 8009fd8:	2200      	movs	r2, #0
 8009fda:	4b91      	ldr	r3, [pc, #580]	; (800a220 <_dtoa_r+0x724>)
 8009fdc:	f7fc f852 	bl	8006084 <__aeabi_dmul>
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	0004      	movs	r4, r0
 8009fe6:	000d      	movs	r5, r1
 8009fe8:	f7fa f884 	bl	80040f4 <__aeabi_dcmpeq>
 8009fec:	2800      	cmp	r0, #0
 8009fee:	d0ce      	beq.n	8009f8e <_dtoa_r+0x492>
 8009ff0:	9b06      	ldr	r3, [sp, #24]
 8009ff2:	46d0      	mov	r8, sl
 8009ff4:	469a      	mov	sl, r3
 8009ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ff8:	4644      	mov	r4, r8
 8009ffa:	3301      	adds	r3, #1
 8009ffc:	9309      	str	r3, [sp, #36]	; 0x24
 8009ffe:	e160      	b.n	800a2c2 <_dtoa_r+0x7c6>
 800a000:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a002:	2a00      	cmp	r2, #0
 800a004:	d07c      	beq.n	800a100 <_dtoa_r+0x604>
 800a006:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a008:	2a01      	cmp	r2, #1
 800a00a:	dc00      	bgt.n	800a00e <_dtoa_r+0x512>
 800a00c:	e374      	b.n	800a6f8 <_dtoa_r+0xbfc>
 800a00e:	9b07      	ldr	r3, [sp, #28]
 800a010:	1e5d      	subs	r5, r3, #1
 800a012:	464b      	mov	r3, r9
 800a014:	45a9      	cmp	r9, r5
 800a016:	db00      	blt.n	800a01a <_dtoa_r+0x51e>
 800a018:	e29f      	b.n	800a55a <_dtoa_r+0xa5e>
 800a01a:	9a06      	ldr	r2, [sp, #24]
 800a01c:	1aeb      	subs	r3, r5, r3
 800a01e:	4694      	mov	ip, r2
 800a020:	449c      	add	ip, r3
 800a022:	4663      	mov	r3, ip
 800a024:	46a9      	mov	r9, r5
 800a026:	2500      	movs	r5, #0
 800a028:	9306      	str	r3, [sp, #24]
 800a02a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a02c:	9b07      	ldr	r3, [sp, #28]
 800a02e:	1acc      	subs	r4, r1, r3
 800a030:	2b00      	cmp	r3, #0
 800a032:	db06      	blt.n	800a042 <_dtoa_r+0x546>
 800a034:	469c      	mov	ip, r3
 800a036:	9808      	ldr	r0, [sp, #32]
 800a038:	000c      	movs	r4, r1
 800a03a:	4460      	add	r0, ip
 800a03c:	4461      	add	r1, ip
 800a03e:	9008      	str	r0, [sp, #32]
 800a040:	910c      	str	r1, [sp, #48]	; 0x30
 800a042:	2101      	movs	r1, #1
 800a044:	4650      	mov	r0, sl
 800a046:	f001 fe45 	bl	800bcd4 <__i2b>
 800a04a:	0007      	movs	r7, r0
 800a04c:	e05b      	b.n	800a106 <_dtoa_r+0x60a>
 800a04e:	1bbe      	subs	r6, r7, r6
 800a050:	0033      	movs	r3, r6
 800a052:	3b01      	subs	r3, #1
 800a054:	9308      	str	r3, [sp, #32]
 800a056:	d500      	bpl.n	800a05a <_dtoa_r+0x55e>
 800a058:	e376      	b.n	800a748 <_dtoa_r+0xc4c>
 800a05a:	2300      	movs	r3, #0
 800a05c:	930e      	str	r3, [sp, #56]	; 0x38
 800a05e:	930c      	str	r3, [sp, #48]	; 0x30
 800a060:	9a06      	ldr	r2, [sp, #24]
 800a062:	9b08      	ldr	r3, [sp, #32]
 800a064:	4694      	mov	ip, r2
 800a066:	4463      	add	r3, ip
 800a068:	9308      	str	r3, [sp, #32]
 800a06a:	2300      	movs	r3, #0
 800a06c:	4699      	mov	r9, r3
 800a06e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a070:	2401      	movs	r4, #1
 800a072:	9209      	str	r2, [sp, #36]	; 0x24
 800a074:	2b09      	cmp	r3, #9
 800a076:	d800      	bhi.n	800a07a <_dtoa_r+0x57e>
 800a078:	e612      	b.n	8009ca0 <_dtoa_r+0x1a4>
 800a07a:	2201      	movs	r2, #1
 800a07c:	2300      	movs	r3, #0
 800a07e:	920d      	str	r2, [sp, #52]	; 0x34
 800a080:	3a02      	subs	r2, #2
 800a082:	9324      	str	r3, [sp, #144]	; 0x90
 800a084:	9207      	str	r2, [sp, #28]
 800a086:	9325      	str	r3, [sp, #148]	; 0x94
 800a088:	4653      	mov	r3, sl
 800a08a:	2200      	movs	r2, #0
 800a08c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a08e:	2100      	movs	r1, #0
 800a090:	605a      	str	r2, [r3, #4]
 800a092:	9b07      	ldr	r3, [sp, #28]
 800a094:	9314      	str	r3, [sp, #80]	; 0x50
 800a096:	e630      	b.n	8009cfa <_dtoa_r+0x1fe>
 800a098:	2301      	movs	r3, #1
 800a09a:	930e      	str	r3, [sp, #56]	; 0x38
 800a09c:	2300      	movs	r3, #0
 800a09e:	1bbe      	subs	r6, r7, r6
 800a0a0:	930c      	str	r3, [sp, #48]	; 0x30
 800a0a2:	0033      	movs	r3, r6
 800a0a4:	3b01      	subs	r3, #1
 800a0a6:	9308      	str	r3, [sp, #32]
 800a0a8:	d400      	bmi.n	800a0ac <_dtoa_r+0x5b0>
 800a0aa:	e5e7      	b.n	8009c7c <_dtoa_r+0x180>
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	1b9b      	subs	r3, r3, r6
 800a0b0:	930c      	str	r3, [sp, #48]	; 0x30
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	9308      	str	r3, [sp, #32]
 800a0b6:	e5e1      	b.n	8009c7c <_dtoa_r+0x180>
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	930d      	str	r3, [sp, #52]	; 0x34
 800a0bc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0be:	2b03      	cmp	r3, #3
 800a0c0:	d001      	beq.n	800a0c6 <_dtoa_r+0x5ca>
 800a0c2:	f000 fccf 	bl	800aa64 <_dtoa_r+0xf68>
 800a0c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0c8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a0ca:	4694      	mov	ip, r2
 800a0cc:	4463      	add	r3, ip
 800a0ce:	9314      	str	r3, [sp, #80]	; 0x50
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	1e1d      	subs	r5, r3, #0
 800a0d4:	9307      	str	r3, [sp, #28]
 800a0d6:	dd00      	ble.n	800a0da <_dtoa_r+0x5de>
 800a0d8:	e5fd      	b.n	8009cd6 <_dtoa_r+0x1da>
 800a0da:	2501      	movs	r5, #1
 800a0dc:	e5fb      	b.n	8009cd6 <_dtoa_r+0x1da>
 800a0de:	2010      	movs	r0, #16
 800a0e0:	f7fc ff64 	bl	8006fac <malloc>
 800a0e4:	4653      	mov	r3, sl
 800a0e6:	6258      	str	r0, [r3, #36]	; 0x24
 800a0e8:	2800      	cmp	r0, #0
 800a0ea:	d101      	bne.n	800a0f0 <_dtoa_r+0x5f4>
 800a0ec:	f000 fcb4 	bl	800aa58 <_dtoa_r+0xf5c>
 800a0f0:	6046      	str	r6, [r0, #4]
 800a0f2:	6086      	str	r6, [r0, #8]
 800a0f4:	6006      	str	r6, [r0, #0]
 800a0f6:	60c6      	str	r6, [r0, #12]
 800a0f8:	e51f      	b.n	8009b3a <_dtoa_r+0x3e>
 800a0fa:	4b4a      	ldr	r3, [pc, #296]	; (800a224 <_dtoa_r+0x728>)
 800a0fc:	9303      	str	r3, [sp, #12]
 800a0fe:	e53e      	b.n	8009b7e <_dtoa_r+0x82>
 800a100:	464d      	mov	r5, r9
 800a102:	2700      	movs	r7, #0
 800a104:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a106:	2c00      	cmp	r4, #0
 800a108:	dd0d      	ble.n	800a126 <_dtoa_r+0x62a>
 800a10a:	9a08      	ldr	r2, [sp, #32]
 800a10c:	2a00      	cmp	r2, #0
 800a10e:	dd0a      	ble.n	800a126 <_dtoa_r+0x62a>
 800a110:	0023      	movs	r3, r4
 800a112:	4294      	cmp	r4, r2
 800a114:	dd00      	ble.n	800a118 <_dtoa_r+0x61c>
 800a116:	e207      	b.n	800a528 <_dtoa_r+0xa2c>
 800a118:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a11a:	1ae4      	subs	r4, r4, r3
 800a11c:	1ad2      	subs	r2, r2, r3
 800a11e:	920c      	str	r2, [sp, #48]	; 0x30
 800a120:	9a08      	ldr	r2, [sp, #32]
 800a122:	1ad3      	subs	r3, r2, r3
 800a124:	9308      	str	r3, [sp, #32]
 800a126:	464b      	mov	r3, r9
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d01b      	beq.n	800a164 <_dtoa_r+0x668>
 800a12c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d100      	bne.n	800a134 <_dtoa_r+0x638>
 800a132:	e1b2      	b.n	800a49a <_dtoa_r+0x99e>
 800a134:	2d00      	cmp	r5, #0
 800a136:	dd10      	ble.n	800a15a <_dtoa_r+0x65e>
 800a138:	0039      	movs	r1, r7
 800a13a:	002a      	movs	r2, r5
 800a13c:	4650      	mov	r0, sl
 800a13e:	f001 feb1 	bl	800bea4 <__pow5mult>
 800a142:	465a      	mov	r2, fp
 800a144:	0001      	movs	r1, r0
 800a146:	0007      	movs	r7, r0
 800a148:	4650      	mov	r0, sl
 800a14a:	f001 fdd9 	bl	800bd00 <__multiply>
 800a14e:	0006      	movs	r6, r0
 800a150:	4659      	mov	r1, fp
 800a152:	4650      	mov	r0, sl
 800a154:	f001 fca6 	bl	800baa4 <_Bfree>
 800a158:	46b3      	mov	fp, r6
 800a15a:	464b      	mov	r3, r9
 800a15c:	1b5a      	subs	r2, r3, r5
 800a15e:	45a9      	cmp	r9, r5
 800a160:	d000      	beq.n	800a164 <_dtoa_r+0x668>
 800a162:	e19b      	b.n	800a49c <_dtoa_r+0x9a0>
 800a164:	2101      	movs	r1, #1
 800a166:	4650      	mov	r0, sl
 800a168:	f001 fdb4 	bl	800bcd4 <__i2b>
 800a16c:	9a06      	ldr	r2, [sp, #24]
 800a16e:	4681      	mov	r9, r0
 800a170:	2a00      	cmp	r2, #0
 800a172:	dd00      	ble.n	800a176 <_dtoa_r+0x67a>
 800a174:	e0c6      	b.n	800a304 <_dtoa_r+0x808>
 800a176:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a178:	2500      	movs	r5, #0
 800a17a:	2b01      	cmp	r3, #1
 800a17c:	dc00      	bgt.n	800a180 <_dtoa_r+0x684>
 800a17e:	e19a      	b.n	800a4b6 <_dtoa_r+0x9ba>
 800a180:	9b06      	ldr	r3, [sp, #24]
 800a182:	2001      	movs	r0, #1
 800a184:	2b00      	cmp	r3, #0
 800a186:	d000      	beq.n	800a18a <_dtoa_r+0x68e>
 800a188:	e0c6      	b.n	800a318 <_dtoa_r+0x81c>
 800a18a:	231f      	movs	r3, #31
 800a18c:	9908      	ldr	r1, [sp, #32]
 800a18e:	001a      	movs	r2, r3
 800a190:	468c      	mov	ip, r1
 800a192:	4460      	add	r0, ip
 800a194:	4002      	ands	r2, r0
 800a196:	4203      	tst	r3, r0
 800a198:	d100      	bne.n	800a19c <_dtoa_r+0x6a0>
 800a19a:	e0a1      	b.n	800a2e0 <_dtoa_r+0x7e4>
 800a19c:	3301      	adds	r3, #1
 800a19e:	1a9b      	subs	r3, r3, r2
 800a1a0:	2b04      	cmp	r3, #4
 800a1a2:	dc01      	bgt.n	800a1a8 <_dtoa_r+0x6ac>
 800a1a4:	f000 fc51 	bl	800aa4a <_dtoa_r+0xf4e>
 800a1a8:	231c      	movs	r3, #28
 800a1aa:	1a9b      	subs	r3, r3, r2
 800a1ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a1ae:	18e4      	adds	r4, r4, r3
 800a1b0:	4694      	mov	ip, r2
 800a1b2:	449c      	add	ip, r3
 800a1b4:	4662      	mov	r2, ip
 800a1b6:	468c      	mov	ip, r1
 800a1b8:	449c      	add	ip, r3
 800a1ba:	4663      	mov	r3, ip
 800a1bc:	920c      	str	r2, [sp, #48]	; 0x30
 800a1be:	9308      	str	r3, [sp, #32]
 800a1c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	dd05      	ble.n	800a1d2 <_dtoa_r+0x6d6>
 800a1c6:	4659      	mov	r1, fp
 800a1c8:	001a      	movs	r2, r3
 800a1ca:	4650      	mov	r0, sl
 800a1cc:	f001 feea 	bl	800bfa4 <__lshift>
 800a1d0:	4683      	mov	fp, r0
 800a1d2:	9b08      	ldr	r3, [sp, #32]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	dd05      	ble.n	800a1e4 <_dtoa_r+0x6e8>
 800a1d8:	4649      	mov	r1, r9
 800a1da:	001a      	movs	r2, r3
 800a1dc:	4650      	mov	r0, sl
 800a1de:	f001 fee1 	bl	800bfa4 <__lshift>
 800a1e2:	4681      	mov	r9, r0
 800a1e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d000      	beq.n	800a1ec <_dtoa_r+0x6f0>
 800a1ea:	e13d      	b.n	800a468 <_dtoa_r+0x96c>
 800a1ec:	9b07      	ldr	r3, [sp, #28]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	dc00      	bgt.n	800a1f4 <_dtoa_r+0x6f8>
 800a1f2:	e123      	b.n	800a43c <_dtoa_r+0x940>
 800a1f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d000      	beq.n	800a1fc <_dtoa_r+0x700>
 800a1fa:	e0a5      	b.n	800a348 <_dtoa_r+0x84c>
 800a1fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1fe:	3301      	adds	r3, #1
 800a200:	9309      	str	r3, [sp, #36]	; 0x24
 800a202:	9b03      	ldr	r3, [sp, #12]
 800a204:	2401      	movs	r4, #1
 800a206:	1e5d      	subs	r5, r3, #1
 800a208:	9b07      	ldr	r3, [sp, #28]
 800a20a:	46a8      	mov	r8, r5
 800a20c:	465e      	mov	r6, fp
 800a20e:	464d      	mov	r5, r9
 800a210:	46b9      	mov	r9, r7
 800a212:	4657      	mov	r7, sl
 800a214:	469a      	mov	sl, r3
 800a216:	e00f      	b.n	800a238 <_dtoa_r+0x73c>
 800a218:	08012df8 	.word	0x08012df8
 800a21c:	40140000 	.word	0x40140000
 800a220:	40240000 	.word	0x40240000
 800a224:	080133d8 	.word	0x080133d8
 800a228:	0031      	movs	r1, r6
 800a22a:	2300      	movs	r3, #0
 800a22c:	220a      	movs	r2, #10
 800a22e:	0038      	movs	r0, r7
 800a230:	f001 fc5e 	bl	800baf0 <__multadd>
 800a234:	0006      	movs	r6, r0
 800a236:	3401      	adds	r4, #1
 800a238:	0029      	movs	r1, r5
 800a23a:	0030      	movs	r0, r6
 800a23c:	f7ff fbba 	bl	80099b4 <quorem>
 800a240:	4643      	mov	r3, r8
 800a242:	3030      	adds	r0, #48	; 0x30
 800a244:	5518      	strb	r0, [r3, r4]
 800a246:	4554      	cmp	r4, sl
 800a248:	dbee      	blt.n	800a228 <_dtoa_r+0x72c>
 800a24a:	9b07      	ldr	r3, [sp, #28]
 800a24c:	46ba      	mov	sl, r7
 800a24e:	46b3      	mov	fp, r6
 800a250:	464f      	mov	r7, r9
 800a252:	2401      	movs	r4, #1
 800a254:	46a9      	mov	r9, r5
 800a256:	9006      	str	r0, [sp, #24]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	dd00      	ble.n	800a25e <_dtoa_r+0x762>
 800a25c:	001c      	movs	r4, r3
 800a25e:	9b03      	ldr	r3, [sp, #12]
 800a260:	2600      	movs	r6, #0
 800a262:	469c      	mov	ip, r3
 800a264:	4464      	add	r4, ip
 800a266:	4659      	mov	r1, fp
 800a268:	2201      	movs	r2, #1
 800a26a:	4650      	mov	r0, sl
 800a26c:	f001 fe9a 	bl	800bfa4 <__lshift>
 800a270:	4649      	mov	r1, r9
 800a272:	4683      	mov	fp, r0
 800a274:	f001 ff0c 	bl	800c090 <__mcmp>
 800a278:	2800      	cmp	r0, #0
 800a27a:	dc00      	bgt.n	800a27e <_dtoa_r+0x782>
 800a27c:	e250      	b.n	800a720 <_dtoa_r+0xc24>
 800a27e:	1e65      	subs	r5, r4, #1
 800a280:	782a      	ldrb	r2, [r5, #0]
 800a282:	002b      	movs	r3, r5
 800a284:	9903      	ldr	r1, [sp, #12]
 800a286:	e006      	b.n	800a296 <_dtoa_r+0x79a>
 800a288:	3b01      	subs	r3, #1
 800a28a:	428d      	cmp	r5, r1
 800a28c:	d100      	bne.n	800a290 <_dtoa_r+0x794>
 800a28e:	e254      	b.n	800a73a <_dtoa_r+0xc3e>
 800a290:	781a      	ldrb	r2, [r3, #0]
 800a292:	002c      	movs	r4, r5
 800a294:	3d01      	subs	r5, #1
 800a296:	2a39      	cmp	r2, #57	; 0x39
 800a298:	d0f6      	beq.n	800a288 <_dtoa_r+0x78c>
 800a29a:	3201      	adds	r2, #1
 800a29c:	702a      	strb	r2, [r5, #0]
 800a29e:	4649      	mov	r1, r9
 800a2a0:	4650      	mov	r0, sl
 800a2a2:	f001 fbff 	bl	800baa4 <_Bfree>
 800a2a6:	2f00      	cmp	r7, #0
 800a2a8:	d00b      	beq.n	800a2c2 <_dtoa_r+0x7c6>
 800a2aa:	2e00      	cmp	r6, #0
 800a2ac:	d005      	beq.n	800a2ba <_dtoa_r+0x7be>
 800a2ae:	42be      	cmp	r6, r7
 800a2b0:	d003      	beq.n	800a2ba <_dtoa_r+0x7be>
 800a2b2:	0031      	movs	r1, r6
 800a2b4:	4650      	mov	r0, sl
 800a2b6:	f001 fbf5 	bl	800baa4 <_Bfree>
 800a2ba:	0039      	movs	r1, r7
 800a2bc:	4650      	mov	r0, sl
 800a2be:	f001 fbf1 	bl	800baa4 <_Bfree>
 800a2c2:	4659      	mov	r1, fp
 800a2c4:	4650      	mov	r0, sl
 800a2c6:	f001 fbed 	bl	800baa4 <_Bfree>
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2ce:	7023      	strb	r3, [r4, #0]
 800a2d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a2d2:	601a      	str	r2, [r3, #0]
 800a2d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d100      	bne.n	800a2dc <_dtoa_r+0x7e0>
 800a2da:	e450      	b.n	8009b7e <_dtoa_r+0x82>
 800a2dc:	601c      	str	r4, [r3, #0]
 800a2de:	e44e      	b.n	8009b7e <_dtoa_r+0x82>
 800a2e0:	231c      	movs	r3, #28
 800a2e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2e4:	18e4      	adds	r4, r4, r3
 800a2e6:	4694      	mov	ip, r2
 800a2e8:	449c      	add	ip, r3
 800a2ea:	4662      	mov	r2, ip
 800a2ec:	920c      	str	r2, [sp, #48]	; 0x30
 800a2ee:	9a08      	ldr	r2, [sp, #32]
 800a2f0:	4694      	mov	ip, r2
 800a2f2:	449c      	add	ip, r3
 800a2f4:	4663      	mov	r3, ip
 800a2f6:	9308      	str	r3, [sp, #32]
 800a2f8:	e762      	b.n	800a1c0 <_dtoa_r+0x6c4>
 800a2fa:	2220      	movs	r2, #32
 800a2fc:	0020      	movs	r0, r4
 800a2fe:	1ad3      	subs	r3, r2, r3
 800a300:	4098      	lsls	r0, r3
 800a302:	e462      	b.n	8009bca <_dtoa_r+0xce>
 800a304:	0001      	movs	r1, r0
 800a306:	4650      	mov	r0, sl
 800a308:	f001 fdcc 	bl	800bea4 <__pow5mult>
 800a30c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a30e:	4681      	mov	r9, r0
 800a310:	2b01      	cmp	r3, #1
 800a312:	dc00      	bgt.n	800a316 <_dtoa_r+0x81a>
 800a314:	e10a      	b.n	800a52c <_dtoa_r+0xa30>
 800a316:	2500      	movs	r5, #0
 800a318:	464b      	mov	r3, r9
 800a31a:	691b      	ldr	r3, [r3, #16]
 800a31c:	3303      	adds	r3, #3
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	444b      	add	r3, r9
 800a322:	6858      	ldr	r0, [r3, #4]
 800a324:	f001 fc8c 	bl	800bc40 <__hi0bits>
 800a328:	2320      	movs	r3, #32
 800a32a:	1a18      	subs	r0, r3, r0
 800a32c:	e72d      	b.n	800a18a <_dtoa_r+0x68e>
 800a32e:	2300      	movs	r3, #0
 800a330:	0039      	movs	r1, r7
 800a332:	220a      	movs	r2, #10
 800a334:	4650      	mov	r0, sl
 800a336:	f001 fbdb 	bl	800baf0 <__multadd>
 800a33a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a33c:	0007      	movs	r7, r0
 800a33e:	9609      	str	r6, [sp, #36]	; 0x24
 800a340:	2b00      	cmp	r3, #0
 800a342:	dc00      	bgt.n	800a346 <_dtoa_r+0x84a>
 800a344:	e376      	b.n	800aa34 <_dtoa_r+0xf38>
 800a346:	9307      	str	r3, [sp, #28]
 800a348:	2c00      	cmp	r4, #0
 800a34a:	dd05      	ble.n	800a358 <_dtoa_r+0x85c>
 800a34c:	0039      	movs	r1, r7
 800a34e:	0022      	movs	r2, r4
 800a350:	4650      	mov	r0, sl
 800a352:	f001 fe27 	bl	800bfa4 <__lshift>
 800a356:	0007      	movs	r7, r0
 800a358:	46b8      	mov	r8, r7
 800a35a:	2d00      	cmp	r5, #0
 800a35c:	d000      	beq.n	800a360 <_dtoa_r+0x864>
 800a35e:	e282      	b.n	800a866 <_dtoa_r+0xd6a>
 800a360:	9a07      	ldr	r2, [sp, #28]
 800a362:	9b03      	ldr	r3, [sp, #12]
 800a364:	4694      	mov	ip, r2
 800a366:	001d      	movs	r5, r3
 800a368:	3b01      	subs	r3, #1
 800a36a:	449c      	add	ip, r3
 800a36c:	4663      	mov	r3, ip
 800a36e:	9308      	str	r3, [sp, #32]
 800a370:	2301      	movs	r3, #1
 800a372:	002e      	movs	r6, r5
 800a374:	465d      	mov	r5, fp
 800a376:	46cb      	mov	fp, r9
 800a378:	9a04      	ldr	r2, [sp, #16]
 800a37a:	401a      	ands	r2, r3
 800a37c:	9207      	str	r2, [sp, #28]
 800a37e:	4659      	mov	r1, fp
 800a380:	0028      	movs	r0, r5
 800a382:	f7ff fb17 	bl	80099b4 <quorem>
 800a386:	0003      	movs	r3, r0
 800a388:	0039      	movs	r1, r7
 800a38a:	3330      	adds	r3, #48	; 0x30
 800a38c:	900c      	str	r0, [sp, #48]	; 0x30
 800a38e:	0028      	movs	r0, r5
 800a390:	9306      	str	r3, [sp, #24]
 800a392:	f001 fe7d 	bl	800c090 <__mcmp>
 800a396:	4659      	mov	r1, fp
 800a398:	0004      	movs	r4, r0
 800a39a:	4642      	mov	r2, r8
 800a39c:	4650      	mov	r0, sl
 800a39e:	f001 fe91 	bl	800c0c4 <__mdiff>
 800a3a2:	68c3      	ldr	r3, [r0, #12]
 800a3a4:	4681      	mov	r9, r0
 800a3a6:	0001      	movs	r1, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d13b      	bne.n	800a424 <_dtoa_r+0x928>
 800a3ac:	0028      	movs	r0, r5
 800a3ae:	f001 fe6f 	bl	800c090 <__mcmp>
 800a3b2:	4649      	mov	r1, r9
 800a3b4:	9004      	str	r0, [sp, #16]
 800a3b6:	4650      	mov	r0, sl
 800a3b8:	f001 fb74 	bl	800baa4 <_Bfree>
 800a3bc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a3be:	9b04      	ldr	r3, [sp, #16]
 800a3c0:	4313      	orrs	r3, r2
 800a3c2:	9a07      	ldr	r2, [sp, #28]
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	d100      	bne.n	800a3ca <_dtoa_r+0x8ce>
 800a3c8:	e302      	b.n	800a9d0 <_dtoa_r+0xed4>
 800a3ca:	2c00      	cmp	r4, #0
 800a3cc:	da00      	bge.n	800a3d0 <_dtoa_r+0x8d4>
 800a3ce:	e1f2      	b.n	800a7b6 <_dtoa_r+0xcba>
 800a3d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a3d2:	431c      	orrs	r4, r3
 800a3d4:	9b07      	ldr	r3, [sp, #28]
 800a3d6:	431c      	orrs	r4, r3
 800a3d8:	d100      	bne.n	800a3dc <_dtoa_r+0x8e0>
 800a3da:	e1ec      	b.n	800a7b6 <_dtoa_r+0xcba>
 800a3dc:	9b04      	ldr	r3, [sp, #16]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	dd00      	ble.n	800a3e4 <_dtoa_r+0x8e8>
 800a3e2:	e2c9      	b.n	800a978 <_dtoa_r+0xe7c>
 800a3e4:	9a06      	ldr	r2, [sp, #24]
 800a3e6:	1c74      	adds	r4, r6, #1
 800a3e8:	7032      	strb	r2, [r6, #0]
 800a3ea:	9a08      	ldr	r2, [sp, #32]
 800a3ec:	4296      	cmp	r6, r2
 800a3ee:	d100      	bne.n	800a3f2 <_dtoa_r+0x8f6>
 800a3f0:	e2cc      	b.n	800a98c <_dtoa_r+0xe90>
 800a3f2:	0029      	movs	r1, r5
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	220a      	movs	r2, #10
 800a3f8:	4650      	mov	r0, sl
 800a3fa:	f001 fb79 	bl	800baf0 <__multadd>
 800a3fe:	2300      	movs	r3, #0
 800a400:	0005      	movs	r5, r0
 800a402:	220a      	movs	r2, #10
 800a404:	0039      	movs	r1, r7
 800a406:	4650      	mov	r0, sl
 800a408:	4547      	cmp	r7, r8
 800a40a:	d011      	beq.n	800a430 <_dtoa_r+0x934>
 800a40c:	f001 fb70 	bl	800baf0 <__multadd>
 800a410:	4641      	mov	r1, r8
 800a412:	0007      	movs	r7, r0
 800a414:	2300      	movs	r3, #0
 800a416:	220a      	movs	r2, #10
 800a418:	4650      	mov	r0, sl
 800a41a:	f001 fb69 	bl	800baf0 <__multadd>
 800a41e:	0026      	movs	r6, r4
 800a420:	4680      	mov	r8, r0
 800a422:	e7ac      	b.n	800a37e <_dtoa_r+0x882>
 800a424:	4650      	mov	r0, sl
 800a426:	f001 fb3d 	bl	800baa4 <_Bfree>
 800a42a:	2301      	movs	r3, #1
 800a42c:	9304      	str	r3, [sp, #16]
 800a42e:	e7cc      	b.n	800a3ca <_dtoa_r+0x8ce>
 800a430:	f001 fb5e 	bl	800baf0 <__multadd>
 800a434:	0026      	movs	r6, r4
 800a436:	0007      	movs	r7, r0
 800a438:	4680      	mov	r8, r0
 800a43a:	e7a0      	b.n	800a37e <_dtoa_r+0x882>
 800a43c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a43e:	2b02      	cmp	r3, #2
 800a440:	dc4d      	bgt.n	800a4de <_dtoa_r+0x9e2>
 800a442:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a444:	2b00      	cmp	r3, #0
 800a446:	d000      	beq.n	800a44a <_dtoa_r+0x94e>
 800a448:	e77e      	b.n	800a348 <_dtoa_r+0x84c>
 800a44a:	4649      	mov	r1, r9
 800a44c:	4658      	mov	r0, fp
 800a44e:	f7ff fab1 	bl	80099b4 <quorem>
 800a452:	0003      	movs	r3, r0
 800a454:	9a03      	ldr	r2, [sp, #12]
 800a456:	3330      	adds	r3, #48	; 0x30
 800a458:	9306      	str	r3, [sp, #24]
 800a45a:	7013      	strb	r3, [r2, #0]
 800a45c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a45e:	2600      	movs	r6, #0
 800a460:	3301      	adds	r3, #1
 800a462:	1c54      	adds	r4, r2, #1
 800a464:	9309      	str	r3, [sp, #36]	; 0x24
 800a466:	e6fe      	b.n	800a266 <_dtoa_r+0x76a>
 800a468:	4649      	mov	r1, r9
 800a46a:	4658      	mov	r0, fp
 800a46c:	f001 fe10 	bl	800c090 <__mcmp>
 800a470:	2800      	cmp	r0, #0
 800a472:	db00      	blt.n	800a476 <_dtoa_r+0x97a>
 800a474:	e6ba      	b.n	800a1ec <_dtoa_r+0x6f0>
 800a476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a478:	4659      	mov	r1, fp
 800a47a:	220a      	movs	r2, #10
 800a47c:	4650      	mov	r0, sl
 800a47e:	1e5e      	subs	r6, r3, #1
 800a480:	2300      	movs	r3, #0
 800a482:	f001 fb35 	bl	800baf0 <__multadd>
 800a486:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a488:	4683      	mov	fp, r0
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d000      	beq.n	800a490 <_dtoa_r+0x994>
 800a48e:	e74e      	b.n	800a32e <_dtoa_r+0x832>
 800a490:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a492:	2b00      	cmp	r3, #0
 800a494:	dd1d      	ble.n	800a4d2 <_dtoa_r+0x9d6>
 800a496:	9307      	str	r3, [sp, #28]
 800a498:	e6b3      	b.n	800a202 <_dtoa_r+0x706>
 800a49a:	464a      	mov	r2, r9
 800a49c:	4659      	mov	r1, fp
 800a49e:	4650      	mov	r0, sl
 800a4a0:	f001 fd00 	bl	800bea4 <__pow5mult>
 800a4a4:	4683      	mov	fp, r0
 800a4a6:	e65d      	b.n	800a164 <_dtoa_r+0x668>
 800a4a8:	4bd4      	ldr	r3, [pc, #848]	; (800a7fc <_dtoa_r+0xd00>)
 800a4aa:	9303      	str	r3, [sp, #12]
 800a4ac:	3303      	adds	r3, #3
 800a4ae:	e4cf      	b.n	8009e50 <_dtoa_r+0x354>
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	930d      	str	r3, [sp, #52]	; 0x34
 800a4b4:	e607      	b.n	800a0c6 <_dtoa_r+0x5ca>
 800a4b6:	9904      	ldr	r1, [sp, #16]
 800a4b8:	9a05      	ldr	r2, [sp, #20]
 800a4ba:	2900      	cmp	r1, #0
 800a4bc:	d000      	beq.n	800a4c0 <_dtoa_r+0x9c4>
 800a4be:	e65f      	b.n	800a180 <_dtoa_r+0x684>
 800a4c0:	0013      	movs	r3, r2
 800a4c2:	0312      	lsls	r2, r2, #12
 800a4c4:	d000      	beq.n	800a4c8 <_dtoa_r+0x9cc>
 800a4c6:	e65b      	b.n	800a180 <_dtoa_r+0x684>
 800a4c8:	e03a      	b.n	800a540 <_dtoa_r+0xa44>
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	9307      	str	r3, [sp, #28]
 800a4ce:	9325      	str	r3, [sp, #148]	; 0x94
 800a4d0:	e5da      	b.n	800a088 <_dtoa_r+0x58c>
 800a4d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a4d4:	9609      	str	r6, [sp, #36]	; 0x24
 800a4d6:	2b02      	cmp	r3, #2
 800a4d8:	ddb7      	ble.n	800a44a <_dtoa_r+0x94e>
 800a4da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a4dc:	9307      	str	r3, [sp, #28]
 800a4de:	9b07      	ldr	r3, [sp, #28]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d000      	beq.n	800a4e6 <_dtoa_r+0x9ea>
 800a4e4:	e525      	b.n	8009f32 <_dtoa_r+0x436>
 800a4e6:	4649      	mov	r1, r9
 800a4e8:	2205      	movs	r2, #5
 800a4ea:	4650      	mov	r0, sl
 800a4ec:	f001 fb00 	bl	800baf0 <__multadd>
 800a4f0:	4681      	mov	r9, r0
 800a4f2:	0001      	movs	r1, r0
 800a4f4:	4658      	mov	r0, fp
 800a4f6:	f001 fdcb 	bl	800c090 <__mcmp>
 800a4fa:	2800      	cmp	r0, #0
 800a4fc:	dc00      	bgt.n	800a500 <_dtoa_r+0xa04>
 800a4fe:	e518      	b.n	8009f32 <_dtoa_r+0x436>
 800a500:	9a03      	ldr	r2, [sp, #12]
 800a502:	2331      	movs	r3, #49	; 0x31
 800a504:	0015      	movs	r5, r2
 800a506:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a508:	7013      	strb	r3, [r2, #0]
 800a50a:	1c53      	adds	r3, r2, #1
 800a50c:	3401      	adds	r4, #1
 800a50e:	9303      	str	r3, [sp, #12]
 800a510:	4649      	mov	r1, r9
 800a512:	4650      	mov	r0, sl
 800a514:	f001 fac6 	bl	800baa4 <_Bfree>
 800a518:	1c63      	adds	r3, r4, #1
 800a51a:	9309      	str	r3, [sp, #36]	; 0x24
 800a51c:	9c03      	ldr	r4, [sp, #12]
 800a51e:	9503      	str	r5, [sp, #12]
 800a520:	2f00      	cmp	r7, #0
 800a522:	d000      	beq.n	800a526 <_dtoa_r+0xa2a>
 800a524:	e6c9      	b.n	800a2ba <_dtoa_r+0x7be>
 800a526:	e6cc      	b.n	800a2c2 <_dtoa_r+0x7c6>
 800a528:	0013      	movs	r3, r2
 800a52a:	e5f5      	b.n	800a118 <_dtoa_r+0x61c>
 800a52c:	9b04      	ldr	r3, [sp, #16]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d000      	beq.n	800a534 <_dtoa_r+0xa38>
 800a532:	e6f0      	b.n	800a316 <_dtoa_r+0x81a>
 800a534:	9904      	ldr	r1, [sp, #16]
 800a536:	9a05      	ldr	r2, [sp, #20]
 800a538:	0013      	movs	r3, r2
 800a53a:	0312      	lsls	r2, r2, #12
 800a53c:	d000      	beq.n	800a540 <_dtoa_r+0xa44>
 800a53e:	e6ea      	b.n	800a316 <_dtoa_r+0x81a>
 800a540:	4aaf      	ldr	r2, [pc, #700]	; (800a800 <_dtoa_r+0xd04>)
 800a542:	2500      	movs	r5, #0
 800a544:	4213      	tst	r3, r2
 800a546:	d100      	bne.n	800a54a <_dtoa_r+0xa4e>
 800a548:	e61a      	b.n	800a180 <_dtoa_r+0x684>
 800a54a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a54c:	3501      	adds	r5, #1
 800a54e:	3301      	adds	r3, #1
 800a550:	930c      	str	r3, [sp, #48]	; 0x30
 800a552:	9b08      	ldr	r3, [sp, #32]
 800a554:	3301      	adds	r3, #1
 800a556:	9308      	str	r3, [sp, #32]
 800a558:	e612      	b.n	800a180 <_dtoa_r+0x684>
 800a55a:	1b5d      	subs	r5, r3, r5
 800a55c:	e565      	b.n	800a02a <_dtoa_r+0x52e>
 800a55e:	4ba9      	ldr	r3, [pc, #676]	; (800a804 <_dtoa_r+0xd08>)
 800a560:	400e      	ands	r6, r1
 800a562:	6a1a      	ldr	r2, [r3, #32]
 800a564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a566:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a568:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a56a:	f7fb f989 	bl	8005880 <__aeabi_ddiv>
 800a56e:	2303      	movs	r3, #3
 800a570:	9010      	str	r0, [sp, #64]	; 0x40
 800a572:	9111      	str	r1, [sp, #68]	; 0x44
 800a574:	4698      	mov	r8, r3
 800a576:	f7ff fbeb 	bl	8009d50 <_dtoa_r+0x254>
 800a57a:	2301      	movs	r3, #1
 800a57c:	930d      	str	r3, [sp, #52]	; 0x34
 800a57e:	f7ff fba2 	bl	8009cc6 <_dtoa_r+0x1ca>
 800a582:	9b07      	ldr	r3, [sp, #28]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d100      	bne.n	800a58a <_dtoa_r+0xa8e>
 800a588:	e22c      	b.n	800a9e4 <_dtoa_r+0xee8>
 800a58a:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800a58c:	2c00      	cmp	r4, #0
 800a58e:	dc00      	bgt.n	800a592 <_dtoa_r+0xa96>
 800a590:	e4a6      	b.n	8009ee0 <_dtoa_r+0x3e4>
 800a592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a594:	2200      	movs	r2, #0
 800a596:	3b01      	subs	r3, #1
 800a598:	0030      	movs	r0, r6
 800a59a:	0039      	movs	r1, r7
 800a59c:	9315      	str	r3, [sp, #84]	; 0x54
 800a59e:	4b9a      	ldr	r3, [pc, #616]	; (800a808 <_dtoa_r+0xd0c>)
 800a5a0:	f7fb fd70 	bl	8006084 <__aeabi_dmul>
 800a5a4:	0006      	movs	r6, r0
 800a5a6:	4640      	mov	r0, r8
 800a5a8:	000f      	movs	r7, r1
 800a5aa:	3001      	adds	r0, #1
 800a5ac:	f7fc fb9e 	bl	8006cec <__aeabi_i2d>
 800a5b0:	0032      	movs	r2, r6
 800a5b2:	003b      	movs	r3, r7
 800a5b4:	f7fb fd66 	bl	8006084 <__aeabi_dmul>
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	4b94      	ldr	r3, [pc, #592]	; (800a80c <_dtoa_r+0xd10>)
 800a5bc:	f7fa fe24 	bl	8005208 <__aeabi_dadd>
 800a5c0:	4a93      	ldr	r2, [pc, #588]	; (800a810 <_dtoa_r+0xd14>)
 800a5c2:	000b      	movs	r3, r1
 800a5c4:	4694      	mov	ip, r2
 800a5c6:	4463      	add	r3, ip
 800a5c8:	9012      	str	r0, [sp, #72]	; 0x48
 800a5ca:	9113      	str	r1, [sp, #76]	; 0x4c
 800a5cc:	9410      	str	r4, [sp, #64]	; 0x40
 800a5ce:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d100      	bne.n	800a5d8 <_dtoa_r+0xadc>
 800a5d6:	e160      	b.n	800a89a <_dtoa_r+0xd9e>
 800a5d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5da:	2000      	movs	r0, #0
 800a5dc:	1e5a      	subs	r2, r3, #1
 800a5de:	4b8d      	ldr	r3, [pc, #564]	; (800a814 <_dtoa_r+0xd18>)
 800a5e0:	00d2      	lsls	r2, r2, #3
 800a5e2:	189b      	adds	r3, r3, r2
 800a5e4:	681a      	ldr	r2, [r3, #0]
 800a5e6:	685b      	ldr	r3, [r3, #4]
 800a5e8:	498b      	ldr	r1, [pc, #556]	; (800a818 <_dtoa_r+0xd1c>)
 800a5ea:	f7fb f949 	bl	8005880 <__aeabi_ddiv>
 800a5ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a5f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a5f2:	f7fb ffb3 	bl	800655c <__aeabi_dsub>
 800a5f6:	9012      	str	r0, [sp, #72]	; 0x48
 800a5f8:	9113      	str	r1, [sp, #76]	; 0x4c
 800a5fa:	0030      	movs	r0, r6
 800a5fc:	0039      	movs	r1, r7
 800a5fe:	f7fc fb3f 	bl	8006c80 <__aeabi_d2iz>
 800a602:	9016      	str	r0, [sp, #88]	; 0x58
 800a604:	f7fc fb72 	bl	8006cec <__aeabi_i2d>
 800a608:	0002      	movs	r2, r0
 800a60a:	000b      	movs	r3, r1
 800a60c:	0030      	movs	r0, r6
 800a60e:	0039      	movs	r1, r7
 800a610:	f7fb ffa4 	bl	800655c <__aeabi_dsub>
 800a614:	9b03      	ldr	r3, [sp, #12]
 800a616:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800a618:	1c5a      	adds	r2, r3, #1
 800a61a:	3630      	adds	r6, #48	; 0x30
 800a61c:	0004      	movs	r4, r0
 800a61e:	000d      	movs	r5, r1
 800a620:	4690      	mov	r8, r2
 800a622:	701e      	strb	r6, [r3, #0]
 800a624:	0002      	movs	r2, r0
 800a626:	000b      	movs	r3, r1
 800a628:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a62a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a62c:	f7f9 fd7c 	bl	8004128 <__aeabi_dcmpgt>
 800a630:	2800      	cmp	r0, #0
 800a632:	d000      	beq.n	800a636 <_dtoa_r+0xb3a>
 800a634:	e1ec      	b.n	800aa10 <_dtoa_r+0xf14>
 800a636:	464b      	mov	r3, r9
 800a638:	2700      	movs	r7, #0
 800a63a:	9317      	str	r3, [sp, #92]	; 0x5c
 800a63c:	465b      	mov	r3, fp
 800a63e:	46bb      	mov	fp, r7
 800a640:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a642:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800a644:	9316      	str	r3, [sp, #88]	; 0x58
 800a646:	e033      	b.n	800a6b0 <_dtoa_r+0xbb4>
 800a648:	2301      	movs	r3, #1
 800a64a:	469c      	mov	ip, r3
 800a64c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a64e:	44e3      	add	fp, ip
 800a650:	459b      	cmp	fp, r3
 800a652:	db00      	blt.n	800a656 <_dtoa_r+0xb5a>
 800a654:	e440      	b.n	8009ed8 <_dtoa_r+0x3dc>
 800a656:	2200      	movs	r2, #0
 800a658:	0030      	movs	r0, r6
 800a65a:	0039      	movs	r1, r7
 800a65c:	4b6a      	ldr	r3, [pc, #424]	; (800a808 <_dtoa_r+0xd0c>)
 800a65e:	f7fb fd11 	bl	8006084 <__aeabi_dmul>
 800a662:	2200      	movs	r2, #0
 800a664:	4b68      	ldr	r3, [pc, #416]	; (800a808 <_dtoa_r+0xd0c>)
 800a666:	0006      	movs	r6, r0
 800a668:	000f      	movs	r7, r1
 800a66a:	0020      	movs	r0, r4
 800a66c:	0029      	movs	r1, r5
 800a66e:	f7fb fd09 	bl	8006084 <__aeabi_dmul>
 800a672:	000d      	movs	r5, r1
 800a674:	0004      	movs	r4, r0
 800a676:	f7fc fb03 	bl	8006c80 <__aeabi_d2iz>
 800a67a:	4681      	mov	r9, r0
 800a67c:	f7fc fb36 	bl	8006cec <__aeabi_i2d>
 800a680:	0002      	movs	r2, r0
 800a682:	000b      	movs	r3, r1
 800a684:	0020      	movs	r0, r4
 800a686:	0029      	movs	r1, r5
 800a688:	f7fb ff68 	bl	800655c <__aeabi_dsub>
 800a68c:	2301      	movs	r3, #1
 800a68e:	0004      	movs	r4, r0
 800a690:	4648      	mov	r0, r9
 800a692:	465a      	mov	r2, fp
 800a694:	469c      	mov	ip, r3
 800a696:	9b03      	ldr	r3, [sp, #12]
 800a698:	3030      	adds	r0, #48	; 0x30
 800a69a:	5498      	strb	r0, [r3, r2]
 800a69c:	0032      	movs	r2, r6
 800a69e:	003b      	movs	r3, r7
 800a6a0:	0020      	movs	r0, r4
 800a6a2:	000d      	movs	r5, r1
 800a6a4:	44e0      	add	r8, ip
 800a6a6:	f7f9 fd2b 	bl	8004100 <__aeabi_dcmplt>
 800a6aa:	2800      	cmp	r0, #0
 800a6ac:	d000      	beq.n	800a6b0 <_dtoa_r+0xbb4>
 800a6ae:	e1ad      	b.n	800aa0c <_dtoa_r+0xf10>
 800a6b0:	0022      	movs	r2, r4
 800a6b2:	002b      	movs	r3, r5
 800a6b4:	2000      	movs	r0, #0
 800a6b6:	4959      	ldr	r1, [pc, #356]	; (800a81c <_dtoa_r+0xd20>)
 800a6b8:	f7fb ff50 	bl	800655c <__aeabi_dsub>
 800a6bc:	0032      	movs	r2, r6
 800a6be:	003b      	movs	r3, r7
 800a6c0:	f7f9 fd1e 	bl	8004100 <__aeabi_dcmplt>
 800a6c4:	2800      	cmp	r0, #0
 800a6c6:	d0bf      	beq.n	800a648 <_dtoa_r+0xb4c>
 800a6c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a6ca:	4642      	mov	r2, r8
 800a6cc:	469b      	mov	fp, r3
 800a6ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6d0:	9903      	ldr	r1, [sp, #12]
 800a6d2:	9309      	str	r3, [sp, #36]	; 0x24
 800a6d4:	e002      	b.n	800a6dc <_dtoa_r+0xbe0>
 800a6d6:	4291      	cmp	r1, r2
 800a6d8:	d100      	bne.n	800a6dc <_dtoa_r+0xbe0>
 800a6da:	e165      	b.n	800a9a8 <_dtoa_r+0xeac>
 800a6dc:	0014      	movs	r4, r2
 800a6de:	3a01      	subs	r2, #1
 800a6e0:	7813      	ldrb	r3, [r2, #0]
 800a6e2:	2b39      	cmp	r3, #57	; 0x39
 800a6e4:	d0f7      	beq.n	800a6d6 <_dtoa_r+0xbda>
 800a6e6:	4690      	mov	r8, r2
 800a6e8:	3301      	adds	r3, #1
 800a6ea:	b2db      	uxtb	r3, r3
 800a6ec:	4642      	mov	r2, r8
 800a6ee:	7013      	strb	r3, [r2, #0]
 800a6f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a6f6:	e5e4      	b.n	800a2c2 <_dtoa_r+0x7c6>
 800a6f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a6fa:	2a00      	cmp	r2, #0
 800a6fc:	d100      	bne.n	800a700 <_dtoa_r+0xc04>
 800a6fe:	e0c8      	b.n	800a892 <_dtoa_r+0xd96>
 800a700:	4a47      	ldr	r2, [pc, #284]	; (800a820 <_dtoa_r+0xd24>)
 800a702:	4694      	mov	ip, r2
 800a704:	4463      	add	r3, ip
 800a706:	9a08      	ldr	r2, [sp, #32]
 800a708:	464d      	mov	r5, r9
 800a70a:	4694      	mov	ip, r2
 800a70c:	449c      	add	ip, r3
 800a70e:	4662      	mov	r2, ip
 800a710:	9208      	str	r2, [sp, #32]
 800a712:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a714:	4694      	mov	ip, r2
 800a716:	449c      	add	ip, r3
 800a718:	4663      	mov	r3, ip
 800a71a:	0014      	movs	r4, r2
 800a71c:	930c      	str	r3, [sp, #48]	; 0x30
 800a71e:	e490      	b.n	800a042 <_dtoa_r+0x546>
 800a720:	2800      	cmp	r0, #0
 800a722:	d103      	bne.n	800a72c <_dtoa_r+0xc30>
 800a724:	9b06      	ldr	r3, [sp, #24]
 800a726:	07db      	lsls	r3, r3, #31
 800a728:	d500      	bpl.n	800a72c <_dtoa_r+0xc30>
 800a72a:	e5a8      	b.n	800a27e <_dtoa_r+0x782>
 800a72c:	0023      	movs	r3, r4
 800a72e:	001c      	movs	r4, r3
 800a730:	3b01      	subs	r3, #1
 800a732:	781a      	ldrb	r2, [r3, #0]
 800a734:	2a30      	cmp	r2, #48	; 0x30
 800a736:	d0fa      	beq.n	800a72e <_dtoa_r+0xc32>
 800a738:	e5b1      	b.n	800a29e <_dtoa_r+0x7a2>
 800a73a:	2331      	movs	r3, #49	; 0x31
 800a73c:	9a03      	ldr	r2, [sp, #12]
 800a73e:	7013      	strb	r3, [r2, #0]
 800a740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a742:	3301      	adds	r3, #1
 800a744:	9309      	str	r3, [sp, #36]	; 0x24
 800a746:	e5aa      	b.n	800a29e <_dtoa_r+0x7a2>
 800a748:	2300      	movs	r3, #0
 800a74a:	930e      	str	r3, [sp, #56]	; 0x38
 800a74c:	e4ae      	b.n	800a0ac <_dtoa_r+0x5b0>
 800a74e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a750:	2b00      	cmp	r3, #0
 800a752:	d100      	bne.n	800a756 <_dtoa_r+0xc5a>
 800a754:	e122      	b.n	800a99c <_dtoa_r+0xea0>
 800a756:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a758:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a75a:	425c      	negs	r4, r3
 800a75c:	230f      	movs	r3, #15
 800a75e:	4a2d      	ldr	r2, [pc, #180]	; (800a814 <_dtoa_r+0xd18>)
 800a760:	4023      	ands	r3, r4
 800a762:	00db      	lsls	r3, r3, #3
 800a764:	18d3      	adds	r3, r2, r3
 800a766:	681a      	ldr	r2, [r3, #0]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	f7fb fc8b 	bl	8006084 <__aeabi_dmul>
 800a76e:	1124      	asrs	r4, r4, #4
 800a770:	0006      	movs	r6, r0
 800a772:	000f      	movs	r7, r1
 800a774:	2c00      	cmp	r4, #0
 800a776:	d100      	bne.n	800a77a <_dtoa_r+0xc7e>
 800a778:	e163      	b.n	800aa42 <_dtoa_r+0xf46>
 800a77a:	2202      	movs	r2, #2
 800a77c:	9610      	str	r6, [sp, #64]	; 0x40
 800a77e:	9711      	str	r7, [sp, #68]	; 0x44
 800a780:	2300      	movs	r3, #0
 800a782:	0017      	movs	r7, r2
 800a784:	4d1f      	ldr	r5, [pc, #124]	; (800a804 <_dtoa_r+0xd08>)
 800a786:	2201      	movs	r2, #1
 800a788:	4222      	tst	r2, r4
 800a78a:	d005      	beq.n	800a798 <_dtoa_r+0xc9c>
 800a78c:	682a      	ldr	r2, [r5, #0]
 800a78e:	686b      	ldr	r3, [r5, #4]
 800a790:	f7fb fc78 	bl	8006084 <__aeabi_dmul>
 800a794:	2301      	movs	r3, #1
 800a796:	3701      	adds	r7, #1
 800a798:	1064      	asrs	r4, r4, #1
 800a79a:	3508      	adds	r5, #8
 800a79c:	2c00      	cmp	r4, #0
 800a79e:	d1f2      	bne.n	800a786 <_dtoa_r+0xc8a>
 800a7a0:	46b8      	mov	r8, r7
 800a7a2:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800a7a4:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d101      	bne.n	800a7ae <_dtoa_r+0xcb2>
 800a7aa:	f7ff faed 	bl	8009d88 <_dtoa_r+0x28c>
 800a7ae:	0006      	movs	r6, r0
 800a7b0:	000f      	movs	r7, r1
 800a7b2:	f7ff fae9 	bl	8009d88 <_dtoa_r+0x28c>
 800a7b6:	9b04      	ldr	r3, [sp, #16]
 800a7b8:	46d9      	mov	r9, fp
 800a7ba:	46ab      	mov	fp, r5
 800a7bc:	0035      	movs	r5, r6
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	dd12      	ble.n	800a7e8 <_dtoa_r+0xcec>
 800a7c2:	4659      	mov	r1, fp
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	4650      	mov	r0, sl
 800a7c8:	f001 fbec 	bl	800bfa4 <__lshift>
 800a7cc:	4649      	mov	r1, r9
 800a7ce:	4683      	mov	fp, r0
 800a7d0:	f001 fc5e 	bl	800c090 <__mcmp>
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	dc00      	bgt.n	800a7da <_dtoa_r+0xcde>
 800a7d8:	e124      	b.n	800aa24 <_dtoa_r+0xf28>
 800a7da:	9b06      	ldr	r3, [sp, #24]
 800a7dc:	2b39      	cmp	r3, #57	; 0x39
 800a7de:	d100      	bne.n	800a7e2 <_dtoa_r+0xce6>
 800a7e0:	e0e8      	b.n	800a9b4 <_dtoa_r+0xeb8>
 800a7e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a7e4:	3331      	adds	r3, #49	; 0x31
 800a7e6:	9306      	str	r3, [sp, #24]
 800a7e8:	9b06      	ldr	r3, [sp, #24]
 800a7ea:	1c6c      	adds	r4, r5, #1
 800a7ec:	702b      	strb	r3, [r5, #0]
 800a7ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7f0:	003e      	movs	r6, r7
 800a7f2:	3301      	adds	r3, #1
 800a7f4:	4647      	mov	r7, r8
 800a7f6:	9309      	str	r3, [sp, #36]	; 0x24
 800a7f8:	e551      	b.n	800a29e <_dtoa_r+0x7a2>
 800a7fa:	46c0      	nop			; (mov r8, r8)
 800a7fc:	08013420 	.word	0x08013420
 800a800:	7ff00000 	.word	0x7ff00000
 800a804:	08012dd0 	.word	0x08012dd0
 800a808:	40240000 	.word	0x40240000
 800a80c:	401c0000 	.word	0x401c0000
 800a810:	fcc00000 	.word	0xfcc00000
 800a814:	08012df8 	.word	0x08012df8
 800a818:	3fe00000 	.word	0x3fe00000
 800a81c:	3ff00000 	.word	0x3ff00000
 800a820:	00000433 	.word	0x00000433
 800a824:	9b06      	ldr	r3, [sp, #24]
 800a826:	46d0      	mov	r8, sl
 800a828:	469a      	mov	sl, r3
 800a82a:	0002      	movs	r2, r0
 800a82c:	000b      	movs	r3, r1
 800a82e:	f7fa fceb 	bl	8005208 <__aeabi_dadd>
 800a832:	0032      	movs	r2, r6
 800a834:	003b      	movs	r3, r7
 800a836:	0004      	movs	r4, r0
 800a838:	000d      	movs	r5, r1
 800a83a:	f7f9 fc75 	bl	8004128 <__aeabi_dcmpgt>
 800a83e:	2800      	cmp	r0, #0
 800a840:	d10e      	bne.n	800a860 <_dtoa_r+0xd64>
 800a842:	0032      	movs	r2, r6
 800a844:	003b      	movs	r3, r7
 800a846:	0020      	movs	r0, r4
 800a848:	0029      	movs	r1, r5
 800a84a:	f7f9 fc53 	bl	80040f4 <__aeabi_dcmpeq>
 800a84e:	2800      	cmp	r0, #0
 800a850:	d101      	bne.n	800a856 <_dtoa_r+0xd5a>
 800a852:	f7ff fbd0 	bl	8009ff6 <_dtoa_r+0x4fa>
 800a856:	464b      	mov	r3, r9
 800a858:	07db      	lsls	r3, r3, #31
 800a85a:	d401      	bmi.n	800a860 <_dtoa_r+0xd64>
 800a85c:	f7ff fbcb 	bl	8009ff6 <_dtoa_r+0x4fa>
 800a860:	4642      	mov	r2, r8
 800a862:	9903      	ldr	r1, [sp, #12]
 800a864:	e73a      	b.n	800a6dc <_dtoa_r+0xbe0>
 800a866:	4650      	mov	r0, sl
 800a868:	6879      	ldr	r1, [r7, #4]
 800a86a:	f001 f8d9 	bl	800ba20 <_Balloc>
 800a86e:	1e04      	subs	r4, r0, #0
 800a870:	d100      	bne.n	800a874 <_dtoa_r+0xd78>
 800a872:	e11d      	b.n	800aab0 <_dtoa_r+0xfb4>
 800a874:	0039      	movs	r1, r7
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	310c      	adds	r1, #12
 800a87a:	1c9a      	adds	r2, r3, #2
 800a87c:	0092      	lsls	r2, r2, #2
 800a87e:	300c      	adds	r0, #12
 800a880:	f7fc fba8 	bl	8006fd4 <memcpy>
 800a884:	2201      	movs	r2, #1
 800a886:	0021      	movs	r1, r4
 800a888:	4650      	mov	r0, sl
 800a88a:	f001 fb8b 	bl	800bfa4 <__lshift>
 800a88e:	4680      	mov	r8, r0
 800a890:	e566      	b.n	800a360 <_dtoa_r+0x864>
 800a892:	2336      	movs	r3, #54	; 0x36
 800a894:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a896:	1a9b      	subs	r3, r3, r2
 800a898:	e735      	b.n	800a706 <_dtoa_r+0xc0a>
 800a89a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a89c:	4987      	ldr	r1, [pc, #540]	; (800aabc <_dtoa_r+0xfc0>)
 800a89e:	3b01      	subs	r3, #1
 800a8a0:	00db      	lsls	r3, r3, #3
 800a8a2:	18c9      	adds	r1, r1, r3
 800a8a4:	6808      	ldr	r0, [r1, #0]
 800a8a6:	6849      	ldr	r1, [r1, #4]
 800a8a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8ac:	f7fb fbea 	bl	8006084 <__aeabi_dmul>
 800a8b0:	9012      	str	r0, [sp, #72]	; 0x48
 800a8b2:	9113      	str	r1, [sp, #76]	; 0x4c
 800a8b4:	0030      	movs	r0, r6
 800a8b6:	0039      	movs	r1, r7
 800a8b8:	f7fc f9e2 	bl	8006c80 <__aeabi_d2iz>
 800a8bc:	9016      	str	r0, [sp, #88]	; 0x58
 800a8be:	f7fc fa15 	bl	8006cec <__aeabi_i2d>
 800a8c2:	0002      	movs	r2, r0
 800a8c4:	000b      	movs	r3, r1
 800a8c6:	0030      	movs	r0, r6
 800a8c8:	0039      	movs	r1, r7
 800a8ca:	f7fb fe47 	bl	800655c <__aeabi_dsub>
 800a8ce:	9a03      	ldr	r2, [sp, #12]
 800a8d0:	000d      	movs	r5, r1
 800a8d2:	1c51      	adds	r1, r2, #1
 800a8d4:	4688      	mov	r8, r1
 800a8d6:	0011      	movs	r1, r2
 800a8d8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800a8da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8dc:	3630      	adds	r6, #48	; 0x30
 800a8de:	7016      	strb	r6, [r2, #0]
 800a8e0:	468c      	mov	ip, r1
 800a8e2:	001a      	movs	r2, r3
 800a8e4:	4462      	add	r2, ip
 800a8e6:	0004      	movs	r4, r0
 800a8e8:	4646      	mov	r6, r8
 800a8ea:	9210      	str	r2, [sp, #64]	; 0x40
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d01d      	beq.n	800a92c <_dtoa_r+0xe30>
 800a8f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a8f2:	4698      	mov	r8, r3
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	4b72      	ldr	r3, [pc, #456]	; (800aac0 <_dtoa_r+0xfc4>)
 800a8f8:	0020      	movs	r0, r4
 800a8fa:	0029      	movs	r1, r5
 800a8fc:	f7fb fbc2 	bl	8006084 <__aeabi_dmul>
 800a900:	000d      	movs	r5, r1
 800a902:	0004      	movs	r4, r0
 800a904:	f7fc f9bc 	bl	8006c80 <__aeabi_d2iz>
 800a908:	0007      	movs	r7, r0
 800a90a:	f7fc f9ef 	bl	8006cec <__aeabi_i2d>
 800a90e:	0002      	movs	r2, r0
 800a910:	000b      	movs	r3, r1
 800a912:	0020      	movs	r0, r4
 800a914:	0029      	movs	r1, r5
 800a916:	f7fb fe21 	bl	800655c <__aeabi_dsub>
 800a91a:	3730      	adds	r7, #48	; 0x30
 800a91c:	7037      	strb	r7, [r6, #0]
 800a91e:	3601      	adds	r6, #1
 800a920:	0004      	movs	r4, r0
 800a922:	000d      	movs	r5, r1
 800a924:	45b0      	cmp	r8, r6
 800a926:	d1e5      	bne.n	800a8f4 <_dtoa_r+0xdf8>
 800a928:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a92a:	4698      	mov	r8, r3
 800a92c:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a92e:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800a930:	2200      	movs	r2, #0
 800a932:	4b64      	ldr	r3, [pc, #400]	; (800aac4 <_dtoa_r+0xfc8>)
 800a934:	0030      	movs	r0, r6
 800a936:	0039      	movs	r1, r7
 800a938:	f7fa fc66 	bl	8005208 <__aeabi_dadd>
 800a93c:	0022      	movs	r2, r4
 800a93e:	002b      	movs	r3, r5
 800a940:	f7f9 fbde 	bl	8004100 <__aeabi_dcmplt>
 800a944:	2800      	cmp	r0, #0
 800a946:	d168      	bne.n	800aa1a <_dtoa_r+0xf1e>
 800a948:	0032      	movs	r2, r6
 800a94a:	003b      	movs	r3, r7
 800a94c:	2000      	movs	r0, #0
 800a94e:	495d      	ldr	r1, [pc, #372]	; (800aac4 <_dtoa_r+0xfc8>)
 800a950:	f7fb fe04 	bl	800655c <__aeabi_dsub>
 800a954:	0022      	movs	r2, r4
 800a956:	002b      	movs	r3, r5
 800a958:	f7f9 fbe6 	bl	8004128 <__aeabi_dcmpgt>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	d101      	bne.n	800a964 <_dtoa_r+0xe68>
 800a960:	f7ff fabe 	bl	8009ee0 <_dtoa_r+0x3e4>
 800a964:	4643      	mov	r3, r8
 800a966:	001c      	movs	r4, r3
 800a968:	3b01      	subs	r3, #1
 800a96a:	781a      	ldrb	r2, [r3, #0]
 800a96c:	2a30      	cmp	r2, #48	; 0x30
 800a96e:	d0fa      	beq.n	800a966 <_dtoa_r+0xe6a>
 800a970:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a972:	3301      	adds	r3, #1
 800a974:	9309      	str	r3, [sp, #36]	; 0x24
 800a976:	e4a4      	b.n	800a2c2 <_dtoa_r+0x7c6>
 800a978:	9b06      	ldr	r3, [sp, #24]
 800a97a:	46d9      	mov	r9, fp
 800a97c:	46ab      	mov	fp, r5
 800a97e:	0035      	movs	r5, r6
 800a980:	2b39      	cmp	r3, #57	; 0x39
 800a982:	d017      	beq.n	800a9b4 <_dtoa_r+0xeb8>
 800a984:	9b06      	ldr	r3, [sp, #24]
 800a986:	1c74      	adds	r4, r6, #1
 800a988:	3301      	adds	r3, #1
 800a98a:	e72f      	b.n	800a7ec <_dtoa_r+0xcf0>
 800a98c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a98e:	46d9      	mov	r9, fp
 800a990:	3301      	adds	r3, #1
 800a992:	003e      	movs	r6, r7
 800a994:	46ab      	mov	fp, r5
 800a996:	4647      	mov	r7, r8
 800a998:	9309      	str	r3, [sp, #36]	; 0x24
 800a99a:	e464      	b.n	800a266 <_dtoa_r+0x76a>
 800a99c:	2302      	movs	r3, #2
 800a99e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a9a0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800a9a2:	4698      	mov	r8, r3
 800a9a4:	f7ff f9f0 	bl	8009d88 <_dtoa_r+0x28c>
 800a9a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9aa:	4690      	mov	r8, r2
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	9309      	str	r3, [sp, #36]	; 0x24
 800a9b0:	2331      	movs	r3, #49	; 0x31
 800a9b2:	e69b      	b.n	800a6ec <_dtoa_r+0xbf0>
 800a9b4:	2339      	movs	r3, #57	; 0x39
 800a9b6:	702b      	strb	r3, [r5, #0]
 800a9b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ba:	003e      	movs	r6, r7
 800a9bc:	3301      	adds	r3, #1
 800a9be:	4647      	mov	r7, r8
 800a9c0:	2239      	movs	r2, #57	; 0x39
 800a9c2:	1c6c      	adds	r4, r5, #1
 800a9c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c6:	e45c      	b.n	800a282 <_dtoa_r+0x786>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	2700      	movs	r7, #0
 800a9cc:	4699      	mov	r9, r3
 800a9ce:	e597      	b.n	800a500 <_dtoa_r+0xa04>
 800a9d0:	9b06      	ldr	r3, [sp, #24]
 800a9d2:	46d9      	mov	r9, fp
 800a9d4:	46ab      	mov	fp, r5
 800a9d6:	0035      	movs	r5, r6
 800a9d8:	2b39      	cmp	r3, #57	; 0x39
 800a9da:	d0eb      	beq.n	800a9b4 <_dtoa_r+0xeb8>
 800a9dc:	2c00      	cmp	r4, #0
 800a9de:	dd00      	ble.n	800a9e2 <_dtoa_r+0xee6>
 800a9e0:	e6ff      	b.n	800a7e2 <_dtoa_r+0xce6>
 800a9e2:	e701      	b.n	800a7e8 <_dtoa_r+0xcec>
 800a9e4:	4640      	mov	r0, r8
 800a9e6:	f7fc f981 	bl	8006cec <__aeabi_i2d>
 800a9ea:	0032      	movs	r2, r6
 800a9ec:	003b      	movs	r3, r7
 800a9ee:	f7fb fb49 	bl	8006084 <__aeabi_dmul>
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	4b34      	ldr	r3, [pc, #208]	; (800aac8 <_dtoa_r+0xfcc>)
 800a9f6:	f7fa fc07 	bl	8005208 <__aeabi_dadd>
 800a9fa:	4a34      	ldr	r2, [pc, #208]	; (800aacc <_dtoa_r+0xfd0>)
 800a9fc:	000b      	movs	r3, r1
 800a9fe:	4694      	mov	ip, r2
 800aa00:	4463      	add	r3, ip
 800aa02:	9012      	str	r0, [sp, #72]	; 0x48
 800aa04:	9113      	str	r1, [sp, #76]	; 0x4c
 800aa06:	9313      	str	r3, [sp, #76]	; 0x4c
 800aa08:	f7ff f9e5 	bl	8009dd6 <_dtoa_r+0x2da>
 800aa0c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa0e:	469b      	mov	fp, r3
 800aa10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa12:	4644      	mov	r4, r8
 800aa14:	3301      	adds	r3, #1
 800aa16:	9309      	str	r3, [sp, #36]	; 0x24
 800aa18:	e453      	b.n	800a2c2 <_dtoa_r+0x7c6>
 800aa1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa1c:	4642      	mov	r2, r8
 800aa1e:	9903      	ldr	r1, [sp, #12]
 800aa20:	9309      	str	r3, [sp, #36]	; 0x24
 800aa22:	e65b      	b.n	800a6dc <_dtoa_r+0xbe0>
 800aa24:	2800      	cmp	r0, #0
 800aa26:	d000      	beq.n	800aa2a <_dtoa_r+0xf2e>
 800aa28:	e6de      	b.n	800a7e8 <_dtoa_r+0xcec>
 800aa2a:	9b06      	ldr	r3, [sp, #24]
 800aa2c:	07db      	lsls	r3, r3, #31
 800aa2e:	d500      	bpl.n	800aa32 <_dtoa_r+0xf36>
 800aa30:	e6d3      	b.n	800a7da <_dtoa_r+0xcde>
 800aa32:	e6d9      	b.n	800a7e8 <_dtoa_r+0xcec>
 800aa34:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa36:	9307      	str	r3, [sp, #28]
 800aa38:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800aa3a:	2b02      	cmp	r3, #2
 800aa3c:	dd00      	ble.n	800aa40 <_dtoa_r+0xf44>
 800aa3e:	e54e      	b.n	800a4de <_dtoa_r+0x9e2>
 800aa40:	e482      	b.n	800a348 <_dtoa_r+0x84c>
 800aa42:	2302      	movs	r3, #2
 800aa44:	4698      	mov	r8, r3
 800aa46:	f7ff f99f 	bl	8009d88 <_dtoa_r+0x28c>
 800aa4a:	2b04      	cmp	r3, #4
 800aa4c:	d101      	bne.n	800aa52 <_dtoa_r+0xf56>
 800aa4e:	f7ff fbb7 	bl	800a1c0 <_dtoa_r+0x6c4>
 800aa52:	233c      	movs	r3, #60	; 0x3c
 800aa54:	1a9b      	subs	r3, r3, r2
 800aa56:	e444      	b.n	800a2e2 <_dtoa_r+0x7e6>
 800aa58:	2200      	movs	r2, #0
 800aa5a:	21ea      	movs	r1, #234	; 0xea
 800aa5c:	4b1c      	ldr	r3, [pc, #112]	; (800aad0 <_dtoa_r+0xfd4>)
 800aa5e:	481d      	ldr	r0, [pc, #116]	; (800aad4 <_dtoa_r+0xfd8>)
 800aa60:	f001 ff9e 	bl	800c9a0 <__assert_func>
 800aa64:	4653      	mov	r3, sl
 800aa66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa6a:	2100      	movs	r1, #0
 800aa6c:	4650      	mov	r0, sl
 800aa6e:	605a      	str	r2, [r3, #4]
 800aa70:	f000 ffd6 	bl	800ba20 <_Balloc>
 800aa74:	9003      	str	r0, [sp, #12]
 800aa76:	2800      	cmp	r0, #0
 800aa78:	d00c      	beq.n	800aa94 <_dtoa_r+0xf98>
 800aa7a:	4653      	mov	r3, sl
 800aa7c:	9a03      	ldr	r2, [sp, #12]
 800aa7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa80:	601a      	str	r2, [r3, #0]
 800aa82:	2300      	movs	r3, #0
 800aa84:	9325      	str	r3, [sp, #148]	; 0x94
 800aa86:	3b01      	subs	r3, #1
 800aa88:	9314      	str	r3, [sp, #80]	; 0x50
 800aa8a:	9307      	str	r3, [sp, #28]
 800aa8c:	3302      	adds	r3, #2
 800aa8e:	930d      	str	r3, [sp, #52]	; 0x34
 800aa90:	f7ff fa26 	bl	8009ee0 <_dtoa_r+0x3e4>
 800aa94:	21d5      	movs	r1, #213	; 0xd5
 800aa96:	2200      	movs	r2, #0
 800aa98:	4b0f      	ldr	r3, [pc, #60]	; (800aad8 <_dtoa_r+0xfdc>)
 800aa9a:	480e      	ldr	r0, [pc, #56]	; (800aad4 <_dtoa_r+0xfd8>)
 800aa9c:	0049      	lsls	r1, r1, #1
 800aa9e:	f001 ff7f 	bl	800c9a0 <__assert_func>
 800aaa2:	4b0e      	ldr	r3, [pc, #56]	; (800aadc <_dtoa_r+0xfe0>)
 800aaa4:	9303      	str	r3, [sp, #12]
 800aaa6:	f7ff f86a 	bl	8009b7e <_dtoa_r+0x82>
 800aaaa:	2100      	movs	r1, #0
 800aaac:	f7ff f925 	bl	8009cfa <_dtoa_r+0x1fe>
 800aab0:	2200      	movs	r2, #0
 800aab2:	4b09      	ldr	r3, [pc, #36]	; (800aad8 <_dtoa_r+0xfdc>)
 800aab4:	490a      	ldr	r1, [pc, #40]	; (800aae0 <_dtoa_r+0xfe4>)
 800aab6:	4807      	ldr	r0, [pc, #28]	; (800aad4 <_dtoa_r+0xfd8>)
 800aab8:	f001 ff72 	bl	800c9a0 <__assert_func>
 800aabc:	08012df8 	.word	0x08012df8
 800aac0:	40240000 	.word	0x40240000
 800aac4:	3fe00000 	.word	0x3fe00000
 800aac8:	401c0000 	.word	0x401c0000
 800aacc:	fcc00000 	.word	0xfcc00000
 800aad0:	08013424 	.word	0x08013424
 800aad4:	0801343c 	.word	0x0801343c
 800aad8:	08013470 	.word	0x08013470
 800aadc:	08013414 	.word	0x08013414
 800aae0:	000002ea 	.word	0x000002ea

0800aae4 <__sflush_r>:
 800aae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aae6:	46c6      	mov	lr, r8
 800aae8:	b500      	push	{lr}
 800aaea:	898b      	ldrh	r3, [r1, #12]
 800aaec:	4680      	mov	r8, r0
 800aaee:	000c      	movs	r4, r1
 800aaf0:	071a      	lsls	r2, r3, #28
 800aaf2:	d443      	bmi.n	800ab7c <__sflush_r+0x98>
 800aaf4:	684a      	ldr	r2, [r1, #4]
 800aaf6:	2a00      	cmp	r2, #0
 800aaf8:	dd61      	ble.n	800abbe <__sflush_r+0xda>
 800aafa:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800aafc:	2d00      	cmp	r5, #0
 800aafe:	d039      	beq.n	800ab74 <__sflush_r+0x90>
 800ab00:	4642      	mov	r2, r8
 800ab02:	4641      	mov	r1, r8
 800ab04:	6816      	ldr	r6, [r2, #0]
 800ab06:	2200      	movs	r2, #0
 800ab08:	600a      	str	r2, [r1, #0]
 800ab0a:	04da      	lsls	r2, r3, #19
 800ab0c:	d45b      	bmi.n	800abc6 <__sflush_r+0xe2>
 800ab0e:	2301      	movs	r3, #1
 800ab10:	2200      	movs	r2, #0
 800ab12:	4640      	mov	r0, r8
 800ab14:	6a21      	ldr	r1, [r4, #32]
 800ab16:	47a8      	blx	r5
 800ab18:	1c43      	adds	r3, r0, #1
 800ab1a:	d05f      	beq.n	800abdc <__sflush_r+0xf8>
 800ab1c:	89a3      	ldrh	r3, [r4, #12]
 800ab1e:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800ab20:	075b      	lsls	r3, r3, #29
 800ab22:	d506      	bpl.n	800ab32 <__sflush_r+0x4e>
 800ab24:	6863      	ldr	r3, [r4, #4]
 800ab26:	1ac0      	subs	r0, r0, r3
 800ab28:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d001      	beq.n	800ab32 <__sflush_r+0x4e>
 800ab2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ab30:	1ac0      	subs	r0, r0, r3
 800ab32:	2300      	movs	r3, #0
 800ab34:	0002      	movs	r2, r0
 800ab36:	6a21      	ldr	r1, [r4, #32]
 800ab38:	4640      	mov	r0, r8
 800ab3a:	47a8      	blx	r5
 800ab3c:	1c43      	adds	r3, r0, #1
 800ab3e:	d144      	bne.n	800abca <__sflush_r+0xe6>
 800ab40:	4643      	mov	r3, r8
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d040      	beq.n	800abca <__sflush_r+0xe6>
 800ab48:	2b1d      	cmp	r3, #29
 800ab4a:	d001      	beq.n	800ab50 <__sflush_r+0x6c>
 800ab4c:	2b16      	cmp	r3, #22
 800ab4e:	d14d      	bne.n	800abec <__sflush_r+0x108>
 800ab50:	2300      	movs	r3, #0
 800ab52:	6063      	str	r3, [r4, #4]
 800ab54:	6923      	ldr	r3, [r4, #16]
 800ab56:	6023      	str	r3, [r4, #0]
 800ab58:	4643      	mov	r3, r8
 800ab5a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab5c:	601e      	str	r6, [r3, #0]
 800ab5e:	2900      	cmp	r1, #0
 800ab60:	d008      	beq.n	800ab74 <__sflush_r+0x90>
 800ab62:	0023      	movs	r3, r4
 800ab64:	3344      	adds	r3, #68	; 0x44
 800ab66:	4299      	cmp	r1, r3
 800ab68:	d002      	beq.n	800ab70 <__sflush_r+0x8c>
 800ab6a:	4640      	mov	r0, r8
 800ab6c:	f7fc fad8 	bl	8007120 <_free_r>
 800ab70:	2300      	movs	r3, #0
 800ab72:	6363      	str	r3, [r4, #52]	; 0x34
 800ab74:	2000      	movs	r0, #0
 800ab76:	bc80      	pop	{r7}
 800ab78:	46b8      	mov	r8, r7
 800ab7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab7c:	690e      	ldr	r6, [r1, #16]
 800ab7e:	2e00      	cmp	r6, #0
 800ab80:	d0f8      	beq.n	800ab74 <__sflush_r+0x90>
 800ab82:	680a      	ldr	r2, [r1, #0]
 800ab84:	600e      	str	r6, [r1, #0]
 800ab86:	1b95      	subs	r5, r2, r6
 800ab88:	2200      	movs	r2, #0
 800ab8a:	079b      	lsls	r3, r3, #30
 800ab8c:	d100      	bne.n	800ab90 <__sflush_r+0xac>
 800ab8e:	694a      	ldr	r2, [r1, #20]
 800ab90:	60a2      	str	r2, [r4, #8]
 800ab92:	2d00      	cmp	r5, #0
 800ab94:	dc04      	bgt.n	800aba0 <__sflush_r+0xbc>
 800ab96:	e7ed      	b.n	800ab74 <__sflush_r+0x90>
 800ab98:	1836      	adds	r6, r6, r0
 800ab9a:	1a2d      	subs	r5, r5, r0
 800ab9c:	2d00      	cmp	r5, #0
 800ab9e:	dde9      	ble.n	800ab74 <__sflush_r+0x90>
 800aba0:	002b      	movs	r3, r5
 800aba2:	0032      	movs	r2, r6
 800aba4:	4640      	mov	r0, r8
 800aba6:	6a21      	ldr	r1, [r4, #32]
 800aba8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800abaa:	47b8      	blx	r7
 800abac:	2800      	cmp	r0, #0
 800abae:	dcf3      	bgt.n	800ab98 <__sflush_r+0xb4>
 800abb0:	2240      	movs	r2, #64	; 0x40
 800abb2:	2001      	movs	r0, #1
 800abb4:	89a3      	ldrh	r3, [r4, #12]
 800abb6:	4240      	negs	r0, r0
 800abb8:	4313      	orrs	r3, r2
 800abba:	81a3      	strh	r3, [r4, #12]
 800abbc:	e7db      	b.n	800ab76 <__sflush_r+0x92>
 800abbe:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800abc0:	2a00      	cmp	r2, #0
 800abc2:	dc9a      	bgt.n	800aafa <__sflush_r+0x16>
 800abc4:	e7d6      	b.n	800ab74 <__sflush_r+0x90>
 800abc6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800abc8:	e7aa      	b.n	800ab20 <__sflush_r+0x3c>
 800abca:	2300      	movs	r3, #0
 800abcc:	6063      	str	r3, [r4, #4]
 800abce:	6923      	ldr	r3, [r4, #16]
 800abd0:	6023      	str	r3, [r4, #0]
 800abd2:	89a3      	ldrh	r3, [r4, #12]
 800abd4:	04db      	lsls	r3, r3, #19
 800abd6:	d5bf      	bpl.n	800ab58 <__sflush_r+0x74>
 800abd8:	6560      	str	r0, [r4, #84]	; 0x54
 800abda:	e7bd      	b.n	800ab58 <__sflush_r+0x74>
 800abdc:	4643      	mov	r3, r8
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d09b      	beq.n	800ab1c <__sflush_r+0x38>
 800abe4:	2b1d      	cmp	r3, #29
 800abe6:	d006      	beq.n	800abf6 <__sflush_r+0x112>
 800abe8:	2b16      	cmp	r3, #22
 800abea:	d004      	beq.n	800abf6 <__sflush_r+0x112>
 800abec:	2240      	movs	r2, #64	; 0x40
 800abee:	89a3      	ldrh	r3, [r4, #12]
 800abf0:	4313      	orrs	r3, r2
 800abf2:	81a3      	strh	r3, [r4, #12]
 800abf4:	e7bf      	b.n	800ab76 <__sflush_r+0x92>
 800abf6:	4643      	mov	r3, r8
 800abf8:	2000      	movs	r0, #0
 800abfa:	601e      	str	r6, [r3, #0]
 800abfc:	e7bb      	b.n	800ab76 <__sflush_r+0x92>
 800abfe:	46c0      	nop			; (mov r8, r8)

0800ac00 <_fflush_r>:
 800ac00:	690b      	ldr	r3, [r1, #16]
 800ac02:	b570      	push	{r4, r5, r6, lr}
 800ac04:	0005      	movs	r5, r0
 800ac06:	000c      	movs	r4, r1
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d016      	beq.n	800ac3a <_fflush_r+0x3a>
 800ac0c:	2800      	cmp	r0, #0
 800ac0e:	d002      	beq.n	800ac16 <_fflush_r+0x16>
 800ac10:	6983      	ldr	r3, [r0, #24]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d015      	beq.n	800ac42 <_fflush_r+0x42>
 800ac16:	4b0e      	ldr	r3, [pc, #56]	; (800ac50 <_fflush_r+0x50>)
 800ac18:	429c      	cmp	r4, r3
 800ac1a:	d010      	beq.n	800ac3e <_fflush_r+0x3e>
 800ac1c:	4b0d      	ldr	r3, [pc, #52]	; (800ac54 <_fflush_r+0x54>)
 800ac1e:	429c      	cmp	r4, r3
 800ac20:	d012      	beq.n	800ac48 <_fflush_r+0x48>
 800ac22:	4b0d      	ldr	r3, [pc, #52]	; (800ac58 <_fflush_r+0x58>)
 800ac24:	429c      	cmp	r4, r3
 800ac26:	d011      	beq.n	800ac4c <_fflush_r+0x4c>
 800ac28:	220c      	movs	r2, #12
 800ac2a:	5ea3      	ldrsh	r3, [r4, r2]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d004      	beq.n	800ac3a <_fflush_r+0x3a>
 800ac30:	0021      	movs	r1, r4
 800ac32:	0028      	movs	r0, r5
 800ac34:	f7ff ff56 	bl	800aae4 <__sflush_r>
 800ac38:	e000      	b.n	800ac3c <_fflush_r+0x3c>
 800ac3a:	2000      	movs	r0, #0
 800ac3c:	bd70      	pop	{r4, r5, r6, pc}
 800ac3e:	686c      	ldr	r4, [r5, #4]
 800ac40:	e7f2      	b.n	800ac28 <_fflush_r+0x28>
 800ac42:	f000 f95b 	bl	800aefc <__sinit>
 800ac46:	e7e6      	b.n	800ac16 <_fflush_r+0x16>
 800ac48:	68ac      	ldr	r4, [r5, #8]
 800ac4a:	e7ed      	b.n	800ac28 <_fflush_r+0x28>
 800ac4c:	68ec      	ldr	r4, [r5, #12]
 800ac4e:	e7eb      	b.n	800ac28 <_fflush_r+0x28>
 800ac50:	08012c6c 	.word	0x08012c6c
 800ac54:	08012c4c 	.word	0x08012c4c
 800ac58:	08012c2c 	.word	0x08012c2c

0800ac5c <fflush>:
 800ac5c:	b570      	push	{r4, r5, r6, lr}
 800ac5e:	1e04      	subs	r4, r0, #0
 800ac60:	d029      	beq.n	800acb6 <fflush+0x5a>
 800ac62:	6903      	ldr	r3, [r0, #16]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d01d      	beq.n	800aca4 <fflush+0x48>
 800ac68:	4b18      	ldr	r3, [pc, #96]	; (800accc <fflush+0x70>)
 800ac6a:	681d      	ldr	r5, [r3, #0]
 800ac6c:	2d00      	cmp	r5, #0
 800ac6e:	d002      	beq.n	800ac76 <fflush+0x1a>
 800ac70:	69ab      	ldr	r3, [r5, #24]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d018      	beq.n	800aca8 <fflush+0x4c>
 800ac76:	4b16      	ldr	r3, [pc, #88]	; (800acd0 <fflush+0x74>)
 800ac78:	429c      	cmp	r4, r3
 800ac7a:	d00e      	beq.n	800ac9a <fflush+0x3e>
 800ac7c:	4b15      	ldr	r3, [pc, #84]	; (800acd4 <fflush+0x78>)
 800ac7e:	429c      	cmp	r4, r3
 800ac80:	d01f      	beq.n	800acc2 <fflush+0x66>
 800ac82:	4b15      	ldr	r3, [pc, #84]	; (800acd8 <fflush+0x7c>)
 800ac84:	429c      	cmp	r4, r3
 800ac86:	d01e      	beq.n	800acc6 <fflush+0x6a>
 800ac88:	220c      	movs	r2, #12
 800ac8a:	5ea3      	ldrsh	r3, [r4, r2]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d009      	beq.n	800aca4 <fflush+0x48>
 800ac90:	0021      	movs	r1, r4
 800ac92:	0028      	movs	r0, r5
 800ac94:	f7ff ff26 	bl	800aae4 <__sflush_r>
 800ac98:	bd70      	pop	{r4, r5, r6, pc}
 800ac9a:	686c      	ldr	r4, [r5, #4]
 800ac9c:	220c      	movs	r2, #12
 800ac9e:	5ea3      	ldrsh	r3, [r4, r2]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d1f5      	bne.n	800ac90 <fflush+0x34>
 800aca4:	2000      	movs	r0, #0
 800aca6:	e7f7      	b.n	800ac98 <fflush+0x3c>
 800aca8:	0028      	movs	r0, r5
 800acaa:	f000 f927 	bl	800aefc <__sinit>
 800acae:	4b08      	ldr	r3, [pc, #32]	; (800acd0 <fflush+0x74>)
 800acb0:	429c      	cmp	r4, r3
 800acb2:	d1e3      	bne.n	800ac7c <fflush+0x20>
 800acb4:	e7f1      	b.n	800ac9a <fflush+0x3e>
 800acb6:	4b09      	ldr	r3, [pc, #36]	; (800acdc <fflush+0x80>)
 800acb8:	4909      	ldr	r1, [pc, #36]	; (800ace0 <fflush+0x84>)
 800acba:	6818      	ldr	r0, [r3, #0]
 800acbc:	f000 f966 	bl	800af8c <_fwalk_reent>
 800acc0:	e7ea      	b.n	800ac98 <fflush+0x3c>
 800acc2:	68ac      	ldr	r4, [r5, #8]
 800acc4:	e7e0      	b.n	800ac88 <fflush+0x2c>
 800acc6:	68ec      	ldr	r4, [r5, #12]
 800acc8:	e7de      	b.n	800ac88 <fflush+0x2c>
 800acca:	46c0      	nop			; (mov r8, r8)
 800accc:	20000004 	.word	0x20000004
 800acd0:	08012c6c 	.word	0x08012c6c
 800acd4:	08012c4c 	.word	0x08012c4c
 800acd8:	08012c2c 	.word	0x08012c2c
 800acdc:	08012980 	.word	0x08012980
 800ace0:	0800ac01 	.word	0x0800ac01

0800ace4 <__fp_lock>:
 800ace4:	2000      	movs	r0, #0
 800ace6:	4770      	bx	lr

0800ace8 <_cleanup_r>:
 800ace8:	b510      	push	{r4, lr}
 800acea:	4902      	ldr	r1, [pc, #8]	; (800acf4 <_cleanup_r+0xc>)
 800acec:	f000 f94e 	bl	800af8c <_fwalk_reent>
 800acf0:	bd10      	pop	{r4, pc}
 800acf2:	46c0      	nop			; (mov r8, r8)
 800acf4:	0800ac01 	.word	0x0800ac01

0800acf8 <__fp_unlock>:
 800acf8:	2000      	movs	r0, #0
 800acfa:	4770      	bx	lr

0800acfc <__sfmoreglue>:
 800acfc:	b570      	push	{r4, r5, r6, lr}
 800acfe:	2568      	movs	r5, #104	; 0x68
 800ad00:	1e4a      	subs	r2, r1, #1
 800ad02:	4355      	muls	r5, r2
 800ad04:	000e      	movs	r6, r1
 800ad06:	0029      	movs	r1, r5
 800ad08:	3174      	adds	r1, #116	; 0x74
 800ad0a:	f7fc fa69 	bl	80071e0 <_malloc_r>
 800ad0e:	1e04      	subs	r4, r0, #0
 800ad10:	d009      	beq.n	800ad26 <__sfmoreglue+0x2a>
 800ad12:	2300      	movs	r3, #0
 800ad14:	002a      	movs	r2, r5
 800ad16:	6003      	str	r3, [r0, #0]
 800ad18:	6046      	str	r6, [r0, #4]
 800ad1a:	300c      	adds	r0, #12
 800ad1c:	2100      	movs	r1, #0
 800ad1e:	60a0      	str	r0, [r4, #8]
 800ad20:	3268      	adds	r2, #104	; 0x68
 800ad22:	f7fc f9a9 	bl	8007078 <memset>
 800ad26:	0020      	movs	r0, r4
 800ad28:	bd70      	pop	{r4, r5, r6, pc}
 800ad2a:	46c0      	nop			; (mov r8, r8)

0800ad2c <__sfp>:
 800ad2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad2e:	46c6      	mov	lr, r8
 800ad30:	4b27      	ldr	r3, [pc, #156]	; (800add0 <__sfp+0xa4>)
 800ad32:	0007      	movs	r7, r0
 800ad34:	681e      	ldr	r6, [r3, #0]
 800ad36:	b500      	push	{lr}
 800ad38:	69b3      	ldr	r3, [r6, #24]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d02a      	beq.n	800ad94 <__sfp+0x68>
 800ad3e:	2304      	movs	r3, #4
 800ad40:	4698      	mov	r8, r3
 800ad42:	3648      	adds	r6, #72	; 0x48
 800ad44:	6873      	ldr	r3, [r6, #4]
 800ad46:	68b4      	ldr	r4, [r6, #8]
 800ad48:	3b01      	subs	r3, #1
 800ad4a:	d503      	bpl.n	800ad54 <__sfp+0x28>
 800ad4c:	e01d      	b.n	800ad8a <__sfp+0x5e>
 800ad4e:	3468      	adds	r4, #104	; 0x68
 800ad50:	3b01      	subs	r3, #1
 800ad52:	d31a      	bcc.n	800ad8a <__sfp+0x5e>
 800ad54:	220c      	movs	r2, #12
 800ad56:	5ea5      	ldrsh	r5, [r4, r2]
 800ad58:	2d00      	cmp	r5, #0
 800ad5a:	d1f8      	bne.n	800ad4e <__sfp+0x22>
 800ad5c:	0020      	movs	r0, r4
 800ad5e:	4b1d      	ldr	r3, [pc, #116]	; (800add4 <__sfp+0xa8>)
 800ad60:	2208      	movs	r2, #8
 800ad62:	2100      	movs	r1, #0
 800ad64:	6665      	str	r5, [r4, #100]	; 0x64
 800ad66:	6025      	str	r5, [r4, #0]
 800ad68:	6065      	str	r5, [r4, #4]
 800ad6a:	60a5      	str	r5, [r4, #8]
 800ad6c:	60e3      	str	r3, [r4, #12]
 800ad6e:	6125      	str	r5, [r4, #16]
 800ad70:	6165      	str	r5, [r4, #20]
 800ad72:	61a5      	str	r5, [r4, #24]
 800ad74:	305c      	adds	r0, #92	; 0x5c
 800ad76:	f7fc f97f 	bl	8007078 <memset>
 800ad7a:	6365      	str	r5, [r4, #52]	; 0x34
 800ad7c:	63a5      	str	r5, [r4, #56]	; 0x38
 800ad7e:	64a5      	str	r5, [r4, #72]	; 0x48
 800ad80:	64e5      	str	r5, [r4, #76]	; 0x4c
 800ad82:	0020      	movs	r0, r4
 800ad84:	bc80      	pop	{r7}
 800ad86:	46b8      	mov	r8, r7
 800ad88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad8a:	6835      	ldr	r5, [r6, #0]
 800ad8c:	2d00      	cmp	r5, #0
 800ad8e:	d005      	beq.n	800ad9c <__sfp+0x70>
 800ad90:	002e      	movs	r6, r5
 800ad92:	e7d7      	b.n	800ad44 <__sfp+0x18>
 800ad94:	0030      	movs	r0, r6
 800ad96:	f000 f81f 	bl	800add8 <__sinit.part.0>
 800ad9a:	e7d0      	b.n	800ad3e <__sfp+0x12>
 800ad9c:	21d6      	movs	r1, #214	; 0xd6
 800ad9e:	0038      	movs	r0, r7
 800ada0:	0049      	lsls	r1, r1, #1
 800ada2:	f7fc fa1d 	bl	80071e0 <_malloc_r>
 800ada6:	1e04      	subs	r4, r0, #0
 800ada8:	d00d      	beq.n	800adc6 <__sfp+0x9a>
 800adaa:	4643      	mov	r3, r8
 800adac:	22d0      	movs	r2, #208	; 0xd0
 800adae:	6005      	str	r5, [r0, #0]
 800adb0:	0025      	movs	r5, r4
 800adb2:	6043      	str	r3, [r0, #4]
 800adb4:	300c      	adds	r0, #12
 800adb6:	2100      	movs	r1, #0
 800adb8:	60a0      	str	r0, [r4, #8]
 800adba:	0052      	lsls	r2, r2, #1
 800adbc:	f7fc f95c 	bl	8007078 <memset>
 800adc0:	6034      	str	r4, [r6, #0]
 800adc2:	002e      	movs	r6, r5
 800adc4:	e7be      	b.n	800ad44 <__sfp+0x18>
 800adc6:	230c      	movs	r3, #12
 800adc8:	6030      	str	r0, [r6, #0]
 800adca:	603b      	str	r3, [r7, #0]
 800adcc:	e7d9      	b.n	800ad82 <__sfp+0x56>
 800adce:	46c0      	nop			; (mov r8, r8)
 800add0:	08012980 	.word	0x08012980
 800add4:	ffff0001 	.word	0xffff0001

0800add8 <__sinit.part.0>:
 800add8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adda:	46d6      	mov	lr, sl
 800addc:	464f      	mov	r7, r9
 800adde:	4646      	mov	r6, r8
 800ade0:	4b38      	ldr	r3, [pc, #224]	; (800aec4 <__sinit.part.0+0xec>)
 800ade2:	b5c0      	push	{r6, r7, lr}
 800ade4:	6283      	str	r3, [r0, #40]	; 0x28
 800ade6:	2300      	movs	r3, #0
 800ade8:	6483      	str	r3, [r0, #72]	; 0x48
 800adea:	64c3      	str	r3, [r0, #76]	; 0x4c
 800adec:	6503      	str	r3, [r0, #80]	; 0x50
 800adee:	4b36      	ldr	r3, [pc, #216]	; (800aec8 <__sinit.part.0+0xf0>)
 800adf0:	b082      	sub	sp, #8
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	0005      	movs	r5, r0
 800adf6:	9301      	str	r3, [sp, #4]
 800adf8:	4298      	cmp	r0, r3
 800adfa:	d060      	beq.n	800aebe <__sinit.part.0+0xe6>
 800adfc:	0028      	movs	r0, r5
 800adfe:	f7ff ff95 	bl	800ad2c <__sfp>
 800ae02:	6068      	str	r0, [r5, #4]
 800ae04:	0028      	movs	r0, r5
 800ae06:	f7ff ff91 	bl	800ad2c <__sfp>
 800ae0a:	60a8      	str	r0, [r5, #8]
 800ae0c:	0028      	movs	r0, r5
 800ae0e:	f7ff ff8d 	bl	800ad2c <__sfp>
 800ae12:	686e      	ldr	r6, [r5, #4]
 800ae14:	2400      	movs	r4, #0
 800ae16:	60e8      	str	r0, [r5, #12]
 800ae18:	2304      	movs	r3, #4
 800ae1a:	0030      	movs	r0, r6
 800ae1c:	6674      	str	r4, [r6, #100]	; 0x64
 800ae1e:	6034      	str	r4, [r6, #0]
 800ae20:	6074      	str	r4, [r6, #4]
 800ae22:	60b4      	str	r4, [r6, #8]
 800ae24:	60f3      	str	r3, [r6, #12]
 800ae26:	6134      	str	r4, [r6, #16]
 800ae28:	6174      	str	r4, [r6, #20]
 800ae2a:	61b4      	str	r4, [r6, #24]
 800ae2c:	2208      	movs	r2, #8
 800ae2e:	2100      	movs	r1, #0
 800ae30:	305c      	adds	r0, #92	; 0x5c
 800ae32:	f7fc f921 	bl	8007078 <memset>
 800ae36:	4b25      	ldr	r3, [pc, #148]	; (800aecc <__sinit.part.0+0xf4>)
 800ae38:	4f25      	ldr	r7, [pc, #148]	; (800aed0 <__sinit.part.0+0xf8>)
 800ae3a:	469a      	mov	sl, r3
 800ae3c:	6273      	str	r3, [r6, #36]	; 0x24
 800ae3e:	4b25      	ldr	r3, [pc, #148]	; (800aed4 <__sinit.part.0+0xfc>)
 800ae40:	6337      	str	r7, [r6, #48]	; 0x30
 800ae42:	4699      	mov	r9, r3
 800ae44:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae46:	4b24      	ldr	r3, [pc, #144]	; (800aed8 <__sinit.part.0+0x100>)
 800ae48:	6236      	str	r6, [r6, #32]
 800ae4a:	62f3      	str	r3, [r6, #44]	; 0x2c
 800ae4c:	68ae      	ldr	r6, [r5, #8]
 800ae4e:	4698      	mov	r8, r3
 800ae50:	0030      	movs	r0, r6
 800ae52:	4b22      	ldr	r3, [pc, #136]	; (800aedc <__sinit.part.0+0x104>)
 800ae54:	6674      	str	r4, [r6, #100]	; 0x64
 800ae56:	6034      	str	r4, [r6, #0]
 800ae58:	6074      	str	r4, [r6, #4]
 800ae5a:	60b4      	str	r4, [r6, #8]
 800ae5c:	60f3      	str	r3, [r6, #12]
 800ae5e:	6134      	str	r4, [r6, #16]
 800ae60:	6174      	str	r4, [r6, #20]
 800ae62:	61b4      	str	r4, [r6, #24]
 800ae64:	2208      	movs	r2, #8
 800ae66:	2100      	movs	r1, #0
 800ae68:	305c      	adds	r0, #92	; 0x5c
 800ae6a:	f7fc f905 	bl	8007078 <memset>
 800ae6e:	4653      	mov	r3, sl
 800ae70:	6273      	str	r3, [r6, #36]	; 0x24
 800ae72:	464b      	mov	r3, r9
 800ae74:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae76:	4643      	mov	r3, r8
 800ae78:	6337      	str	r7, [r6, #48]	; 0x30
 800ae7a:	62f3      	str	r3, [r6, #44]	; 0x2c
 800ae7c:	6236      	str	r6, [r6, #32]
 800ae7e:	68ee      	ldr	r6, [r5, #12]
 800ae80:	4b17      	ldr	r3, [pc, #92]	; (800aee0 <__sinit.part.0+0x108>)
 800ae82:	0030      	movs	r0, r6
 800ae84:	60f3      	str	r3, [r6, #12]
 800ae86:	2208      	movs	r2, #8
 800ae88:	2100      	movs	r1, #0
 800ae8a:	6674      	str	r4, [r6, #100]	; 0x64
 800ae8c:	6034      	str	r4, [r6, #0]
 800ae8e:	6074      	str	r4, [r6, #4]
 800ae90:	60b4      	str	r4, [r6, #8]
 800ae92:	6134      	str	r4, [r6, #16]
 800ae94:	6174      	str	r4, [r6, #20]
 800ae96:	61b4      	str	r4, [r6, #24]
 800ae98:	305c      	adds	r0, #92	; 0x5c
 800ae9a:	f7fc f8ed 	bl	8007078 <memset>
 800ae9e:	4653      	mov	r3, sl
 800aea0:	6273      	str	r3, [r6, #36]	; 0x24
 800aea2:	464b      	mov	r3, r9
 800aea4:	62b3      	str	r3, [r6, #40]	; 0x28
 800aea6:	4643      	mov	r3, r8
 800aea8:	62f3      	str	r3, [r6, #44]	; 0x2c
 800aeaa:	2301      	movs	r3, #1
 800aeac:	6236      	str	r6, [r6, #32]
 800aeae:	6337      	str	r7, [r6, #48]	; 0x30
 800aeb0:	61ab      	str	r3, [r5, #24]
 800aeb2:	b002      	add	sp, #8
 800aeb4:	bce0      	pop	{r5, r6, r7}
 800aeb6:	46ba      	mov	sl, r7
 800aeb8:	46b1      	mov	r9, r6
 800aeba:	46a8      	mov	r8, r5
 800aebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aebe:	2301      	movs	r3, #1
 800aec0:	6183      	str	r3, [r0, #24]
 800aec2:	e79b      	b.n	800adfc <__sinit.part.0+0x24>
 800aec4:	0800ace9 	.word	0x0800ace9
 800aec8:	08012980 	.word	0x08012980
 800aecc:	0800c8d1 	.word	0x0800c8d1
 800aed0:	0800c969 	.word	0x0800c969
 800aed4:	0800c8fd 	.word	0x0800c8fd
 800aed8:	0800c93d 	.word	0x0800c93d
 800aedc:	00010009 	.word	0x00010009
 800aee0:	00020012 	.word	0x00020012

0800aee4 <_cleanup>:
 800aee4:	b510      	push	{r4, lr}
 800aee6:	4b03      	ldr	r3, [pc, #12]	; (800aef4 <_cleanup+0x10>)
 800aee8:	4903      	ldr	r1, [pc, #12]	; (800aef8 <_cleanup+0x14>)
 800aeea:	6818      	ldr	r0, [r3, #0]
 800aeec:	f000 f84e 	bl	800af8c <_fwalk_reent>
 800aef0:	bd10      	pop	{r4, pc}
 800aef2:	46c0      	nop			; (mov r8, r8)
 800aef4:	08012980 	.word	0x08012980
 800aef8:	0800ac01 	.word	0x0800ac01

0800aefc <__sinit>:
 800aefc:	6983      	ldr	r3, [r0, #24]
 800aefe:	b510      	push	{r4, lr}
 800af00:	2b00      	cmp	r3, #0
 800af02:	d101      	bne.n	800af08 <__sinit+0xc>
 800af04:	f7ff ff68 	bl	800add8 <__sinit.part.0>
 800af08:	bd10      	pop	{r4, pc}
 800af0a:	46c0      	nop			; (mov r8, r8)

0800af0c <__sfp_lock_acquire>:
 800af0c:	4770      	bx	lr
 800af0e:	46c0      	nop			; (mov r8, r8)

0800af10 <__sfp_lock_release>:
 800af10:	4770      	bx	lr
 800af12:	46c0      	nop			; (mov r8, r8)

0800af14 <__sinit_lock_acquire>:
 800af14:	4770      	bx	lr
 800af16:	46c0      	nop			; (mov r8, r8)

0800af18 <__sinit_lock_release>:
 800af18:	4770      	bx	lr
 800af1a:	46c0      	nop			; (mov r8, r8)

0800af1c <__fp_lock_all>:
 800af1c:	b510      	push	{r4, lr}
 800af1e:	4b03      	ldr	r3, [pc, #12]	; (800af2c <__fp_lock_all+0x10>)
 800af20:	4903      	ldr	r1, [pc, #12]	; (800af30 <__fp_lock_all+0x14>)
 800af22:	6818      	ldr	r0, [r3, #0]
 800af24:	f000 f812 	bl	800af4c <_fwalk>
 800af28:	bd10      	pop	{r4, pc}
 800af2a:	46c0      	nop			; (mov r8, r8)
 800af2c:	20000004 	.word	0x20000004
 800af30:	0800ace5 	.word	0x0800ace5

0800af34 <__fp_unlock_all>:
 800af34:	b510      	push	{r4, lr}
 800af36:	4b03      	ldr	r3, [pc, #12]	; (800af44 <__fp_unlock_all+0x10>)
 800af38:	4903      	ldr	r1, [pc, #12]	; (800af48 <__fp_unlock_all+0x14>)
 800af3a:	6818      	ldr	r0, [r3, #0]
 800af3c:	f000 f806 	bl	800af4c <_fwalk>
 800af40:	bd10      	pop	{r4, pc}
 800af42:	46c0      	nop			; (mov r8, r8)
 800af44:	20000004 	.word	0x20000004
 800af48:	0800acf9 	.word	0x0800acf9

0800af4c <_fwalk>:
 800af4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af4e:	46c6      	mov	lr, r8
 800af50:	3048      	adds	r0, #72	; 0x48
 800af52:	4688      	mov	r8, r1
 800af54:	0007      	movs	r7, r0
 800af56:	2600      	movs	r6, #0
 800af58:	b500      	push	{lr}
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	68bc      	ldr	r4, [r7, #8]
 800af5e:	1e5d      	subs	r5, r3, #1
 800af60:	d40c      	bmi.n	800af7c <_fwalk+0x30>
 800af62:	89a3      	ldrh	r3, [r4, #12]
 800af64:	2b01      	cmp	r3, #1
 800af66:	d906      	bls.n	800af76 <_fwalk+0x2a>
 800af68:	220e      	movs	r2, #14
 800af6a:	5ea3      	ldrsh	r3, [r4, r2]
 800af6c:	3301      	adds	r3, #1
 800af6e:	d002      	beq.n	800af76 <_fwalk+0x2a>
 800af70:	0020      	movs	r0, r4
 800af72:	47c0      	blx	r8
 800af74:	4306      	orrs	r6, r0
 800af76:	3468      	adds	r4, #104	; 0x68
 800af78:	3d01      	subs	r5, #1
 800af7a:	d2f2      	bcs.n	800af62 <_fwalk+0x16>
 800af7c:	683f      	ldr	r7, [r7, #0]
 800af7e:	2f00      	cmp	r7, #0
 800af80:	d1eb      	bne.n	800af5a <_fwalk+0xe>
 800af82:	0030      	movs	r0, r6
 800af84:	bc80      	pop	{r7}
 800af86:	46b8      	mov	r8, r7
 800af88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af8a:	46c0      	nop			; (mov r8, r8)

0800af8c <_fwalk_reent>:
 800af8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af8e:	4647      	mov	r7, r8
 800af90:	46ce      	mov	lr, r9
 800af92:	b580      	push	{r7, lr}
 800af94:	0007      	movs	r7, r0
 800af96:	4680      	mov	r8, r0
 800af98:	4689      	mov	r9, r1
 800af9a:	2600      	movs	r6, #0
 800af9c:	3748      	adds	r7, #72	; 0x48
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	68bc      	ldr	r4, [r7, #8]
 800afa2:	1e5d      	subs	r5, r3, #1
 800afa4:	d40d      	bmi.n	800afc2 <_fwalk_reent+0x36>
 800afa6:	89a3      	ldrh	r3, [r4, #12]
 800afa8:	2b01      	cmp	r3, #1
 800afaa:	d907      	bls.n	800afbc <_fwalk_reent+0x30>
 800afac:	220e      	movs	r2, #14
 800afae:	5ea3      	ldrsh	r3, [r4, r2]
 800afb0:	3301      	adds	r3, #1
 800afb2:	d003      	beq.n	800afbc <_fwalk_reent+0x30>
 800afb4:	0021      	movs	r1, r4
 800afb6:	4640      	mov	r0, r8
 800afb8:	47c8      	blx	r9
 800afba:	4306      	orrs	r6, r0
 800afbc:	3468      	adds	r4, #104	; 0x68
 800afbe:	3d01      	subs	r5, #1
 800afc0:	d2f1      	bcs.n	800afa6 <_fwalk_reent+0x1a>
 800afc2:	683f      	ldr	r7, [r7, #0]
 800afc4:	2f00      	cmp	r7, #0
 800afc6:	d1ea      	bne.n	800af9e <_fwalk_reent+0x12>
 800afc8:	0030      	movs	r0, r6
 800afca:	bcc0      	pop	{r6, r7}
 800afcc:	46b9      	mov	r9, r7
 800afce:	46b0      	mov	r8, r6
 800afd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afd2:	46c0      	nop			; (mov r8, r8)

0800afd4 <rshift>:
 800afd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afd6:	46d6      	mov	lr, sl
 800afd8:	464f      	mov	r7, r9
 800afda:	4646      	mov	r6, r8
 800afdc:	6903      	ldr	r3, [r0, #16]
 800afde:	b5c0      	push	{r6, r7, lr}
 800afe0:	469a      	mov	sl, r3
 800afe2:	114f      	asrs	r7, r1, #5
 800afe4:	42bb      	cmp	r3, r7
 800afe6:	dd2d      	ble.n	800b044 <rshift+0x70>
 800afe8:	221f      	movs	r2, #31
 800afea:	0005      	movs	r5, r0
 800afec:	0014      	movs	r4, r2
 800afee:	3514      	adds	r5, #20
 800aff0:	009e      	lsls	r6, r3, #2
 800aff2:	400c      	ands	r4, r1
 800aff4:	00bb      	lsls	r3, r7, #2
 800aff6:	46a4      	mov	ip, r4
 800aff8:	19ae      	adds	r6, r5, r6
 800affa:	18eb      	adds	r3, r5, r3
 800affc:	420a      	tst	r2, r1
 800affe:	d02a      	beq.n	800b056 <rshift+0x82>
 800b000:	2220      	movs	r2, #32
 800b002:	cb02      	ldmia	r3!, {r1}
 800b004:	1b12      	subs	r2, r2, r4
 800b006:	4690      	mov	r8, r2
 800b008:	40e1      	lsrs	r1, r4
 800b00a:	429e      	cmp	r6, r3
 800b00c:	d916      	bls.n	800b03c <rshift+0x68>
 800b00e:	46a9      	mov	r9, r5
 800b010:	4644      	mov	r4, r8
 800b012:	681a      	ldr	r2, [r3, #0]
 800b014:	40a2      	lsls	r2, r4
 800b016:	430a      	orrs	r2, r1
 800b018:	4649      	mov	r1, r9
 800b01a:	c104      	stmia	r1!, {r2}
 800b01c:	4662      	mov	r2, ip
 800b01e:	4689      	mov	r9, r1
 800b020:	cb02      	ldmia	r3!, {r1}
 800b022:	40d1      	lsrs	r1, r2
 800b024:	429e      	cmp	r6, r3
 800b026:	d8f3      	bhi.n	800b010 <rshift+0x3c>
 800b028:	4653      	mov	r3, sl
 800b02a:	1bdc      	subs	r4, r3, r7
 800b02c:	00a4      	lsls	r4, r4, #2
 800b02e:	3c04      	subs	r4, #4
 800b030:	192c      	adds	r4, r5, r4
 800b032:	6021      	str	r1, [r4, #0]
 800b034:	2900      	cmp	r1, #0
 800b036:	d019      	beq.n	800b06c <rshift+0x98>
 800b038:	3404      	adds	r4, #4
 800b03a:	e017      	b.n	800b06c <rshift+0x98>
 800b03c:	002c      	movs	r4, r5
 800b03e:	6141      	str	r1, [r0, #20]
 800b040:	2900      	cmp	r1, #0
 800b042:	d1f9      	bne.n	800b038 <rshift+0x64>
 800b044:	2300      	movs	r3, #0
 800b046:	6103      	str	r3, [r0, #16]
 800b048:	2300      	movs	r3, #0
 800b04a:	6143      	str	r3, [r0, #20]
 800b04c:	bce0      	pop	{r5, r6, r7}
 800b04e:	46ba      	mov	sl, r7
 800b050:	46b1      	mov	r9, r6
 800b052:	46a8      	mov	r8, r5
 800b054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b056:	002a      	movs	r2, r5
 800b058:	429e      	cmp	r6, r3
 800b05a:	d9f3      	bls.n	800b044 <rshift+0x70>
 800b05c:	cb02      	ldmia	r3!, {r1}
 800b05e:	c202      	stmia	r2!, {r1}
 800b060:	429e      	cmp	r6, r3
 800b062:	d8fb      	bhi.n	800b05c <rshift+0x88>
 800b064:	4653      	mov	r3, sl
 800b066:	1bdc      	subs	r4, r3, r7
 800b068:	00a4      	lsls	r4, r4, #2
 800b06a:	192c      	adds	r4, r5, r4
 800b06c:	1b63      	subs	r3, r4, r5
 800b06e:	109b      	asrs	r3, r3, #2
 800b070:	6103      	str	r3, [r0, #16]
 800b072:	42ac      	cmp	r4, r5
 800b074:	d1ea      	bne.n	800b04c <rshift+0x78>
 800b076:	e7e7      	b.n	800b048 <rshift+0x74>

0800b078 <__gethex>:
 800b078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b07a:	46de      	mov	lr, fp
 800b07c:	464e      	mov	r6, r9
 800b07e:	4645      	mov	r5, r8
 800b080:	4657      	mov	r7, sl
 800b082:	b5e0      	push	{r5, r6, r7, lr}
 800b084:	b08b      	sub	sp, #44	; 0x2c
 800b086:	9309      	str	r3, [sp, #36]	; 0x24
 800b088:	4bb9      	ldr	r3, [pc, #740]	; (800b370 <__gethex+0x2f8>)
 800b08a:	9007      	str	r0, [sp, #28]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	4689      	mov	r9, r1
 800b090:	0018      	movs	r0, r3
 800b092:	001c      	movs	r4, r3
 800b094:	4693      	mov	fp, r2
 800b096:	9305      	str	r3, [sp, #20]
 800b098:	f7fd f9b8 	bl	800840c <strlen>
 800b09c:	46a4      	mov	ip, r4
 800b09e:	0002      	movs	r2, r0
 800b0a0:	4462      	add	r2, ip
 800b0a2:	0013      	movs	r3, r2
 800b0a4:	3b01      	subs	r3, #1
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	9004      	str	r0, [sp, #16]
 800b0aa:	9301      	str	r3, [sp, #4]
 800b0ac:	464b      	mov	r3, r9
 800b0ae:	681d      	ldr	r5, [r3, #0]
 800b0b0:	78aa      	ldrb	r2, [r5, #2]
 800b0b2:	2a30      	cmp	r2, #48	; 0x30
 800b0b4:	d000      	beq.n	800b0b8 <__gethex+0x40>
 800b0b6:	e216      	b.n	800b4e6 <__gethex+0x46e>
 800b0b8:	2102      	movs	r1, #2
 800b0ba:	4249      	negs	r1, r1
 800b0bc:	1ceb      	adds	r3, r5, #3
 800b0be:	1b49      	subs	r1, r1, r5
 800b0c0:	001d      	movs	r5, r3
 800b0c2:	18cf      	adds	r7, r1, r3
 800b0c4:	3301      	adds	r3, #1
 800b0c6:	1e5a      	subs	r2, r3, #1
 800b0c8:	7812      	ldrb	r2, [r2, #0]
 800b0ca:	2a30      	cmp	r2, #48	; 0x30
 800b0cc:	d0f8      	beq.n	800b0c0 <__gethex+0x48>
 800b0ce:	4ba9      	ldr	r3, [pc, #676]	; (800b374 <__gethex+0x2fc>)
 800b0d0:	4698      	mov	r8, r3
 800b0d2:	5c9b      	ldrb	r3, [r3, r2]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d100      	bne.n	800b0da <__gethex+0x62>
 800b0d8:	e0f3      	b.n	800b2c2 <__gethex+0x24a>
 800b0da:	4642      	mov	r2, r8
 800b0dc:	782b      	ldrb	r3, [r5, #0]
 800b0de:	2400      	movs	r4, #0
 800b0e0:	5cd3      	ldrb	r3, [r2, r3]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	4692      	mov	sl, r2
 800b0e6:	002e      	movs	r6, r5
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d005      	beq.n	800b0f8 <__gethex+0x80>
 800b0ec:	4642      	mov	r2, r8
 800b0ee:	7873      	ldrb	r3, [r6, #1]
 800b0f0:	3601      	adds	r6, #1
 800b0f2:	5cd3      	ldrb	r3, [r2, r3]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d1f9      	bne.n	800b0ec <__gethex+0x74>
 800b0f8:	0030      	movs	r0, r6
 800b0fa:	9a04      	ldr	r2, [sp, #16]
 800b0fc:	9905      	ldr	r1, [sp, #20]
 800b0fe:	f7fd f9b3 	bl	8008468 <strncmp>
 800b102:	9003      	str	r0, [sp, #12]
 800b104:	2800      	cmp	r0, #0
 800b106:	d057      	beq.n	800b1b8 <__gethex+0x140>
 800b108:	2c00      	cmp	r4, #0
 800b10a:	d158      	bne.n	800b1be <__gethex+0x146>
 800b10c:	2200      	movs	r2, #0
 800b10e:	7833      	ldrb	r3, [r6, #0]
 800b110:	9203      	str	r2, [sp, #12]
 800b112:	2220      	movs	r2, #32
 800b114:	0034      	movs	r4, r6
 800b116:	4393      	bics	r3, r2
 800b118:	2b50      	cmp	r3, #80	; 0x50
 800b11a:	d059      	beq.n	800b1d0 <__gethex+0x158>
 800b11c:	464b      	mov	r3, r9
 800b11e:	601e      	str	r6, [r3, #0]
 800b120:	4653      	mov	r3, sl
 800b122:	2b00      	cmp	r3, #0
 800b124:	d177      	bne.n	800b216 <__gethex+0x19e>
 800b126:	1b63      	subs	r3, r4, r5
 800b128:	3b01      	subs	r3, #1
 800b12a:	2100      	movs	r1, #0
 800b12c:	2b07      	cmp	r3, #7
 800b12e:	dd03      	ble.n	800b138 <__gethex+0xc0>
 800b130:	3101      	adds	r1, #1
 800b132:	105b      	asrs	r3, r3, #1
 800b134:	2b07      	cmp	r3, #7
 800b136:	dcfb      	bgt.n	800b130 <__gethex+0xb8>
 800b138:	9807      	ldr	r0, [sp, #28]
 800b13a:	f000 fc71 	bl	800ba20 <_Balloc>
 800b13e:	4682      	mov	sl, r0
 800b140:	2800      	cmp	r0, #0
 800b142:	d100      	bne.n	800b146 <__gethex+0xce>
 800b144:	e270      	b.n	800b628 <__gethex+0x5b0>
 800b146:	2314      	movs	r3, #20
 800b148:	4453      	add	r3, sl
 800b14a:	9308      	str	r3, [sp, #32]
 800b14c:	42a5      	cmp	r5, r4
 800b14e:	d300      	bcc.n	800b152 <__gethex+0xda>
 800b150:	e1d5      	b.n	800b4fe <__gethex+0x486>
 800b152:	9302      	str	r3, [sp, #8]
 800b154:	2300      	movs	r3, #0
 800b156:	9a04      	ldr	r2, [sp, #16]
 800b158:	4699      	mov	r9, r3
 800b15a:	3301      	adds	r3, #1
 800b15c:	1a9b      	subs	r3, r3, r2
 800b15e:	9306      	str	r3, [sp, #24]
 800b160:	002b      	movs	r3, r5
 800b162:	2700      	movs	r7, #0
 800b164:	464d      	mov	r5, r9
 800b166:	4699      	mov	r9, r3
 800b168:	e00d      	b.n	800b186 <__gethex+0x10e>
 800b16a:	2f20      	cmp	r7, #32
 800b16c:	d01d      	beq.n	800b1aa <__gethex+0x132>
 800b16e:	003a      	movs	r2, r7
 800b170:	3704      	adds	r7, #4
 800b172:	4641      	mov	r1, r8
 800b174:	7833      	ldrb	r3, [r6, #0]
 800b176:	0034      	movs	r4, r6
 800b178:	5ccb      	ldrb	r3, [r1, r3]
 800b17a:	210f      	movs	r1, #15
 800b17c:	400b      	ands	r3, r1
 800b17e:	4093      	lsls	r3, r2
 800b180:	431d      	orrs	r5, r3
 800b182:	454c      	cmp	r4, r9
 800b184:	d955      	bls.n	800b232 <__gethex+0x1ba>
 800b186:	1e66      	subs	r6, r4, #1
 800b188:	7833      	ldrb	r3, [r6, #0]
 800b18a:	9a01      	ldr	r2, [sp, #4]
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d1ec      	bne.n	800b16a <__gethex+0xf2>
 800b190:	9b06      	ldr	r3, [sp, #24]
 800b192:	18f4      	adds	r4, r6, r3
 800b194:	454c      	cmp	r4, r9
 800b196:	d3e8      	bcc.n	800b16a <__gethex+0xf2>
 800b198:	0020      	movs	r0, r4
 800b19a:	9a04      	ldr	r2, [sp, #16]
 800b19c:	9905      	ldr	r1, [sp, #20]
 800b19e:	f7fd f963 	bl	8008468 <strncmp>
 800b1a2:	2800      	cmp	r0, #0
 800b1a4:	d0ed      	beq.n	800b182 <__gethex+0x10a>
 800b1a6:	2f20      	cmp	r7, #32
 800b1a8:	d1e1      	bne.n	800b16e <__gethex+0xf6>
 800b1aa:	9b02      	ldr	r3, [sp, #8]
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	c320      	stmia	r3!, {r5}
 800b1b0:	2704      	movs	r7, #4
 800b1b2:	2500      	movs	r5, #0
 800b1b4:	9302      	str	r3, [sp, #8]
 800b1b6:	e7dc      	b.n	800b172 <__gethex+0xfa>
 800b1b8:	2c00      	cmp	r4, #0
 800b1ba:	d100      	bne.n	800b1be <__gethex+0x146>
 800b1bc:	e180      	b.n	800b4c0 <__gethex+0x448>
 800b1be:	2220      	movs	r2, #32
 800b1c0:	1ba4      	subs	r4, r4, r6
 800b1c2:	00a3      	lsls	r3, r4, #2
 800b1c4:	9303      	str	r3, [sp, #12]
 800b1c6:	7833      	ldrb	r3, [r6, #0]
 800b1c8:	0034      	movs	r4, r6
 800b1ca:	4393      	bics	r3, r2
 800b1cc:	2b50      	cmp	r3, #80	; 0x50
 800b1ce:	d1a5      	bne.n	800b11c <__gethex+0xa4>
 800b1d0:	7863      	ldrb	r3, [r4, #1]
 800b1d2:	2b2b      	cmp	r3, #43	; 0x2b
 800b1d4:	d100      	bne.n	800b1d8 <__gethex+0x160>
 800b1d6:	e163      	b.n	800b4a0 <__gethex+0x428>
 800b1d8:	2b2d      	cmp	r3, #45	; 0x2d
 800b1da:	d100      	bne.n	800b1de <__gethex+0x166>
 800b1dc:	e0a3      	b.n	800b326 <__gethex+0x2ae>
 800b1de:	2200      	movs	r2, #0
 800b1e0:	1c61      	adds	r1, r4, #1
 800b1e2:	4640      	mov	r0, r8
 800b1e4:	5cc3      	ldrb	r3, [r0, r3]
 800b1e6:	0026      	movs	r6, r4
 800b1e8:	1e58      	subs	r0, r3, #1
 800b1ea:	2818      	cmp	r0, #24
 800b1ec:	d896      	bhi.n	800b11c <__gethex+0xa4>
 800b1ee:	4640      	mov	r0, r8
 800b1f0:	1c4e      	adds	r6, r1, #1
 800b1f2:	7849      	ldrb	r1, [r1, #1]
 800b1f4:	3b10      	subs	r3, #16
 800b1f6:	5c41      	ldrb	r1, [r0, r1]
 800b1f8:	1e08      	subs	r0, r1, #0
 800b1fa:	d15f      	bne.n	800b2bc <__gethex+0x244>
 800b1fc:	2a00      	cmp	r2, #0
 800b1fe:	d000      	beq.n	800b202 <__gethex+0x18a>
 800b200:	425b      	negs	r3, r3
 800b202:	9a03      	ldr	r2, [sp, #12]
 800b204:	4694      	mov	ip, r2
 800b206:	449c      	add	ip, r3
 800b208:	4663      	mov	r3, ip
 800b20a:	9303      	str	r3, [sp, #12]
 800b20c:	464b      	mov	r3, r9
 800b20e:	601e      	str	r6, [r3, #0]
 800b210:	4653      	mov	r3, sl
 800b212:	2b00      	cmp	r3, #0
 800b214:	d087      	beq.n	800b126 <__gethex+0xae>
 800b216:	1e7b      	subs	r3, r7, #1
 800b218:	419f      	sbcs	r7, r3
 800b21a:	2305      	movs	r3, #5
 800b21c:	427f      	negs	r7, r7
 800b21e:	439f      	bics	r7, r3
 800b220:	3706      	adds	r7, #6
 800b222:	0038      	movs	r0, r7
 800b224:	b00b      	add	sp, #44	; 0x2c
 800b226:	bcf0      	pop	{r4, r5, r6, r7}
 800b228:	46bb      	mov	fp, r7
 800b22a:	46b2      	mov	sl, r6
 800b22c:	46a9      	mov	r9, r5
 800b22e:	46a0      	mov	r8, r4
 800b230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b232:	46a9      	mov	r9, r5
 800b234:	464a      	mov	r2, r9
 800b236:	9b02      	ldr	r3, [sp, #8]
 800b238:	4648      	mov	r0, r9
 800b23a:	c304      	stmia	r3!, {r2}
 800b23c:	9a08      	ldr	r2, [sp, #32]
 800b23e:	1a9b      	subs	r3, r3, r2
 800b240:	4652      	mov	r2, sl
 800b242:	109b      	asrs	r3, r3, #2
 800b244:	6113      	str	r3, [r2, #16]
 800b246:	015e      	lsls	r6, r3, #5
 800b248:	f000 fcfa 	bl	800bc40 <__hi0bits>
 800b24c:	465b      	mov	r3, fp
 800b24e:	681c      	ldr	r4, [r3, #0]
 800b250:	1a36      	subs	r6, r6, r0
 800b252:	42a6      	cmp	r6, r4
 800b254:	dc6b      	bgt.n	800b32e <__gethex+0x2b6>
 800b256:	2500      	movs	r5, #0
 800b258:	42a6      	cmp	r6, r4
 800b25a:	da00      	bge.n	800b25e <__gethex+0x1e6>
 800b25c:	e122      	b.n	800b4a4 <__gethex+0x42c>
 800b25e:	465b      	mov	r3, fp
 800b260:	9a03      	ldr	r2, [sp, #12]
 800b262:	689b      	ldr	r3, [r3, #8]
 800b264:	4293      	cmp	r3, r2
 800b266:	da00      	bge.n	800b26a <__gethex+0x1f2>
 800b268:	e140      	b.n	800b4ec <__gethex+0x474>
 800b26a:	465b      	mov	r3, fp
 800b26c:	9a03      	ldr	r2, [sp, #12]
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	4293      	cmp	r3, r2
 800b272:	dd43      	ble.n	800b2fc <__gethex+0x284>
 800b274:	1a9e      	subs	r6, r3, r2
 800b276:	42b4      	cmp	r4, r6
 800b278:	dd00      	ble.n	800b27c <__gethex+0x204>
 800b27a:	e07d      	b.n	800b378 <__gethex+0x300>
 800b27c:	465a      	mov	r2, fp
 800b27e:	68d2      	ldr	r2, [r2, #12]
 800b280:	2a02      	cmp	r2, #2
 800b282:	d100      	bne.n	800b286 <__gethex+0x20e>
 800b284:	e175      	b.n	800b572 <__gethex+0x4fa>
 800b286:	2a03      	cmp	r2, #3
 800b288:	d100      	bne.n	800b28c <__gethex+0x214>
 800b28a:	e16d      	b.n	800b568 <__gethex+0x4f0>
 800b28c:	2a01      	cmp	r2, #1
 800b28e:	d100      	bne.n	800b292 <__gethex+0x21a>
 800b290:	e150      	b.n	800b534 <__gethex+0x4bc>
 800b292:	4651      	mov	r1, sl
 800b294:	9807      	ldr	r0, [sp, #28]
 800b296:	f000 fc05 	bl	800baa4 <_Bfree>
 800b29a:	2300      	movs	r3, #0
 800b29c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b29e:	2750      	movs	r7, #80	; 0x50
 800b2a0:	6013      	str	r3, [r2, #0]
 800b2a2:	e7be      	b.n	800b222 <__gethex+0x1aa>
 800b2a4:	0099      	lsls	r1, r3, #2
 800b2a6:	18c9      	adds	r1, r1, r3
 800b2a8:	0049      	lsls	r1, r1, #1
 800b2aa:	1809      	adds	r1, r1, r0
 800b2ac:	4640      	mov	r0, r8
 800b2ae:	000b      	movs	r3, r1
 800b2b0:	7871      	ldrb	r1, [r6, #1]
 800b2b2:	3601      	adds	r6, #1
 800b2b4:	5c40      	ldrb	r0, [r0, r1]
 800b2b6:	3b10      	subs	r3, #16
 800b2b8:	2800      	cmp	r0, #0
 800b2ba:	d09f      	beq.n	800b1fc <__gethex+0x184>
 800b2bc:	2819      	cmp	r0, #25
 800b2be:	ddf1      	ble.n	800b2a4 <__gethex+0x22c>
 800b2c0:	e79c      	b.n	800b1fc <__gethex+0x184>
 800b2c2:	9c04      	ldr	r4, [sp, #16]
 800b2c4:	0028      	movs	r0, r5
 800b2c6:	0022      	movs	r2, r4
 800b2c8:	9905      	ldr	r1, [sp, #20]
 800b2ca:	f7fd f8cd 	bl	8008468 <strncmp>
 800b2ce:	2800      	cmp	r0, #0
 800b2d0:	d16f      	bne.n	800b3b2 <__gethex+0x33a>
 800b2d2:	0023      	movs	r3, r4
 800b2d4:	5cea      	ldrb	r2, [r5, r3]
 800b2d6:	4643      	mov	r3, r8
 800b2d8:	5c9b      	ldrb	r3, [r3, r2]
 800b2da:	192c      	adds	r4, r5, r4
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d06a      	beq.n	800b3b6 <__gethex+0x33e>
 800b2e0:	0025      	movs	r5, r4
 800b2e2:	2a30      	cmp	r2, #48	; 0x30
 800b2e4:	d105      	bne.n	800b2f2 <__gethex+0x27a>
 800b2e6:	786b      	ldrb	r3, [r5, #1]
 800b2e8:	3501      	adds	r5, #1
 800b2ea:	2b30      	cmp	r3, #48	; 0x30
 800b2ec:	d0fb      	beq.n	800b2e6 <__gethex+0x26e>
 800b2ee:	4642      	mov	r2, r8
 800b2f0:	5cd3      	ldrb	r3, [r2, r3]
 800b2f2:	4259      	negs	r1, r3
 800b2f4:	4159      	adcs	r1, r3
 800b2f6:	2701      	movs	r7, #1
 800b2f8:	468a      	mov	sl, r1
 800b2fa:	e6f4      	b.n	800b0e6 <__gethex+0x6e>
 800b2fc:	2701      	movs	r7, #1
 800b2fe:	2d00      	cmp	r5, #0
 800b300:	d00a      	beq.n	800b318 <__gethex+0x2a0>
 800b302:	465b      	mov	r3, fp
 800b304:	68db      	ldr	r3, [r3, #12]
 800b306:	2b02      	cmp	r3, #2
 800b308:	d05d      	beq.n	800b3c6 <__gethex+0x34e>
 800b30a:	2b03      	cmp	r3, #3
 800b30c:	d05f      	beq.n	800b3ce <__gethex+0x356>
 800b30e:	2b01      	cmp	r3, #1
 800b310:	d100      	bne.n	800b314 <__gethex+0x29c>
 800b312:	e0bb      	b.n	800b48c <__gethex+0x414>
 800b314:	2310      	movs	r3, #16
 800b316:	431f      	orrs	r7, r3
 800b318:	4652      	mov	r2, sl
 800b31a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b31c:	601a      	str	r2, [r3, #0]
 800b31e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b320:	9a03      	ldr	r2, [sp, #12]
 800b322:	601a      	str	r2, [r3, #0]
 800b324:	e77d      	b.n	800b222 <__gethex+0x1aa>
 800b326:	2201      	movs	r2, #1
 800b328:	78a3      	ldrb	r3, [r4, #2]
 800b32a:	1ca1      	adds	r1, r4, #2
 800b32c:	e759      	b.n	800b1e2 <__gethex+0x16a>
 800b32e:	1b36      	subs	r6, r6, r4
 800b330:	0031      	movs	r1, r6
 800b332:	4650      	mov	r0, sl
 800b334:	f001 f8ee 	bl	800c514 <__any_on>
 800b338:	1e05      	subs	r5, r0, #0
 800b33a:	d00f      	beq.n	800b35c <__gethex+0x2e4>
 800b33c:	211f      	movs	r1, #31
 800b33e:	2301      	movs	r3, #1
 800b340:	1e70      	subs	r0, r6, #1
 800b342:	4001      	ands	r1, r0
 800b344:	408b      	lsls	r3, r1
 800b346:	1142      	asrs	r2, r0, #5
 800b348:	9908      	ldr	r1, [sp, #32]
 800b34a:	0092      	lsls	r2, r2, #2
 800b34c:	588a      	ldr	r2, [r1, r2]
 800b34e:	2501      	movs	r5, #1
 800b350:	421a      	tst	r2, r3
 800b352:	d003      	beq.n	800b35c <__gethex+0x2e4>
 800b354:	2801      	cmp	r0, #1
 800b356:	dd00      	ble.n	800b35a <__gethex+0x2e2>
 800b358:	e0de      	b.n	800b518 <__gethex+0x4a0>
 800b35a:	2502      	movs	r5, #2
 800b35c:	0031      	movs	r1, r6
 800b35e:	4650      	mov	r0, sl
 800b360:	f7ff fe38 	bl	800afd4 <rshift>
 800b364:	9b03      	ldr	r3, [sp, #12]
 800b366:	469c      	mov	ip, r3
 800b368:	44b4      	add	ip, r6
 800b36a:	4663      	mov	r3, ip
 800b36c:	9303      	str	r3, [sp, #12]
 800b36e:	e776      	b.n	800b25e <__gethex+0x1e6>
 800b370:	08012d8c 	.word	0x08012d8c
 800b374:	08012c8c 	.word	0x08012c8c
 800b378:	1e77      	subs	r7, r6, #1
 800b37a:	2d00      	cmp	r5, #0
 800b37c:	d000      	beq.n	800b380 <__gethex+0x308>
 800b37e:	e0c3      	b.n	800b508 <__gethex+0x490>
 800b380:	2f00      	cmp	r7, #0
 800b382:	d000      	beq.n	800b386 <__gethex+0x30e>
 800b384:	e0c2      	b.n	800b50c <__gethex+0x494>
 800b386:	231f      	movs	r3, #31
 800b388:	117a      	asrs	r2, r7, #5
 800b38a:	401f      	ands	r7, r3
 800b38c:	3b1e      	subs	r3, #30
 800b38e:	40bb      	lsls	r3, r7
 800b390:	9908      	ldr	r1, [sp, #32]
 800b392:	0092      	lsls	r2, r2, #2
 800b394:	588a      	ldr	r2, [r1, r2]
 800b396:	421a      	tst	r2, r3
 800b398:	d001      	beq.n	800b39e <__gethex+0x326>
 800b39a:	2302      	movs	r3, #2
 800b39c:	431d      	orrs	r5, r3
 800b39e:	0031      	movs	r1, r6
 800b3a0:	4650      	mov	r0, sl
 800b3a2:	f7ff fe17 	bl	800afd4 <rshift>
 800b3a6:	465b      	mov	r3, fp
 800b3a8:	685b      	ldr	r3, [r3, #4]
 800b3aa:	2702      	movs	r7, #2
 800b3ac:	1ba4      	subs	r4, r4, r6
 800b3ae:	9303      	str	r3, [sp, #12]
 800b3b0:	e7a5      	b.n	800b2fe <__gethex+0x286>
 800b3b2:	002c      	movs	r4, r5
 800b3b4:	782a      	ldrb	r2, [r5, #0]
 800b3b6:	2320      	movs	r3, #32
 800b3b8:	439a      	bics	r2, r3
 800b3ba:	2a50      	cmp	r2, #80	; 0x50
 800b3bc:	d100      	bne.n	800b3c0 <__gethex+0x348>
 800b3be:	e0b4      	b.n	800b52a <__gethex+0x4b2>
 800b3c0:	464b      	mov	r3, r9
 800b3c2:	601c      	str	r4, [r3, #0]
 800b3c4:	e727      	b.n	800b216 <__gethex+0x19e>
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b3ca:	1a9b      	subs	r3, r3, r2
 800b3cc:	9315      	str	r3, [sp, #84]	; 0x54
 800b3ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d09f      	beq.n	800b314 <__gethex+0x29c>
 800b3d4:	4653      	mov	r3, sl
 800b3d6:	691e      	ldr	r6, [r3, #16]
 800b3d8:	9d08      	ldr	r5, [sp, #32]
 800b3da:	00b3      	lsls	r3, r6, #2
 800b3dc:	4699      	mov	r9, r3
 800b3de:	18e8      	adds	r0, r5, r3
 800b3e0:	2100      	movs	r1, #0
 800b3e2:	002b      	movs	r3, r5
 800b3e4:	46b4      	mov	ip, r6
 800b3e6:	e003      	b.n	800b3f0 <__gethex+0x378>
 800b3e8:	c302      	stmia	r3!, {r1}
 800b3ea:	4298      	cmp	r0, r3
 800b3ec:	d800      	bhi.n	800b3f0 <__gethex+0x378>
 800b3ee:	e0c5      	b.n	800b57c <__gethex+0x504>
 800b3f0:	681a      	ldr	r2, [r3, #0]
 800b3f2:	1c56      	adds	r6, r2, #1
 800b3f4:	d0f8      	beq.n	800b3e8 <__gethex+0x370>
 800b3f6:	3201      	adds	r2, #1
 800b3f8:	601a      	str	r2, [r3, #0]
 800b3fa:	2f02      	cmp	r7, #2
 800b3fc:	d100      	bne.n	800b400 <__gethex+0x388>
 800b3fe:	e0d1      	b.n	800b5a4 <__gethex+0x52c>
 800b400:	231f      	movs	r3, #31
 800b402:	001e      	movs	r6, r3
 800b404:	2721      	movs	r7, #33	; 0x21
 800b406:	4026      	ands	r6, r4
 800b408:	4223      	tst	r3, r4
 800b40a:	d085      	beq.n	800b318 <__gethex+0x2a0>
 800b40c:	464b      	mov	r3, r9
 800b40e:	18eb      	adds	r3, r5, r3
 800b410:	3b04      	subs	r3, #4
 800b412:	6818      	ldr	r0, [r3, #0]
 800b414:	f000 fc14 	bl	800bc40 <__hi0bits>
 800b418:	2320      	movs	r3, #32
 800b41a:	1b9e      	subs	r6, r3, r6
 800b41c:	42b0      	cmp	r0, r6
 800b41e:	db00      	blt.n	800b422 <__gethex+0x3aa>
 800b420:	e77a      	b.n	800b318 <__gethex+0x2a0>
 800b422:	4653      	mov	r3, sl
 800b424:	691a      	ldr	r2, [r3, #16]
 800b426:	2a00      	cmp	r2, #0
 800b428:	dc00      	bgt.n	800b42c <__gethex+0x3b4>
 800b42a:	e0ea      	b.n	800b602 <__gethex+0x58a>
 800b42c:	4653      	mov	r3, sl
 800b42e:	4650      	mov	r0, sl
 800b430:	695b      	ldr	r3, [r3, #20]
 800b432:	0092      	lsls	r2, r2, #2
 800b434:	18aa      	adds	r2, r5, r2
 800b436:	3018      	adds	r0, #24
 800b438:	085b      	lsrs	r3, r3, #1
 800b43a:	4282      	cmp	r2, r0
 800b43c:	d800      	bhi.n	800b440 <__gethex+0x3c8>
 800b43e:	e0e7      	b.n	800b610 <__gethex+0x598>
 800b440:	002c      	movs	r4, r5
 800b442:	0019      	movs	r1, r3
 800b444:	6803      	ldr	r3, [r0, #0]
 800b446:	07db      	lsls	r3, r3, #31
 800b448:	430b      	orrs	r3, r1
 800b44a:	c408      	stmia	r4!, {r3}
 800b44c:	c802      	ldmia	r0!, {r1}
 800b44e:	0849      	lsrs	r1, r1, #1
 800b450:	4282      	cmp	r2, r0
 800b452:	d8f7      	bhi.n	800b444 <__gethex+0x3cc>
 800b454:	000b      	movs	r3, r1
 800b456:	4651      	mov	r1, sl
 800b458:	1a52      	subs	r2, r2, r1
 800b45a:	3a19      	subs	r2, #25
 800b45c:	0892      	lsrs	r2, r2, #2
 800b45e:	3201      	adds	r2, #1
 800b460:	0092      	lsls	r2, r2, #2
 800b462:	18aa      	adds	r2, r5, r2
 800b464:	6013      	str	r3, [r2, #0]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d000      	beq.n	800b46c <__gethex+0x3f4>
 800b46a:	e0d5      	b.n	800b618 <__gethex+0x5a0>
 800b46c:	4651      	mov	r1, sl
 800b46e:	1b53      	subs	r3, r2, r5
 800b470:	109b      	asrs	r3, r3, #2
 800b472:	610b      	str	r3, [r1, #16]
 800b474:	42aa      	cmp	r2, r5
 800b476:	d100      	bne.n	800b47a <__gethex+0x402>
 800b478:	e0c6      	b.n	800b608 <__gethex+0x590>
 800b47a:	465b      	mov	r3, fp
 800b47c:	9a03      	ldr	r2, [sp, #12]
 800b47e:	689b      	ldr	r3, [r3, #8]
 800b480:	3201      	adds	r2, #1
 800b482:	9203      	str	r2, [sp, #12]
 800b484:	4293      	cmp	r3, r2
 800b486:	db31      	blt.n	800b4ec <__gethex+0x474>
 800b488:	2721      	movs	r7, #33	; 0x21
 800b48a:	e745      	b.n	800b318 <__gethex+0x2a0>
 800b48c:	07aa      	lsls	r2, r5, #30
 800b48e:	d400      	bmi.n	800b492 <__gethex+0x41a>
 800b490:	e740      	b.n	800b314 <__gethex+0x29c>
 800b492:	9a08      	ldr	r2, [sp, #32]
 800b494:	6812      	ldr	r2, [r2, #0]
 800b496:	4315      	orrs	r5, r2
 800b498:	9201      	str	r2, [sp, #4]
 800b49a:	422b      	tst	r3, r5
 800b49c:	d19a      	bne.n	800b3d4 <__gethex+0x35c>
 800b49e:	e739      	b.n	800b314 <__gethex+0x29c>
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	e741      	b.n	800b328 <__gethex+0x2b0>
 800b4a4:	1ba6      	subs	r6, r4, r6
 800b4a6:	4651      	mov	r1, sl
 800b4a8:	0032      	movs	r2, r6
 800b4aa:	9807      	ldr	r0, [sp, #28]
 800b4ac:	f000 fd7a 	bl	800bfa4 <__lshift>
 800b4b0:	9b03      	ldr	r3, [sp, #12]
 800b4b2:	4682      	mov	sl, r0
 800b4b4:	1b9b      	subs	r3, r3, r6
 800b4b6:	9303      	str	r3, [sp, #12]
 800b4b8:	2314      	movs	r3, #20
 800b4ba:	4453      	add	r3, sl
 800b4bc:	9308      	str	r3, [sp, #32]
 800b4be:	e6ce      	b.n	800b25e <__gethex+0x1e6>
 800b4c0:	4642      	mov	r2, r8
 800b4c2:	9b04      	ldr	r3, [sp, #16]
 800b4c4:	18f1      	adds	r1, r6, r3
 800b4c6:	5cf3      	ldrb	r3, [r6, r3]
 800b4c8:	000e      	movs	r6, r1
 800b4ca:	5cd2      	ldrb	r2, [r2, r3]
 800b4cc:	2a00      	cmp	r2, #0
 800b4ce:	d100      	bne.n	800b4d2 <__gethex+0x45a>
 800b4d0:	e61f      	b.n	800b112 <__gethex+0x9a>
 800b4d2:	4642      	mov	r2, r8
 800b4d4:	7873      	ldrb	r3, [r6, #1]
 800b4d6:	3601      	adds	r6, #1
 800b4d8:	5cd2      	ldrb	r2, [r2, r3]
 800b4da:	2a00      	cmp	r2, #0
 800b4dc:	d1f9      	bne.n	800b4d2 <__gethex+0x45a>
 800b4de:	1b89      	subs	r1, r1, r6
 800b4e0:	008a      	lsls	r2, r1, #2
 800b4e2:	9203      	str	r2, [sp, #12]
 800b4e4:	e615      	b.n	800b112 <__gethex+0x9a>
 800b4e6:	2700      	movs	r7, #0
 800b4e8:	3502      	adds	r5, #2
 800b4ea:	e5f0      	b.n	800b0ce <__gethex+0x56>
 800b4ec:	4651      	mov	r1, sl
 800b4ee:	9807      	ldr	r0, [sp, #28]
 800b4f0:	f000 fad8 	bl	800baa4 <_Bfree>
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b4f8:	27a3      	movs	r7, #163	; 0xa3
 800b4fa:	6013      	str	r3, [r2, #0]
 800b4fc:	e691      	b.n	800b222 <__gethex+0x1aa>
 800b4fe:	9b08      	ldr	r3, [sp, #32]
 800b500:	9302      	str	r3, [sp, #8]
 800b502:	2300      	movs	r3, #0
 800b504:	4699      	mov	r9, r3
 800b506:	e695      	b.n	800b234 <__gethex+0x1bc>
 800b508:	2501      	movs	r5, #1
 800b50a:	e73c      	b.n	800b386 <__gethex+0x30e>
 800b50c:	0039      	movs	r1, r7
 800b50e:	4650      	mov	r0, sl
 800b510:	f001 f800 	bl	800c514 <__any_on>
 800b514:	0005      	movs	r5, r0
 800b516:	e736      	b.n	800b386 <__gethex+0x30e>
 800b518:	4650      	mov	r0, sl
 800b51a:	1eb1      	subs	r1, r6, #2
 800b51c:	f000 fffa 	bl	800c514 <__any_on>
 800b520:	3502      	adds	r5, #2
 800b522:	2800      	cmp	r0, #0
 800b524:	d000      	beq.n	800b528 <__gethex+0x4b0>
 800b526:	e719      	b.n	800b35c <__gethex+0x2e4>
 800b528:	e717      	b.n	800b35a <__gethex+0x2e2>
 800b52a:	2300      	movs	r3, #0
 800b52c:	9303      	str	r3, [sp, #12]
 800b52e:	3301      	adds	r3, #1
 800b530:	469a      	mov	sl, r3
 800b532:	e64d      	b.n	800b1d0 <__gethex+0x158>
 800b534:	42b4      	cmp	r4, r6
 800b536:	d000      	beq.n	800b53a <__gethex+0x4c2>
 800b538:	e6ab      	b.n	800b292 <__gethex+0x21a>
 800b53a:	2c01      	cmp	r4, #1
 800b53c:	d008      	beq.n	800b550 <__gethex+0x4d8>
 800b53e:	4650      	mov	r0, sl
 800b540:	1e61      	subs	r1, r4, #1
 800b542:	f000 ffe7 	bl	800c514 <__any_on>
 800b546:	2800      	cmp	r0, #0
 800b548:	d100      	bne.n	800b54c <__gethex+0x4d4>
 800b54a:	e6a2      	b.n	800b292 <__gethex+0x21a>
 800b54c:	465b      	mov	r3, fp
 800b54e:	685b      	ldr	r3, [r3, #4]
 800b550:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b552:	2762      	movs	r7, #98	; 0x62
 800b554:	6013      	str	r3, [r2, #0]
 800b556:	2301      	movs	r3, #1
 800b558:	4652      	mov	r2, sl
 800b55a:	6113      	str	r3, [r2, #16]
 800b55c:	9a08      	ldr	r2, [sp, #32]
 800b55e:	6013      	str	r3, [r2, #0]
 800b560:	4652      	mov	r2, sl
 800b562:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b564:	601a      	str	r2, [r3, #0]
 800b566:	e65c      	b.n	800b222 <__gethex+0x1aa>
 800b568:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b56a:	2a00      	cmp	r2, #0
 800b56c:	d100      	bne.n	800b570 <__gethex+0x4f8>
 800b56e:	e690      	b.n	800b292 <__gethex+0x21a>
 800b570:	e7ee      	b.n	800b550 <__gethex+0x4d8>
 800b572:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b574:	2a00      	cmp	r2, #0
 800b576:	d000      	beq.n	800b57a <__gethex+0x502>
 800b578:	e68b      	b.n	800b292 <__gethex+0x21a>
 800b57a:	e7e9      	b.n	800b550 <__gethex+0x4d8>
 800b57c:	4652      	mov	r2, sl
 800b57e:	4666      	mov	r6, ip
 800b580:	6892      	ldr	r2, [r2, #8]
 800b582:	4663      	mov	r3, ip
 800b584:	4296      	cmp	r6, r2
 800b586:	da20      	bge.n	800b5ca <__gethex+0x552>
 800b588:	4651      	mov	r1, sl
 800b58a:	1c5a      	adds	r2, r3, #1
 800b58c:	610a      	str	r2, [r1, #16]
 800b58e:	2101      	movs	r1, #1
 800b590:	3304      	adds	r3, #4
 800b592:	009b      	lsls	r3, r3, #2
 800b594:	4453      	add	r3, sl
 800b596:	6059      	str	r1, [r3, #4]
 800b598:	2f02      	cmp	r7, #2
 800b59a:	d003      	beq.n	800b5a4 <__gethex+0x52c>
 800b59c:	4296      	cmp	r6, r2
 800b59e:	da00      	bge.n	800b5a2 <__gethex+0x52a>
 800b5a0:	e741      	b.n	800b426 <__gethex+0x3ae>
 800b5a2:	e72d      	b.n	800b400 <__gethex+0x388>
 800b5a4:	465b      	mov	r3, fp
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	2722      	movs	r7, #34	; 0x22
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	42a3      	cmp	r3, r4
 800b5ae:	d000      	beq.n	800b5b2 <__gethex+0x53a>
 800b5b0:	e6b2      	b.n	800b318 <__gethex+0x2a0>
 800b5b2:	231f      	movs	r3, #31
 800b5b4:	1162      	asrs	r2, r4, #5
 800b5b6:	401c      	ands	r4, r3
 800b5b8:	3b1e      	subs	r3, #30
 800b5ba:	40a3      	lsls	r3, r4
 800b5bc:	0092      	lsls	r2, r2, #2
 800b5be:	5957      	ldr	r7, [r2, r5]
 800b5c0:	401f      	ands	r7, r3
 800b5c2:	427b      	negs	r3, r7
 800b5c4:	415f      	adcs	r7, r3
 800b5c6:	3721      	adds	r7, #33	; 0x21
 800b5c8:	e6a6      	b.n	800b318 <__gethex+0x2a0>
 800b5ca:	4653      	mov	r3, sl
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	9807      	ldr	r0, [sp, #28]
 800b5d0:	1c59      	adds	r1, r3, #1
 800b5d2:	f000 fa25 	bl	800ba20 <_Balloc>
 800b5d6:	4680      	mov	r8, r0
 800b5d8:	2800      	cmp	r0, #0
 800b5da:	d01f      	beq.n	800b61c <__gethex+0x5a4>
 800b5dc:	4653      	mov	r3, sl
 800b5de:	4651      	mov	r1, sl
 800b5e0:	691b      	ldr	r3, [r3, #16]
 800b5e2:	310c      	adds	r1, #12
 800b5e4:	1c9a      	adds	r2, r3, #2
 800b5e6:	0092      	lsls	r2, r2, #2
 800b5e8:	300c      	adds	r0, #12
 800b5ea:	f7fb fcf3 	bl	8006fd4 <memcpy>
 800b5ee:	4651      	mov	r1, sl
 800b5f0:	9807      	ldr	r0, [sp, #28]
 800b5f2:	f000 fa57 	bl	800baa4 <_Bfree>
 800b5f6:	4645      	mov	r5, r8
 800b5f8:	4643      	mov	r3, r8
 800b5fa:	46c2      	mov	sl, r8
 800b5fc:	691b      	ldr	r3, [r3, #16]
 800b5fe:	3514      	adds	r5, #20
 800b600:	e7c2      	b.n	800b588 <__gethex+0x510>
 800b602:	2300      	movs	r3, #0
 800b604:	4652      	mov	r2, sl
 800b606:	6113      	str	r3, [r2, #16]
 800b608:	2300      	movs	r3, #0
 800b60a:	4652      	mov	r2, sl
 800b60c:	6153      	str	r3, [r2, #20]
 800b60e:	e734      	b.n	800b47a <__gethex+0x402>
 800b610:	002a      	movs	r2, r5
 800b612:	602b      	str	r3, [r5, #0]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d00d      	beq.n	800b634 <__gethex+0x5bc>
 800b618:	3204      	adds	r2, #4
 800b61a:	e727      	b.n	800b46c <__gethex+0x3f4>
 800b61c:	2200      	movs	r2, #0
 800b61e:	2184      	movs	r1, #132	; 0x84
 800b620:	4b06      	ldr	r3, [pc, #24]	; (800b63c <__gethex+0x5c4>)
 800b622:	4807      	ldr	r0, [pc, #28]	; (800b640 <__gethex+0x5c8>)
 800b624:	f001 f9bc 	bl	800c9a0 <__assert_func>
 800b628:	2200      	movs	r2, #0
 800b62a:	21de      	movs	r1, #222	; 0xde
 800b62c:	4b03      	ldr	r3, [pc, #12]	; (800b63c <__gethex+0x5c4>)
 800b62e:	4804      	ldr	r0, [pc, #16]	; (800b640 <__gethex+0x5c8>)
 800b630:	f001 f9b6 	bl	800c9a0 <__assert_func>
 800b634:	4652      	mov	r2, sl
 800b636:	6113      	str	r3, [r2, #16]
 800b638:	e7e6      	b.n	800b608 <__gethex+0x590>
 800b63a:	46c0      	nop			; (mov r8, r8)
 800b63c:	08013470 	.word	0x08013470
 800b640:	08013484 	.word	0x08013484

0800b644 <__match>:
 800b644:	b530      	push	{r4, r5, lr}
 800b646:	6802      	ldr	r2, [r0, #0]
 800b648:	e008      	b.n	800b65c <__match+0x18>
 800b64a:	7813      	ldrb	r3, [r2, #0]
 800b64c:	001d      	movs	r5, r3
 800b64e:	3d41      	subs	r5, #65	; 0x41
 800b650:	2d19      	cmp	r5, #25
 800b652:	d800      	bhi.n	800b656 <__match+0x12>
 800b654:	3320      	adds	r3, #32
 800b656:	3101      	adds	r1, #1
 800b658:	42a3      	cmp	r3, r4
 800b65a:	d106      	bne.n	800b66a <__match+0x26>
 800b65c:	780c      	ldrb	r4, [r1, #0]
 800b65e:	3201      	adds	r2, #1
 800b660:	2c00      	cmp	r4, #0
 800b662:	d1f2      	bne.n	800b64a <__match+0x6>
 800b664:	6002      	str	r2, [r0, #0]
 800b666:	2001      	movs	r0, #1
 800b668:	bd30      	pop	{r4, r5, pc}
 800b66a:	2000      	movs	r0, #0
 800b66c:	e7fc      	b.n	800b668 <__match+0x24>
 800b66e:	46c0      	nop			; (mov r8, r8)

0800b670 <__hexnan>:
 800b670:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b672:	4645      	mov	r5, r8
 800b674:	46de      	mov	lr, fp
 800b676:	4657      	mov	r7, sl
 800b678:	464e      	mov	r6, r9
 800b67a:	4690      	mov	r8, r2
 800b67c:	680a      	ldr	r2, [r1, #0]
 800b67e:	211f      	movs	r1, #31
 800b680:	b5e0      	push	{r5, r6, r7, lr}
 800b682:	b085      	sub	sp, #20
 800b684:	9000      	str	r0, [sp, #0]
 800b686:	0008      	movs	r0, r1
 800b688:	1153      	asrs	r3, r2, #5
 800b68a:	009b      	lsls	r3, r3, #2
 800b68c:	4010      	ands	r0, r2
 800b68e:	4443      	add	r3, r8
 800b690:	9001      	str	r0, [sp, #4]
 800b692:	4211      	tst	r1, r2
 800b694:	d000      	beq.n	800b698 <__hexnan+0x28>
 800b696:	e092      	b.n	800b7be <__hexnan+0x14e>
 800b698:	001a      	movs	r2, r3
 800b69a:	1f1f      	subs	r7, r3, #4
 800b69c:	1f13      	subs	r3, r2, #4
 800b69e:	469a      	mov	sl, r3
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	4652      	mov	r2, sl
 800b6a4:	6013      	str	r3, [r2, #0]
 800b6a6:	9b00      	ldr	r3, [sp, #0]
 800b6a8:	6818      	ldr	r0, [r3, #0]
 800b6aa:	7841      	ldrb	r1, [r0, #1]
 800b6ac:	2900      	cmp	r1, #0
 800b6ae:	d100      	bne.n	800b6b2 <__hexnan+0x42>
 800b6b0:	e09a      	b.n	800b7e8 <__hexnan+0x178>
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	46bc      	mov	ip, r7
 800b6b6:	469b      	mov	fp, r3
 800b6b8:	4b60      	ldr	r3, [pc, #384]	; (800b83c <__hexnan+0x1cc>)
 800b6ba:	003d      	movs	r5, r7
 800b6bc:	2400      	movs	r4, #0
 800b6be:	465f      	mov	r7, fp
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	4699      	mov	r9, r3
 800b6c4:	46e3      	mov	fp, ip
 800b6c6:	e016      	b.n	800b6f6 <__hexnan+0x86>
 800b6c8:	2920      	cmp	r1, #32
 800b6ca:	d900      	bls.n	800b6ce <__hexnan+0x5e>
 800b6cc:	e089      	b.n	800b7e2 <__hexnan+0x172>
 800b6ce:	4297      	cmp	r7, r2
 800b6d0:	da0d      	bge.n	800b6ee <__hexnan+0x7e>
 800b6d2:	4565      	cmp	r5, ip
 800b6d4:	d201      	bcs.n	800b6da <__hexnan+0x6a>
 800b6d6:	2c07      	cmp	r4, #7
 800b6d8:	dd56      	ble.n	800b788 <__hexnan+0x118>
 800b6da:	2408      	movs	r4, #8
 800b6dc:	45a8      	cmp	r8, r5
 800b6de:	d206      	bcs.n	800b6ee <__hexnan+0x7e>
 800b6e0:	1f2b      	subs	r3, r5, #4
 800b6e2:	2100      	movs	r1, #0
 800b6e4:	469c      	mov	ip, r3
 800b6e6:	0017      	movs	r7, r2
 800b6e8:	001d      	movs	r5, r3
 800b6ea:	2400      	movs	r4, #0
 800b6ec:	6019      	str	r1, [r3, #0]
 800b6ee:	7881      	ldrb	r1, [r0, #2]
 800b6f0:	3001      	adds	r0, #1
 800b6f2:	2900      	cmp	r1, #0
 800b6f4:	d011      	beq.n	800b71a <__hexnan+0xaa>
 800b6f6:	464b      	mov	r3, r9
 800b6f8:	5c5b      	ldrb	r3, [r3, r1]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d0e4      	beq.n	800b6c8 <__hexnan+0x58>
 800b6fe:	3401      	adds	r4, #1
 800b700:	3201      	adds	r2, #1
 800b702:	2c08      	cmp	r4, #8
 800b704:	dc39      	bgt.n	800b77a <__hexnan+0x10a>
 800b706:	6829      	ldr	r1, [r5, #0]
 800b708:	0109      	lsls	r1, r1, #4
 800b70a:	260f      	movs	r6, #15
 800b70c:	4033      	ands	r3, r6
 800b70e:	430b      	orrs	r3, r1
 800b710:	602b      	str	r3, [r5, #0]
 800b712:	7881      	ldrb	r1, [r0, #2]
 800b714:	3001      	adds	r0, #1
 800b716:	2900      	cmp	r1, #0
 800b718:	d1ed      	bne.n	800b6f6 <__hexnan+0x86>
 800b71a:	465f      	mov	r7, fp
 800b71c:	2a00      	cmp	r2, #0
 800b71e:	d063      	beq.n	800b7e8 <__hexnan+0x178>
 800b720:	45ac      	cmp	ip, r5
 800b722:	d901      	bls.n	800b728 <__hexnan+0xb8>
 800b724:	2c07      	cmp	r4, #7
 800b726:	dd6e      	ble.n	800b806 <__hexnan+0x196>
 800b728:	45a8      	cmp	r8, r5
 800b72a:	d24b      	bcs.n	800b7c4 <__hexnan+0x154>
 800b72c:	4642      	mov	r2, r8
 800b72e:	002b      	movs	r3, r5
 800b730:	cb02      	ldmia	r3!, {r1}
 800b732:	c202      	stmia	r2!, {r1}
 800b734:	429f      	cmp	r7, r3
 800b736:	d2fb      	bcs.n	800b730 <__hexnan+0xc0>
 800b738:	1c79      	adds	r1, r7, #1
 800b73a:	1c6a      	adds	r2, r5, #1
 800b73c:	2304      	movs	r3, #4
 800b73e:	4291      	cmp	r1, r2
 800b740:	d25c      	bcs.n	800b7fc <__hexnan+0x18c>
 800b742:	4443      	add	r3, r8
 800b744:	001d      	movs	r5, r3
 800b746:	2300      	movs	r3, #0
 800b748:	c508      	stmia	r5!, {r3}
 800b74a:	42af      	cmp	r7, r5
 800b74c:	d2fc      	bcs.n	800b748 <__hexnan+0xd8>
 800b74e:	4653      	mov	r3, sl
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d109      	bne.n	800b76a <__hexnan+0xfa>
 800b756:	4643      	mov	r3, r8
 800b758:	45b8      	cmp	r8, r7
 800b75a:	d102      	bne.n	800b762 <__hexnan+0xf2>
 800b75c:	e046      	b.n	800b7ec <__hexnan+0x17c>
 800b75e:	42bb      	cmp	r3, r7
 800b760:	d044      	beq.n	800b7ec <__hexnan+0x17c>
 800b762:	3f04      	subs	r7, #4
 800b764:	683a      	ldr	r2, [r7, #0]
 800b766:	2a00      	cmp	r2, #0
 800b768:	d0f9      	beq.n	800b75e <__hexnan+0xee>
 800b76a:	2005      	movs	r0, #5
 800b76c:	b005      	add	sp, #20
 800b76e:	bcf0      	pop	{r4, r5, r6, r7}
 800b770:	46bb      	mov	fp, r7
 800b772:	46b2      	mov	sl, r6
 800b774:	46a9      	mov	r9, r5
 800b776:	46a0      	mov	r8, r4
 800b778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b77a:	45a8      	cmp	r8, r5
 800b77c:	d2b7      	bcs.n	800b6ee <__hexnan+0x7e>
 800b77e:	2100      	movs	r1, #0
 800b780:	3d04      	subs	r5, #4
 800b782:	2401      	movs	r4, #1
 800b784:	6029      	str	r1, [r5, #0]
 800b786:	e7c0      	b.n	800b70a <__hexnan+0x9a>
 800b788:	2308      	movs	r3, #8
 800b78a:	1b1c      	subs	r4, r3, r4
 800b78c:	00a4      	lsls	r4, r4, #2
 800b78e:	3318      	adds	r3, #24
 800b790:	1b19      	subs	r1, r3, r4
 800b792:	9002      	str	r0, [sp, #8]
 800b794:	002e      	movs	r6, r5
 800b796:	0008      	movs	r0, r1
 800b798:	9403      	str	r4, [sp, #12]
 800b79a:	682b      	ldr	r3, [r5, #0]
 800b79c:	4664      	mov	r4, ip
 800b79e:	4694      	mov	ip, r2
 800b7a0:	9a03      	ldr	r2, [sp, #12]
 800b7a2:	6871      	ldr	r1, [r6, #4]
 800b7a4:	4081      	lsls	r1, r0
 800b7a6:	430b      	orrs	r3, r1
 800b7a8:	6033      	str	r3, [r6, #0]
 800b7aa:	6873      	ldr	r3, [r6, #4]
 800b7ac:	3604      	adds	r6, #4
 800b7ae:	40d3      	lsrs	r3, r2
 800b7b0:	6033      	str	r3, [r6, #0]
 800b7b2:	42a6      	cmp	r6, r4
 800b7b4:	d3f5      	bcc.n	800b7a2 <__hexnan+0x132>
 800b7b6:	4662      	mov	r2, ip
 800b7b8:	9802      	ldr	r0, [sp, #8]
 800b7ba:	46a4      	mov	ip, r4
 800b7bc:	e78d      	b.n	800b6da <__hexnan+0x6a>
 800b7be:	001f      	movs	r7, r3
 800b7c0:	1d1a      	adds	r2, r3, #4
 800b7c2:	e76b      	b.n	800b69c <__hexnan+0x2c>
 800b7c4:	9b01      	ldr	r3, [sp, #4]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d0c1      	beq.n	800b74e <__hexnan+0xde>
 800b7ca:	2220      	movs	r2, #32
 800b7cc:	9b01      	ldr	r3, [sp, #4]
 800b7ce:	1ad2      	subs	r2, r2, r3
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	425b      	negs	r3, r3
 800b7d4:	40d3      	lsrs	r3, r2
 800b7d6:	4652      	mov	r2, sl
 800b7d8:	6812      	ldr	r2, [r2, #0]
 800b7da:	4013      	ands	r3, r2
 800b7dc:	4652      	mov	r2, sl
 800b7de:	6013      	str	r3, [r2, #0]
 800b7e0:	e7b7      	b.n	800b752 <__hexnan+0xe2>
 800b7e2:	465f      	mov	r7, fp
 800b7e4:	2929      	cmp	r1, #41	; 0x29
 800b7e6:	d005      	beq.n	800b7f4 <__hexnan+0x184>
 800b7e8:	2004      	movs	r0, #4
 800b7ea:	e7bf      	b.n	800b76c <__hexnan+0xfc>
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	2005      	movs	r0, #5
 800b7f0:	603b      	str	r3, [r7, #0]
 800b7f2:	e7bb      	b.n	800b76c <__hexnan+0xfc>
 800b7f4:	9b00      	ldr	r3, [sp, #0]
 800b7f6:	3002      	adds	r0, #2
 800b7f8:	6018      	str	r0, [r3, #0]
 800b7fa:	e78f      	b.n	800b71c <__hexnan+0xac>
 800b7fc:	1b7d      	subs	r5, r7, r5
 800b7fe:	08ad      	lsrs	r5, r5, #2
 800b800:	3501      	adds	r5, #1
 800b802:	00ab      	lsls	r3, r5, #2
 800b804:	e79d      	b.n	800b742 <__hexnan+0xd2>
 800b806:	2308      	movs	r3, #8
 800b808:	2620      	movs	r6, #32
 800b80a:	1b1c      	subs	r4, r3, r4
 800b80c:	00a4      	lsls	r4, r4, #2
 800b80e:	682b      	ldr	r3, [r5, #0]
 800b810:	1b36      	subs	r6, r6, r4
 800b812:	001a      	movs	r2, r3
 800b814:	0033      	movs	r3, r6
 800b816:	0028      	movs	r0, r5
 800b818:	0026      	movs	r6, r4
 800b81a:	4664      	mov	r4, ip
 800b81c:	46ac      	mov	ip, r5
 800b81e:	001d      	movs	r5, r3
 800b820:	6841      	ldr	r1, [r0, #4]
 800b822:	000b      	movs	r3, r1
 800b824:	40ab      	lsls	r3, r5
 800b826:	4313      	orrs	r3, r2
 800b828:	000a      	movs	r2, r1
 800b82a:	40f2      	lsrs	r2, r6
 800b82c:	6003      	str	r3, [r0, #0]
 800b82e:	6042      	str	r2, [r0, #4]
 800b830:	3004      	adds	r0, #4
 800b832:	4284      	cmp	r4, r0
 800b834:	d8f4      	bhi.n	800b820 <__hexnan+0x1b0>
 800b836:	4665      	mov	r5, ip
 800b838:	e776      	b.n	800b728 <__hexnan+0xb8>
 800b83a:	46c0      	nop			; (mov r8, r8)
 800b83c:	08012c8c 	.word	0x08012c8c

0800b840 <__localeconv_l>:
 800b840:	30f0      	adds	r0, #240	; 0xf0
 800b842:	4770      	bx	lr

0800b844 <_localeconv_r>:
 800b844:	4800      	ldr	r0, [pc, #0]	; (800b848 <_localeconv_r+0x4>)
 800b846:	4770      	bx	lr
 800b848:	2000015c 	.word	0x2000015c

0800b84c <localeconv>:
 800b84c:	4800      	ldr	r0, [pc, #0]	; (800b850 <localeconv+0x4>)
 800b84e:	4770      	bx	lr
 800b850:	2000015c 	.word	0x2000015c

0800b854 <__smakebuf_r>:
 800b854:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b856:	898b      	ldrh	r3, [r1, #12]
 800b858:	0006      	movs	r6, r0
 800b85a:	000c      	movs	r4, r1
 800b85c:	b097      	sub	sp, #92	; 0x5c
 800b85e:	079a      	lsls	r2, r3, #30
 800b860:	d507      	bpl.n	800b872 <__smakebuf_r+0x1e>
 800b862:	0023      	movs	r3, r4
 800b864:	3347      	adds	r3, #71	; 0x47
 800b866:	6023      	str	r3, [r4, #0]
 800b868:	6123      	str	r3, [r4, #16]
 800b86a:	2301      	movs	r3, #1
 800b86c:	6163      	str	r3, [r4, #20]
 800b86e:	b017      	add	sp, #92	; 0x5c
 800b870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b872:	220e      	movs	r2, #14
 800b874:	5e89      	ldrsh	r1, [r1, r2]
 800b876:	2900      	cmp	r1, #0
 800b878:	db2f      	blt.n	800b8da <__smakebuf_r+0x86>
 800b87a:	466a      	mov	r2, sp
 800b87c:	f001 f8e6 	bl	800ca4c <_fstat_r>
 800b880:	2800      	cmp	r0, #0
 800b882:	db29      	blt.n	800b8d8 <__smakebuf_r+0x84>
 800b884:	23f0      	movs	r3, #240	; 0xf0
 800b886:	9d01      	ldr	r5, [sp, #4]
 800b888:	021b      	lsls	r3, r3, #8
 800b88a:	401d      	ands	r5, r3
 800b88c:	4b1d      	ldr	r3, [pc, #116]	; (800b904 <__smakebuf_r+0xb0>)
 800b88e:	469c      	mov	ip, r3
 800b890:	4465      	add	r5, ip
 800b892:	426b      	negs	r3, r5
 800b894:	415d      	adcs	r5, r3
 800b896:	2780      	movs	r7, #128	; 0x80
 800b898:	00ff      	lsls	r7, r7, #3
 800b89a:	0039      	movs	r1, r7
 800b89c:	0030      	movs	r0, r6
 800b89e:	f7fb fc9f 	bl	80071e0 <_malloc_r>
 800b8a2:	2800      	cmp	r0, #0
 800b8a4:	d023      	beq.n	800b8ee <__smakebuf_r+0x9a>
 800b8a6:	2180      	movs	r1, #128	; 0x80
 800b8a8:	4a17      	ldr	r2, [pc, #92]	; (800b908 <__smakebuf_r+0xb4>)
 800b8aa:	62b2      	str	r2, [r6, #40]	; 0x28
 800b8ac:	89a2      	ldrh	r2, [r4, #12]
 800b8ae:	6020      	str	r0, [r4, #0]
 800b8b0:	430a      	orrs	r2, r1
 800b8b2:	81a2      	strh	r2, [r4, #12]
 800b8b4:	6120      	str	r0, [r4, #16]
 800b8b6:	6167      	str	r7, [r4, #20]
 800b8b8:	2d00      	cmp	r5, #0
 800b8ba:	d0d8      	beq.n	800b86e <__smakebuf_r+0x1a>
 800b8bc:	0030      	movs	r0, r6
 800b8be:	230e      	movs	r3, #14
 800b8c0:	5ee1      	ldrsh	r1, [r4, r3]
 800b8c2:	f001 fa51 	bl	800cd68 <_isatty_r>
 800b8c6:	2800      	cmp	r0, #0
 800b8c8:	d0d1      	beq.n	800b86e <__smakebuf_r+0x1a>
 800b8ca:	2203      	movs	r2, #3
 800b8cc:	89a3      	ldrh	r3, [r4, #12]
 800b8ce:	4393      	bics	r3, r2
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	4313      	orrs	r3, r2
 800b8d4:	81a3      	strh	r3, [r4, #12]
 800b8d6:	e7ca      	b.n	800b86e <__smakebuf_r+0x1a>
 800b8d8:	89a3      	ldrh	r3, [r4, #12]
 800b8da:	2500      	movs	r5, #0
 800b8dc:	2740      	movs	r7, #64	; 0x40
 800b8de:	061b      	lsls	r3, r3, #24
 800b8e0:	d5d9      	bpl.n	800b896 <__smakebuf_r+0x42>
 800b8e2:	0039      	movs	r1, r7
 800b8e4:	0030      	movs	r0, r6
 800b8e6:	f7fb fc7b 	bl	80071e0 <_malloc_r>
 800b8ea:	2800      	cmp	r0, #0
 800b8ec:	d1db      	bne.n	800b8a6 <__smakebuf_r+0x52>
 800b8ee:	220c      	movs	r2, #12
 800b8f0:	5ea3      	ldrsh	r3, [r4, r2]
 800b8f2:	059a      	lsls	r2, r3, #22
 800b8f4:	d4bb      	bmi.n	800b86e <__smakebuf_r+0x1a>
 800b8f6:	2203      	movs	r2, #3
 800b8f8:	4393      	bics	r3, r2
 800b8fa:	2202      	movs	r2, #2
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	81a3      	strh	r3, [r4, #12]
 800b900:	e7af      	b.n	800b862 <__smakebuf_r+0xe>
 800b902:	46c0      	nop			; (mov r8, r8)
 800b904:	ffffe000 	.word	0xffffe000
 800b908:	0800ace9 	.word	0x0800ace9

0800b90c <__swhatbuf_r>:
 800b90c:	b570      	push	{r4, r5, r6, lr}
 800b90e:	000c      	movs	r4, r1
 800b910:	001d      	movs	r5, r3
 800b912:	230e      	movs	r3, #14
 800b914:	5ec9      	ldrsh	r1, [r1, r3]
 800b916:	0016      	movs	r6, r2
 800b918:	b096      	sub	sp, #88	; 0x58
 800b91a:	2900      	cmp	r1, #0
 800b91c:	db14      	blt.n	800b948 <__swhatbuf_r+0x3c>
 800b91e:	466a      	mov	r2, sp
 800b920:	f001 f894 	bl	800ca4c <_fstat_r>
 800b924:	2800      	cmp	r0, #0
 800b926:	db0f      	blt.n	800b948 <__swhatbuf_r+0x3c>
 800b928:	22f0      	movs	r2, #240	; 0xf0
 800b92a:	9b01      	ldr	r3, [sp, #4]
 800b92c:	0212      	lsls	r2, r2, #8
 800b92e:	4013      	ands	r3, r2
 800b930:	4a0a      	ldr	r2, [pc, #40]	; (800b95c <__swhatbuf_r+0x50>)
 800b932:	4694      	mov	ip, r2
 800b934:	4463      	add	r3, ip
 800b936:	425a      	negs	r2, r3
 800b938:	4153      	adcs	r3, r2
 800b93a:	602b      	str	r3, [r5, #0]
 800b93c:	2380      	movs	r3, #128	; 0x80
 800b93e:	00db      	lsls	r3, r3, #3
 800b940:	6033      	str	r3, [r6, #0]
 800b942:	2000      	movs	r0, #0
 800b944:	b016      	add	sp, #88	; 0x58
 800b946:	bd70      	pop	{r4, r5, r6, pc}
 800b948:	220c      	movs	r2, #12
 800b94a:	5ea3      	ldrsh	r3, [r4, r2]
 800b94c:	2200      	movs	r2, #0
 800b94e:	602a      	str	r2, [r5, #0]
 800b950:	061b      	lsls	r3, r3, #24
 800b952:	d5f3      	bpl.n	800b93c <__swhatbuf_r+0x30>
 800b954:	2340      	movs	r3, #64	; 0x40
 800b956:	6033      	str	r3, [r6, #0]
 800b958:	e7f3      	b.n	800b942 <__swhatbuf_r+0x36>
 800b95a:	46c0      	nop			; (mov r8, r8)
 800b95c:	ffffe000 	.word	0xffffe000

0800b960 <_mbtowc_r>:
 800b960:	b530      	push	{r4, r5, lr}
 800b962:	b083      	sub	sp, #12
 800b964:	9c06      	ldr	r4, [sp, #24]
 800b966:	4d03      	ldr	r5, [pc, #12]	; (800b974 <_mbtowc_r+0x14>)
 800b968:	9400      	str	r4, [sp, #0]
 800b96a:	24e4      	movs	r4, #228	; 0xe4
 800b96c:	592c      	ldr	r4, [r5, r4]
 800b96e:	47a0      	blx	r4
 800b970:	b003      	add	sp, #12
 800b972:	bd30      	pop	{r4, r5, pc}
 800b974:	2000006c 	.word	0x2000006c

0800b978 <__ascii_mbtowc>:
 800b978:	b082      	sub	sp, #8
 800b97a:	2900      	cmp	r1, #0
 800b97c:	d00a      	beq.n	800b994 <__ascii_mbtowc+0x1c>
 800b97e:	2a00      	cmp	r2, #0
 800b980:	d00b      	beq.n	800b99a <__ascii_mbtowc+0x22>
 800b982:	2b00      	cmp	r3, #0
 800b984:	d00b      	beq.n	800b99e <__ascii_mbtowc+0x26>
 800b986:	7813      	ldrb	r3, [r2, #0]
 800b988:	600b      	str	r3, [r1, #0]
 800b98a:	7810      	ldrb	r0, [r2, #0]
 800b98c:	1e43      	subs	r3, r0, #1
 800b98e:	4198      	sbcs	r0, r3
 800b990:	b002      	add	sp, #8
 800b992:	4770      	bx	lr
 800b994:	a901      	add	r1, sp, #4
 800b996:	2a00      	cmp	r2, #0
 800b998:	d1f3      	bne.n	800b982 <__ascii_mbtowc+0xa>
 800b99a:	2000      	movs	r0, #0
 800b99c:	e7f8      	b.n	800b990 <__ascii_mbtowc+0x18>
 800b99e:	2002      	movs	r0, #2
 800b9a0:	4240      	negs	r0, r0
 800b9a2:	e7f5      	b.n	800b990 <__ascii_mbtowc+0x18>

0800b9a4 <memchr>:
 800b9a4:	b570      	push	{r4, r5, r6, lr}
 800b9a6:	b2cc      	uxtb	r4, r1
 800b9a8:	0783      	lsls	r3, r0, #30
 800b9aa:	d00d      	beq.n	800b9c8 <memchr+0x24>
 800b9ac:	1e53      	subs	r3, r2, #1
 800b9ae:	2a00      	cmp	r2, #0
 800b9b0:	d00f      	beq.n	800b9d2 <memchr+0x2e>
 800b9b2:	2503      	movs	r5, #3
 800b9b4:	e004      	b.n	800b9c0 <memchr+0x1c>
 800b9b6:	3001      	adds	r0, #1
 800b9b8:	4228      	tst	r0, r5
 800b9ba:	d006      	beq.n	800b9ca <memchr+0x26>
 800b9bc:	3b01      	subs	r3, #1
 800b9be:	d308      	bcc.n	800b9d2 <memchr+0x2e>
 800b9c0:	7802      	ldrb	r2, [r0, #0]
 800b9c2:	42a2      	cmp	r2, r4
 800b9c4:	d1f7      	bne.n	800b9b6 <memchr+0x12>
 800b9c6:	bd70      	pop	{r4, r5, r6, pc}
 800b9c8:	0013      	movs	r3, r2
 800b9ca:	2b03      	cmp	r3, #3
 800b9cc:	d80c      	bhi.n	800b9e8 <memchr+0x44>
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d101      	bne.n	800b9d6 <memchr+0x32>
 800b9d2:	2000      	movs	r0, #0
 800b9d4:	e7f7      	b.n	800b9c6 <memchr+0x22>
 800b9d6:	18c3      	adds	r3, r0, r3
 800b9d8:	e002      	b.n	800b9e0 <memchr+0x3c>
 800b9da:	3001      	adds	r0, #1
 800b9dc:	4283      	cmp	r3, r0
 800b9de:	d0f8      	beq.n	800b9d2 <memchr+0x2e>
 800b9e0:	7802      	ldrb	r2, [r0, #0]
 800b9e2:	42a2      	cmp	r2, r4
 800b9e4:	d1f9      	bne.n	800b9da <memchr+0x36>
 800b9e6:	e7ee      	b.n	800b9c6 <memchr+0x22>
 800b9e8:	25ff      	movs	r5, #255	; 0xff
 800b9ea:	4029      	ands	r1, r5
 800b9ec:	020d      	lsls	r5, r1, #8
 800b9ee:	4329      	orrs	r1, r5
 800b9f0:	040d      	lsls	r5, r1, #16
 800b9f2:	4e07      	ldr	r6, [pc, #28]	; (800ba10 <memchr+0x6c>)
 800b9f4:	430d      	orrs	r5, r1
 800b9f6:	6802      	ldr	r2, [r0, #0]
 800b9f8:	4906      	ldr	r1, [pc, #24]	; (800ba14 <memchr+0x70>)
 800b9fa:	406a      	eors	r2, r5
 800b9fc:	1851      	adds	r1, r2, r1
 800b9fe:	4391      	bics	r1, r2
 800ba00:	4231      	tst	r1, r6
 800ba02:	d1e8      	bne.n	800b9d6 <memchr+0x32>
 800ba04:	3b04      	subs	r3, #4
 800ba06:	3004      	adds	r0, #4
 800ba08:	2b03      	cmp	r3, #3
 800ba0a:	d8f4      	bhi.n	800b9f6 <memchr+0x52>
 800ba0c:	e7df      	b.n	800b9ce <memchr+0x2a>
 800ba0e:	46c0      	nop			; (mov r8, r8)
 800ba10:	80808080 	.word	0x80808080
 800ba14:	fefefeff 	.word	0xfefefeff

0800ba18 <__malloc_lock>:
 800ba18:	4770      	bx	lr
 800ba1a:	46c0      	nop			; (mov r8, r8)

0800ba1c <__malloc_unlock>:
 800ba1c:	4770      	bx	lr
 800ba1e:	46c0      	nop			; (mov r8, r8)

0800ba20 <_Balloc>:
 800ba20:	b570      	push	{r4, r5, r6, lr}
 800ba22:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ba24:	0004      	movs	r4, r0
 800ba26:	000e      	movs	r6, r1
 800ba28:	2d00      	cmp	r5, #0
 800ba2a:	d00d      	beq.n	800ba48 <_Balloc+0x28>
 800ba2c:	68eb      	ldr	r3, [r5, #12]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d015      	beq.n	800ba5e <_Balloc+0x3e>
 800ba32:	00b2      	lsls	r2, r6, #2
 800ba34:	189b      	adds	r3, r3, r2
 800ba36:	6818      	ldr	r0, [r3, #0]
 800ba38:	2800      	cmp	r0, #0
 800ba3a:	d01c      	beq.n	800ba76 <_Balloc+0x56>
 800ba3c:	6802      	ldr	r2, [r0, #0]
 800ba3e:	601a      	str	r2, [r3, #0]
 800ba40:	2300      	movs	r3, #0
 800ba42:	6103      	str	r3, [r0, #16]
 800ba44:	60c3      	str	r3, [r0, #12]
 800ba46:	bd70      	pop	{r4, r5, r6, pc}
 800ba48:	2010      	movs	r0, #16
 800ba4a:	f7fb faaf 	bl	8006fac <malloc>
 800ba4e:	1e05      	subs	r5, r0, #0
 800ba50:	6260      	str	r0, [r4, #36]	; 0x24
 800ba52:	d01d      	beq.n	800ba90 <_Balloc+0x70>
 800ba54:	2300      	movs	r3, #0
 800ba56:	6043      	str	r3, [r0, #4]
 800ba58:	6083      	str	r3, [r0, #8]
 800ba5a:	6003      	str	r3, [r0, #0]
 800ba5c:	60c3      	str	r3, [r0, #12]
 800ba5e:	2221      	movs	r2, #33	; 0x21
 800ba60:	2104      	movs	r1, #4
 800ba62:	0020      	movs	r0, r4
 800ba64:	f000 fd7e 	bl	800c564 <_calloc_r>
 800ba68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba6a:	60e8      	str	r0, [r5, #12]
 800ba6c:	68db      	ldr	r3, [r3, #12]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d1df      	bne.n	800ba32 <_Balloc+0x12>
 800ba72:	2000      	movs	r0, #0
 800ba74:	e7e7      	b.n	800ba46 <_Balloc+0x26>
 800ba76:	2501      	movs	r5, #1
 800ba78:	40b5      	lsls	r5, r6
 800ba7a:	1d6a      	adds	r2, r5, #5
 800ba7c:	2101      	movs	r1, #1
 800ba7e:	0020      	movs	r0, r4
 800ba80:	0092      	lsls	r2, r2, #2
 800ba82:	f000 fd6f 	bl	800c564 <_calloc_r>
 800ba86:	2800      	cmp	r0, #0
 800ba88:	d0f3      	beq.n	800ba72 <_Balloc+0x52>
 800ba8a:	6046      	str	r6, [r0, #4]
 800ba8c:	6085      	str	r5, [r0, #8]
 800ba8e:	e7d7      	b.n	800ba40 <_Balloc+0x20>
 800ba90:	2200      	movs	r2, #0
 800ba92:	2166      	movs	r1, #102	; 0x66
 800ba94:	4b01      	ldr	r3, [pc, #4]	; (800ba9c <_Balloc+0x7c>)
 800ba96:	4802      	ldr	r0, [pc, #8]	; (800baa0 <_Balloc+0x80>)
 800ba98:	f000 ff82 	bl	800c9a0 <__assert_func>
 800ba9c:	08013424 	.word	0x08013424
 800baa0:	080134d0 	.word	0x080134d0

0800baa4 <_Bfree>:
 800baa4:	b570      	push	{r4, r5, r6, lr}
 800baa6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800baa8:	0005      	movs	r5, r0
 800baaa:	000c      	movs	r4, r1
 800baac:	2e00      	cmp	r6, #0
 800baae:	d00a      	beq.n	800bac6 <_Bfree+0x22>
 800bab0:	2c00      	cmp	r4, #0
 800bab2:	d007      	beq.n	800bac4 <_Bfree+0x20>
 800bab4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bab6:	6862      	ldr	r2, [r4, #4]
 800bab8:	68db      	ldr	r3, [r3, #12]
 800baba:	0092      	lsls	r2, r2, #2
 800babc:	189b      	adds	r3, r3, r2
 800babe:	681a      	ldr	r2, [r3, #0]
 800bac0:	6022      	str	r2, [r4, #0]
 800bac2:	601c      	str	r4, [r3, #0]
 800bac4:	bd70      	pop	{r4, r5, r6, pc}
 800bac6:	2010      	movs	r0, #16
 800bac8:	f7fb fa70 	bl	8006fac <malloc>
 800bacc:	6268      	str	r0, [r5, #36]	; 0x24
 800bace:	2800      	cmp	r0, #0
 800bad0:	d004      	beq.n	800badc <_Bfree+0x38>
 800bad2:	6046      	str	r6, [r0, #4]
 800bad4:	6086      	str	r6, [r0, #8]
 800bad6:	6006      	str	r6, [r0, #0]
 800bad8:	60c6      	str	r6, [r0, #12]
 800bada:	e7e9      	b.n	800bab0 <_Bfree+0xc>
 800badc:	2200      	movs	r2, #0
 800bade:	218a      	movs	r1, #138	; 0x8a
 800bae0:	4b01      	ldr	r3, [pc, #4]	; (800bae8 <_Bfree+0x44>)
 800bae2:	4802      	ldr	r0, [pc, #8]	; (800baec <_Bfree+0x48>)
 800bae4:	f000 ff5c 	bl	800c9a0 <__assert_func>
 800bae8:	08013424 	.word	0x08013424
 800baec:	080134d0 	.word	0x080134d0

0800baf0 <__multadd>:
 800baf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800baf2:	46c6      	mov	lr, r8
 800baf4:	001f      	movs	r7, r3
 800baf6:	4680      	mov	r8, r0
 800baf8:	2300      	movs	r3, #0
 800bafa:	b500      	push	{lr}
 800bafc:	000e      	movs	r6, r1
 800bafe:	690d      	ldr	r5, [r1, #16]
 800bb00:	3114      	adds	r1, #20
 800bb02:	680c      	ldr	r4, [r1, #0]
 800bb04:	3301      	adds	r3, #1
 800bb06:	0420      	lsls	r0, r4, #16
 800bb08:	0c00      	lsrs	r0, r0, #16
 800bb0a:	4350      	muls	r0, r2
 800bb0c:	0c24      	lsrs	r4, r4, #16
 800bb0e:	4354      	muls	r4, r2
 800bb10:	19c0      	adds	r0, r0, r7
 800bb12:	0c07      	lsrs	r7, r0, #16
 800bb14:	19e4      	adds	r4, r4, r7
 800bb16:	0400      	lsls	r0, r0, #16
 800bb18:	0c27      	lsrs	r7, r4, #16
 800bb1a:	0c00      	lsrs	r0, r0, #16
 800bb1c:	0424      	lsls	r4, r4, #16
 800bb1e:	1824      	adds	r4, r4, r0
 800bb20:	c110      	stmia	r1!, {r4}
 800bb22:	429d      	cmp	r5, r3
 800bb24:	dced      	bgt.n	800bb02 <__multadd+0x12>
 800bb26:	2f00      	cmp	r7, #0
 800bb28:	d008      	beq.n	800bb3c <__multadd+0x4c>
 800bb2a:	68b3      	ldr	r3, [r6, #8]
 800bb2c:	42ab      	cmp	r3, r5
 800bb2e:	dd09      	ble.n	800bb44 <__multadd+0x54>
 800bb30:	1d2b      	adds	r3, r5, #4
 800bb32:	009b      	lsls	r3, r3, #2
 800bb34:	18f3      	adds	r3, r6, r3
 800bb36:	3501      	adds	r5, #1
 800bb38:	605f      	str	r7, [r3, #4]
 800bb3a:	6135      	str	r5, [r6, #16]
 800bb3c:	0030      	movs	r0, r6
 800bb3e:	bc80      	pop	{r7}
 800bb40:	46b8      	mov	r8, r7
 800bb42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb44:	6873      	ldr	r3, [r6, #4]
 800bb46:	4640      	mov	r0, r8
 800bb48:	1c59      	adds	r1, r3, #1
 800bb4a:	f7ff ff69 	bl	800ba20 <_Balloc>
 800bb4e:	1e04      	subs	r4, r0, #0
 800bb50:	d013      	beq.n	800bb7a <__multadd+0x8a>
 800bb52:	0031      	movs	r1, r6
 800bb54:	6933      	ldr	r3, [r6, #16]
 800bb56:	310c      	adds	r1, #12
 800bb58:	1c9a      	adds	r2, r3, #2
 800bb5a:	0092      	lsls	r2, r2, #2
 800bb5c:	300c      	adds	r0, #12
 800bb5e:	f7fb fa39 	bl	8006fd4 <memcpy>
 800bb62:	0031      	movs	r1, r6
 800bb64:	0026      	movs	r6, r4
 800bb66:	4640      	mov	r0, r8
 800bb68:	f7ff ff9c 	bl	800baa4 <_Bfree>
 800bb6c:	1d2b      	adds	r3, r5, #4
 800bb6e:	009b      	lsls	r3, r3, #2
 800bb70:	18f3      	adds	r3, r6, r3
 800bb72:	3501      	adds	r5, #1
 800bb74:	605f      	str	r7, [r3, #4]
 800bb76:	6135      	str	r5, [r6, #16]
 800bb78:	e7e0      	b.n	800bb3c <__multadd+0x4c>
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	21b5      	movs	r1, #181	; 0xb5
 800bb7e:	4b02      	ldr	r3, [pc, #8]	; (800bb88 <__multadd+0x98>)
 800bb80:	4802      	ldr	r0, [pc, #8]	; (800bb8c <__multadd+0x9c>)
 800bb82:	f000 ff0d 	bl	800c9a0 <__assert_func>
 800bb86:	46c0      	nop			; (mov r8, r8)
 800bb88:	08013470 	.word	0x08013470
 800bb8c:	080134d0 	.word	0x080134d0

0800bb90 <__s2b>:
 800bb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb92:	4647      	mov	r7, r8
 800bb94:	46ce      	mov	lr, r9
 800bb96:	0006      	movs	r6, r0
 800bb98:	0018      	movs	r0, r3
 800bb9a:	b580      	push	{r7, lr}
 800bb9c:	000c      	movs	r4, r1
 800bb9e:	3008      	adds	r0, #8
 800bba0:	2109      	movs	r1, #9
 800bba2:	001f      	movs	r7, r3
 800bba4:	4690      	mov	r8, r2
 800bba6:	f7f8 f9a9 	bl	8003efc <__divsi3>
 800bbaa:	2f09      	cmp	r7, #9
 800bbac:	dd3b      	ble.n	800bc26 <__s2b+0x96>
 800bbae:	2501      	movs	r5, #1
 800bbb0:	2100      	movs	r1, #0
 800bbb2:	006d      	lsls	r5, r5, #1
 800bbb4:	3101      	adds	r1, #1
 800bbb6:	42a8      	cmp	r0, r5
 800bbb8:	dcfb      	bgt.n	800bbb2 <__s2b+0x22>
 800bbba:	0030      	movs	r0, r6
 800bbbc:	f7ff ff30 	bl	800ba20 <_Balloc>
 800bbc0:	1e01      	subs	r1, r0, #0
 800bbc2:	d032      	beq.n	800bc2a <__s2b+0x9a>
 800bbc4:	9b08      	ldr	r3, [sp, #32]
 800bbc6:	6143      	str	r3, [r0, #20]
 800bbc8:	2301      	movs	r3, #1
 800bbca:	6103      	str	r3, [r0, #16]
 800bbcc:	4643      	mov	r3, r8
 800bbce:	2b09      	cmp	r3, #9
 800bbd0:	dc16      	bgt.n	800bc00 <__s2b+0x70>
 800bbd2:	2309      	movs	r3, #9
 800bbd4:	4698      	mov	r8, r3
 800bbd6:	340a      	adds	r4, #10
 800bbd8:	4547      	cmp	r7, r8
 800bbda:	dd0c      	ble.n	800bbf6 <__s2b+0x66>
 800bbdc:	4643      	mov	r3, r8
 800bbde:	19e7      	adds	r7, r4, r7
 800bbe0:	1aff      	subs	r7, r7, r3
 800bbe2:	7823      	ldrb	r3, [r4, #0]
 800bbe4:	220a      	movs	r2, #10
 800bbe6:	0030      	movs	r0, r6
 800bbe8:	3b30      	subs	r3, #48	; 0x30
 800bbea:	f7ff ff81 	bl	800baf0 <__multadd>
 800bbee:	3401      	adds	r4, #1
 800bbf0:	0001      	movs	r1, r0
 800bbf2:	42bc      	cmp	r4, r7
 800bbf4:	d1f5      	bne.n	800bbe2 <__s2b+0x52>
 800bbf6:	0008      	movs	r0, r1
 800bbf8:	bcc0      	pop	{r6, r7}
 800bbfa:	46b9      	mov	r9, r7
 800bbfc:	46b0      	mov	r8, r6
 800bbfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc00:	2309      	movs	r3, #9
 800bc02:	4699      	mov	r9, r3
 800bc04:	44a1      	add	r9, r4
 800bc06:	464d      	mov	r5, r9
 800bc08:	4444      	add	r4, r8
 800bc0a:	782b      	ldrb	r3, [r5, #0]
 800bc0c:	220a      	movs	r2, #10
 800bc0e:	0030      	movs	r0, r6
 800bc10:	3b30      	subs	r3, #48	; 0x30
 800bc12:	f7ff ff6d 	bl	800baf0 <__multadd>
 800bc16:	3501      	adds	r5, #1
 800bc18:	0001      	movs	r1, r0
 800bc1a:	42a5      	cmp	r5, r4
 800bc1c:	d1f5      	bne.n	800bc0a <__s2b+0x7a>
 800bc1e:	4644      	mov	r4, r8
 800bc20:	3c08      	subs	r4, #8
 800bc22:	444c      	add	r4, r9
 800bc24:	e7d8      	b.n	800bbd8 <__s2b+0x48>
 800bc26:	2100      	movs	r1, #0
 800bc28:	e7c7      	b.n	800bbba <__s2b+0x2a>
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	4b02      	ldr	r3, [pc, #8]	; (800bc38 <__s2b+0xa8>)
 800bc2e:	4803      	ldr	r0, [pc, #12]	; (800bc3c <__s2b+0xac>)
 800bc30:	31ce      	adds	r1, #206	; 0xce
 800bc32:	f000 feb5 	bl	800c9a0 <__assert_func>
 800bc36:	46c0      	nop			; (mov r8, r8)
 800bc38:	08013470 	.word	0x08013470
 800bc3c:	080134d0 	.word	0x080134d0

0800bc40 <__hi0bits>:
 800bc40:	0003      	movs	r3, r0
 800bc42:	0c02      	lsrs	r2, r0, #16
 800bc44:	2000      	movs	r0, #0
 800bc46:	2a00      	cmp	r2, #0
 800bc48:	d101      	bne.n	800bc4e <__hi0bits+0xe>
 800bc4a:	041b      	lsls	r3, r3, #16
 800bc4c:	3010      	adds	r0, #16
 800bc4e:	0e1a      	lsrs	r2, r3, #24
 800bc50:	d101      	bne.n	800bc56 <__hi0bits+0x16>
 800bc52:	3008      	adds	r0, #8
 800bc54:	021b      	lsls	r3, r3, #8
 800bc56:	0f1a      	lsrs	r2, r3, #28
 800bc58:	d101      	bne.n	800bc5e <__hi0bits+0x1e>
 800bc5a:	3004      	adds	r0, #4
 800bc5c:	011b      	lsls	r3, r3, #4
 800bc5e:	0f9a      	lsrs	r2, r3, #30
 800bc60:	d101      	bne.n	800bc66 <__hi0bits+0x26>
 800bc62:	3002      	adds	r0, #2
 800bc64:	009b      	lsls	r3, r3, #2
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	db02      	blt.n	800bc70 <__hi0bits+0x30>
 800bc6a:	3001      	adds	r0, #1
 800bc6c:	005b      	lsls	r3, r3, #1
 800bc6e:	d500      	bpl.n	800bc72 <__hi0bits+0x32>
 800bc70:	4770      	bx	lr
 800bc72:	2020      	movs	r0, #32
 800bc74:	e7fc      	b.n	800bc70 <__hi0bits+0x30>
 800bc76:	46c0      	nop			; (mov r8, r8)

0800bc78 <__lo0bits>:
 800bc78:	6803      	ldr	r3, [r0, #0]
 800bc7a:	0002      	movs	r2, r0
 800bc7c:	0759      	lsls	r1, r3, #29
 800bc7e:	d007      	beq.n	800bc90 <__lo0bits+0x18>
 800bc80:	07d9      	lsls	r1, r3, #31
 800bc82:	d41e      	bmi.n	800bcc2 <__lo0bits+0x4a>
 800bc84:	0799      	lsls	r1, r3, #30
 800bc86:	d520      	bpl.n	800bcca <__lo0bits+0x52>
 800bc88:	085b      	lsrs	r3, r3, #1
 800bc8a:	6003      	str	r3, [r0, #0]
 800bc8c:	2001      	movs	r0, #1
 800bc8e:	4770      	bx	lr
 800bc90:	2000      	movs	r0, #0
 800bc92:	0419      	lsls	r1, r3, #16
 800bc94:	d101      	bne.n	800bc9a <__lo0bits+0x22>
 800bc96:	0c1b      	lsrs	r3, r3, #16
 800bc98:	3010      	adds	r0, #16
 800bc9a:	21ff      	movs	r1, #255	; 0xff
 800bc9c:	4219      	tst	r1, r3
 800bc9e:	d101      	bne.n	800bca4 <__lo0bits+0x2c>
 800bca0:	3008      	adds	r0, #8
 800bca2:	0a1b      	lsrs	r3, r3, #8
 800bca4:	0719      	lsls	r1, r3, #28
 800bca6:	d101      	bne.n	800bcac <__lo0bits+0x34>
 800bca8:	3004      	adds	r0, #4
 800bcaa:	091b      	lsrs	r3, r3, #4
 800bcac:	0799      	lsls	r1, r3, #30
 800bcae:	d101      	bne.n	800bcb4 <__lo0bits+0x3c>
 800bcb0:	3002      	adds	r0, #2
 800bcb2:	089b      	lsrs	r3, r3, #2
 800bcb4:	07d9      	lsls	r1, r3, #31
 800bcb6:	d402      	bmi.n	800bcbe <__lo0bits+0x46>
 800bcb8:	3001      	adds	r0, #1
 800bcba:	085b      	lsrs	r3, r3, #1
 800bcbc:	d003      	beq.n	800bcc6 <__lo0bits+0x4e>
 800bcbe:	6013      	str	r3, [r2, #0]
 800bcc0:	e7e5      	b.n	800bc8e <__lo0bits+0x16>
 800bcc2:	2000      	movs	r0, #0
 800bcc4:	e7e3      	b.n	800bc8e <__lo0bits+0x16>
 800bcc6:	2020      	movs	r0, #32
 800bcc8:	e7e1      	b.n	800bc8e <__lo0bits+0x16>
 800bcca:	089b      	lsrs	r3, r3, #2
 800bccc:	6003      	str	r3, [r0, #0]
 800bcce:	2002      	movs	r0, #2
 800bcd0:	e7dd      	b.n	800bc8e <__lo0bits+0x16>
 800bcd2:	46c0      	nop			; (mov r8, r8)

0800bcd4 <__i2b>:
 800bcd4:	b510      	push	{r4, lr}
 800bcd6:	000c      	movs	r4, r1
 800bcd8:	2101      	movs	r1, #1
 800bcda:	f7ff fea1 	bl	800ba20 <_Balloc>
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d003      	beq.n	800bcea <__i2b+0x16>
 800bce2:	2301      	movs	r3, #1
 800bce4:	6144      	str	r4, [r0, #20]
 800bce6:	6103      	str	r3, [r0, #16]
 800bce8:	bd10      	pop	{r4, pc}
 800bcea:	21a0      	movs	r1, #160	; 0xa0
 800bcec:	2200      	movs	r2, #0
 800bcee:	4b02      	ldr	r3, [pc, #8]	; (800bcf8 <__i2b+0x24>)
 800bcf0:	4802      	ldr	r0, [pc, #8]	; (800bcfc <__i2b+0x28>)
 800bcf2:	0049      	lsls	r1, r1, #1
 800bcf4:	f000 fe54 	bl	800c9a0 <__assert_func>
 800bcf8:	08013470 	.word	0x08013470
 800bcfc:	080134d0 	.word	0x080134d0

0800bd00 <__multiply>:
 800bd00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd02:	464e      	mov	r6, r9
 800bd04:	4645      	mov	r5, r8
 800bd06:	46de      	mov	lr, fp
 800bd08:	4657      	mov	r7, sl
 800bd0a:	b5e0      	push	{r5, r6, r7, lr}
 800bd0c:	690d      	ldr	r5, [r1, #16]
 800bd0e:	6916      	ldr	r6, [r2, #16]
 800bd10:	4689      	mov	r9, r1
 800bd12:	0014      	movs	r4, r2
 800bd14:	b087      	sub	sp, #28
 800bd16:	42b5      	cmp	r5, r6
 800bd18:	db04      	blt.n	800bd24 <__multiply+0x24>
 800bd1a:	0033      	movs	r3, r6
 800bd1c:	000c      	movs	r4, r1
 800bd1e:	002e      	movs	r6, r5
 800bd20:	4691      	mov	r9, r2
 800bd22:	001d      	movs	r5, r3
 800bd24:	68a3      	ldr	r3, [r4, #8]
 800bd26:	1977      	adds	r7, r6, r5
 800bd28:	6861      	ldr	r1, [r4, #4]
 800bd2a:	42bb      	cmp	r3, r7
 800bd2c:	da00      	bge.n	800bd30 <__multiply+0x30>
 800bd2e:	3101      	adds	r1, #1
 800bd30:	f7ff fe76 	bl	800ba20 <_Balloc>
 800bd34:	9005      	str	r0, [sp, #20]
 800bd36:	2800      	cmp	r0, #0
 800bd38:	d100      	bne.n	800bd3c <__multiply+0x3c>
 800bd3a:	e0a7      	b.n	800be8c <__multiply+0x18c>
 800bd3c:	2214      	movs	r2, #20
 800bd3e:	4694      	mov	ip, r2
 800bd40:	9b05      	ldr	r3, [sp, #20]
 800bd42:	2200      	movs	r2, #0
 800bd44:	4463      	add	r3, ip
 800bd46:	469b      	mov	fp, r3
 800bd48:	00bb      	lsls	r3, r7, #2
 800bd4a:	445b      	add	r3, fp
 800bd4c:	469a      	mov	sl, r3
 800bd4e:	465b      	mov	r3, fp
 800bd50:	4651      	mov	r1, sl
 800bd52:	45d3      	cmp	fp, sl
 800bd54:	d203      	bcs.n	800bd5e <__multiply+0x5e>
 800bd56:	c304      	stmia	r3!, {r2}
 800bd58:	4299      	cmp	r1, r3
 800bd5a:	d8fc      	bhi.n	800bd56 <__multiply+0x56>
 800bd5c:	468a      	mov	sl, r1
 800bd5e:	2314      	movs	r3, #20
 800bd60:	469c      	mov	ip, r3
 800bd62:	44a4      	add	ip, r4
 800bd64:	4663      	mov	r3, ip
 800bd66:	9304      	str	r3, [sp, #16]
 800bd68:	2314      	movs	r3, #20
 800bd6a:	00b6      	lsls	r6, r6, #2
 800bd6c:	4466      	add	r6, ip
 800bd6e:	00ad      	lsls	r5, r5, #2
 800bd70:	469c      	mov	ip, r3
 800bd72:	002b      	movs	r3, r5
 800bd74:	44e1      	add	r9, ip
 800bd76:	444b      	add	r3, r9
 800bd78:	9302      	str	r3, [sp, #8]
 800bd7a:	4599      	cmp	r9, r3
 800bd7c:	d26e      	bcs.n	800be5c <__multiply+0x15c>
 800bd7e:	2304      	movs	r3, #4
 800bd80:	9303      	str	r3, [sp, #12]
 800bd82:	0023      	movs	r3, r4
 800bd84:	3315      	adds	r3, #21
 800bd86:	429e      	cmp	r6, r3
 800bd88:	d200      	bcs.n	800bd8c <__multiply+0x8c>
 800bd8a:	e07c      	b.n	800be86 <__multiply+0x186>
 800bd8c:	1b33      	subs	r3, r6, r4
 800bd8e:	3b15      	subs	r3, #21
 800bd90:	089b      	lsrs	r3, r3, #2
 800bd92:	3301      	adds	r3, #1
 800bd94:	009b      	lsls	r3, r3, #2
 800bd96:	46b8      	mov	r8, r7
 800bd98:	9303      	str	r3, [sp, #12]
 800bd9a:	9601      	str	r6, [sp, #4]
 800bd9c:	e008      	b.n	800bdb0 <__multiply+0xb0>
 800bd9e:	0c00      	lsrs	r0, r0, #16
 800bda0:	d131      	bne.n	800be06 <__multiply+0x106>
 800bda2:	2304      	movs	r3, #4
 800bda4:	469c      	mov	ip, r3
 800bda6:	9b02      	ldr	r3, [sp, #8]
 800bda8:	44e1      	add	r9, ip
 800bdaa:	44e3      	add	fp, ip
 800bdac:	454b      	cmp	r3, r9
 800bdae:	d954      	bls.n	800be5a <__multiply+0x15a>
 800bdb0:	464b      	mov	r3, r9
 800bdb2:	6818      	ldr	r0, [r3, #0]
 800bdb4:	0403      	lsls	r3, r0, #16
 800bdb6:	0c1e      	lsrs	r6, r3, #16
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d0f0      	beq.n	800bd9e <__multiply+0x9e>
 800bdbc:	9b01      	ldr	r3, [sp, #4]
 800bdbe:	465d      	mov	r5, fp
 800bdc0:	2700      	movs	r7, #0
 800bdc2:	469c      	mov	ip, r3
 800bdc4:	9c04      	ldr	r4, [sp, #16]
 800bdc6:	cc04      	ldmia	r4!, {r2}
 800bdc8:	6829      	ldr	r1, [r5, #0]
 800bdca:	0413      	lsls	r3, r2, #16
 800bdcc:	0c1b      	lsrs	r3, r3, #16
 800bdce:	4373      	muls	r3, r6
 800bdd0:	0408      	lsls	r0, r1, #16
 800bdd2:	0c00      	lsrs	r0, r0, #16
 800bdd4:	181b      	adds	r3, r3, r0
 800bdd6:	19d8      	adds	r0, r3, r7
 800bdd8:	0c13      	lsrs	r3, r2, #16
 800bdda:	4373      	muls	r3, r6
 800bddc:	0c09      	lsrs	r1, r1, #16
 800bdde:	0c02      	lsrs	r2, r0, #16
 800bde0:	185b      	adds	r3, r3, r1
 800bde2:	189b      	adds	r3, r3, r2
 800bde4:	0402      	lsls	r2, r0, #16
 800bde6:	0c1f      	lsrs	r7, r3, #16
 800bde8:	0c12      	lsrs	r2, r2, #16
 800bdea:	041b      	lsls	r3, r3, #16
 800bdec:	4313      	orrs	r3, r2
 800bdee:	c508      	stmia	r5!, {r3}
 800bdf0:	45a4      	cmp	ip, r4
 800bdf2:	d8e8      	bhi.n	800bdc6 <__multiply+0xc6>
 800bdf4:	4663      	mov	r3, ip
 800bdf6:	9301      	str	r3, [sp, #4]
 800bdf8:	465b      	mov	r3, fp
 800bdfa:	9a03      	ldr	r2, [sp, #12]
 800bdfc:	509f      	str	r7, [r3, r2]
 800bdfe:	464b      	mov	r3, r9
 800be00:	6818      	ldr	r0, [r3, #0]
 800be02:	0c00      	lsrs	r0, r0, #16
 800be04:	d0cd      	beq.n	800bda2 <__multiply+0xa2>
 800be06:	465b      	mov	r3, fp
 800be08:	2700      	movs	r7, #0
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	465c      	mov	r4, fp
 800be0e:	0019      	movs	r1, r3
 800be10:	003e      	movs	r6, r7
 800be12:	9d04      	ldr	r5, [sp, #16]
 800be14:	9a01      	ldr	r2, [sp, #4]
 800be16:	882f      	ldrh	r7, [r5, #0]
 800be18:	0c09      	lsrs	r1, r1, #16
 800be1a:	4347      	muls	r7, r0
 800be1c:	187f      	adds	r7, r7, r1
 800be1e:	19bf      	adds	r7, r7, r6
 800be20:	041b      	lsls	r3, r3, #16
 800be22:	0439      	lsls	r1, r7, #16
 800be24:	0c1b      	lsrs	r3, r3, #16
 800be26:	430b      	orrs	r3, r1
 800be28:	6023      	str	r3, [r4, #0]
 800be2a:	cd08      	ldmia	r5!, {r3}
 800be2c:	6861      	ldr	r1, [r4, #4]
 800be2e:	0c1b      	lsrs	r3, r3, #16
 800be30:	4343      	muls	r3, r0
 800be32:	040e      	lsls	r6, r1, #16
 800be34:	0c36      	lsrs	r6, r6, #16
 800be36:	199b      	adds	r3, r3, r6
 800be38:	0c3f      	lsrs	r7, r7, #16
 800be3a:	19db      	adds	r3, r3, r7
 800be3c:	0c1e      	lsrs	r6, r3, #16
 800be3e:	3404      	adds	r4, #4
 800be40:	42aa      	cmp	r2, r5
 800be42:	d8e8      	bhi.n	800be16 <__multiply+0x116>
 800be44:	9201      	str	r2, [sp, #4]
 800be46:	465a      	mov	r2, fp
 800be48:	9903      	ldr	r1, [sp, #12]
 800be4a:	5053      	str	r3, [r2, r1]
 800be4c:	2304      	movs	r3, #4
 800be4e:	469c      	mov	ip, r3
 800be50:	9b02      	ldr	r3, [sp, #8]
 800be52:	44e1      	add	r9, ip
 800be54:	44e3      	add	fp, ip
 800be56:	454b      	cmp	r3, r9
 800be58:	d8aa      	bhi.n	800bdb0 <__multiply+0xb0>
 800be5a:	4647      	mov	r7, r8
 800be5c:	4653      	mov	r3, sl
 800be5e:	2f00      	cmp	r7, #0
 800be60:	dc03      	bgt.n	800be6a <__multiply+0x16a>
 800be62:	e006      	b.n	800be72 <__multiply+0x172>
 800be64:	3f01      	subs	r7, #1
 800be66:	2f00      	cmp	r7, #0
 800be68:	d003      	beq.n	800be72 <__multiply+0x172>
 800be6a:	3b04      	subs	r3, #4
 800be6c:	681a      	ldr	r2, [r3, #0]
 800be6e:	2a00      	cmp	r2, #0
 800be70:	d0f8      	beq.n	800be64 <__multiply+0x164>
 800be72:	9b05      	ldr	r3, [sp, #20]
 800be74:	0018      	movs	r0, r3
 800be76:	611f      	str	r7, [r3, #16]
 800be78:	b007      	add	sp, #28
 800be7a:	bcf0      	pop	{r4, r5, r6, r7}
 800be7c:	46bb      	mov	fp, r7
 800be7e:	46b2      	mov	sl, r6
 800be80:	46a9      	mov	r9, r5
 800be82:	46a0      	mov	r8, r4
 800be84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be86:	46b8      	mov	r8, r7
 800be88:	9601      	str	r6, [sp, #4]
 800be8a:	e791      	b.n	800bdb0 <__multiply+0xb0>
 800be8c:	215e      	movs	r1, #94	; 0x5e
 800be8e:	2200      	movs	r2, #0
 800be90:	4b02      	ldr	r3, [pc, #8]	; (800be9c <__multiply+0x19c>)
 800be92:	4803      	ldr	r0, [pc, #12]	; (800bea0 <__multiply+0x1a0>)
 800be94:	31ff      	adds	r1, #255	; 0xff
 800be96:	f000 fd83 	bl	800c9a0 <__assert_func>
 800be9a:	46c0      	nop			; (mov r8, r8)
 800be9c:	08013470 	.word	0x08013470
 800bea0:	080134d0 	.word	0x080134d0

0800bea4 <__pow5mult>:
 800bea4:	2303      	movs	r3, #3
 800bea6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bea8:	464f      	mov	r7, r9
 800beaa:	4646      	mov	r6, r8
 800beac:	0014      	movs	r4, r2
 800beae:	46d6      	mov	lr, sl
 800beb0:	001a      	movs	r2, r3
 800beb2:	b5c0      	push	{r6, r7, lr}
 800beb4:	4022      	ands	r2, r4
 800beb6:	0007      	movs	r7, r0
 800beb8:	000e      	movs	r6, r1
 800beba:	4223      	tst	r3, r4
 800bebc:	d135      	bne.n	800bf2a <__pow5mult+0x86>
 800bebe:	10a4      	asrs	r4, r4, #2
 800bec0:	d023      	beq.n	800bf0a <__pow5mult+0x66>
 800bec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bec4:	4698      	mov	r8, r3
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d038      	beq.n	800bf3c <__pow5mult+0x98>
 800beca:	689d      	ldr	r5, [r3, #8]
 800becc:	2d00      	cmp	r5, #0
 800bece:	d041      	beq.n	800bf54 <__pow5mult+0xb0>
 800bed0:	2301      	movs	r3, #1
 800bed2:	4698      	mov	r8, r3
 800bed4:	2300      	movs	r3, #0
 800bed6:	4699      	mov	r9, r3
 800bed8:	4643      	mov	r3, r8
 800beda:	4223      	tst	r3, r4
 800bedc:	d108      	bne.n	800bef0 <__pow5mult+0x4c>
 800bede:	1064      	asrs	r4, r4, #1
 800bee0:	d013      	beq.n	800bf0a <__pow5mult+0x66>
 800bee2:	6828      	ldr	r0, [r5, #0]
 800bee4:	2800      	cmp	r0, #0
 800bee6:	d016      	beq.n	800bf16 <__pow5mult+0x72>
 800bee8:	0005      	movs	r5, r0
 800beea:	4643      	mov	r3, r8
 800beec:	4223      	tst	r3, r4
 800beee:	d0f6      	beq.n	800bede <__pow5mult+0x3a>
 800bef0:	0031      	movs	r1, r6
 800bef2:	002a      	movs	r2, r5
 800bef4:	0038      	movs	r0, r7
 800bef6:	f7ff ff03 	bl	800bd00 <__multiply>
 800befa:	4682      	mov	sl, r0
 800befc:	0031      	movs	r1, r6
 800befe:	0038      	movs	r0, r7
 800bf00:	f7ff fdd0 	bl	800baa4 <_Bfree>
 800bf04:	4656      	mov	r6, sl
 800bf06:	1064      	asrs	r4, r4, #1
 800bf08:	d1eb      	bne.n	800bee2 <__pow5mult+0x3e>
 800bf0a:	0030      	movs	r0, r6
 800bf0c:	bce0      	pop	{r5, r6, r7}
 800bf0e:	46ba      	mov	sl, r7
 800bf10:	46b1      	mov	r9, r6
 800bf12:	46a8      	mov	r8, r5
 800bf14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf16:	002a      	movs	r2, r5
 800bf18:	0029      	movs	r1, r5
 800bf1a:	0038      	movs	r0, r7
 800bf1c:	f7ff fef0 	bl	800bd00 <__multiply>
 800bf20:	464b      	mov	r3, r9
 800bf22:	6028      	str	r0, [r5, #0]
 800bf24:	0005      	movs	r5, r0
 800bf26:	6003      	str	r3, [r0, #0]
 800bf28:	e7df      	b.n	800beea <__pow5mult+0x46>
 800bf2a:	4b19      	ldr	r3, [pc, #100]	; (800bf90 <__pow5mult+0xec>)
 800bf2c:	3a01      	subs	r2, #1
 800bf2e:	0092      	lsls	r2, r2, #2
 800bf30:	58d2      	ldr	r2, [r2, r3]
 800bf32:	2300      	movs	r3, #0
 800bf34:	f7ff fddc 	bl	800baf0 <__multadd>
 800bf38:	0006      	movs	r6, r0
 800bf3a:	e7c0      	b.n	800bebe <__pow5mult+0x1a>
 800bf3c:	2010      	movs	r0, #16
 800bf3e:	f7fb f835 	bl	8006fac <malloc>
 800bf42:	4680      	mov	r8, r0
 800bf44:	6278      	str	r0, [r7, #36]	; 0x24
 800bf46:	2800      	cmp	r0, #0
 800bf48:	d01a      	beq.n	800bf80 <__pow5mult+0xdc>
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	6043      	str	r3, [r0, #4]
 800bf4e:	6083      	str	r3, [r0, #8]
 800bf50:	6003      	str	r3, [r0, #0]
 800bf52:	60c3      	str	r3, [r0, #12]
 800bf54:	2101      	movs	r1, #1
 800bf56:	0038      	movs	r0, r7
 800bf58:	f7ff fd62 	bl	800ba20 <_Balloc>
 800bf5c:	1e05      	subs	r5, r0, #0
 800bf5e:	d008      	beq.n	800bf72 <__pow5mult+0xce>
 800bf60:	4b0c      	ldr	r3, [pc, #48]	; (800bf94 <__pow5mult+0xf0>)
 800bf62:	6143      	str	r3, [r0, #20]
 800bf64:	2301      	movs	r3, #1
 800bf66:	6103      	str	r3, [r0, #16]
 800bf68:	4643      	mov	r3, r8
 800bf6a:	6098      	str	r0, [r3, #8]
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	6003      	str	r3, [r0, #0]
 800bf70:	e7ae      	b.n	800bed0 <__pow5mult+0x2c>
 800bf72:	21a0      	movs	r1, #160	; 0xa0
 800bf74:	2200      	movs	r2, #0
 800bf76:	4b08      	ldr	r3, [pc, #32]	; (800bf98 <__pow5mult+0xf4>)
 800bf78:	4808      	ldr	r0, [pc, #32]	; (800bf9c <__pow5mult+0xf8>)
 800bf7a:	0049      	lsls	r1, r1, #1
 800bf7c:	f000 fd10 	bl	800c9a0 <__assert_func>
 800bf80:	21d7      	movs	r1, #215	; 0xd7
 800bf82:	2200      	movs	r2, #0
 800bf84:	4b06      	ldr	r3, [pc, #24]	; (800bfa0 <__pow5mult+0xfc>)
 800bf86:	4805      	ldr	r0, [pc, #20]	; (800bf9c <__pow5mult+0xf8>)
 800bf88:	0049      	lsls	r1, r1, #1
 800bf8a:	f000 fd09 	bl	800c9a0 <__assert_func>
 800bf8e:	46c0      	nop			; (mov r8, r8)
 800bf90:	08012d98 	.word	0x08012d98
 800bf94:	00000271 	.word	0x00000271
 800bf98:	08013470 	.word	0x08013470
 800bf9c:	080134d0 	.word	0x080134d0
 800bfa0:	08013424 	.word	0x08013424

0800bfa4 <__lshift>:
 800bfa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bfa6:	46de      	mov	lr, fp
 800bfa8:	4657      	mov	r7, sl
 800bfaa:	464e      	mov	r6, r9
 800bfac:	4645      	mov	r5, r8
 800bfae:	b5e0      	push	{r5, r6, r7, lr}
 800bfb0:	000d      	movs	r5, r1
 800bfb2:	692b      	ldr	r3, [r5, #16]
 800bfb4:	1157      	asrs	r7, r2, #5
 800bfb6:	469b      	mov	fp, r3
 800bfb8:	44bb      	add	fp, r7
 800bfba:	465b      	mov	r3, fp
 800bfbc:	1c5c      	adds	r4, r3, #1
 800bfbe:	68ab      	ldr	r3, [r5, #8]
 800bfc0:	b083      	sub	sp, #12
 800bfc2:	0016      	movs	r6, r2
 800bfc4:	6849      	ldr	r1, [r1, #4]
 800bfc6:	9001      	str	r0, [sp, #4]
 800bfc8:	429c      	cmp	r4, r3
 800bfca:	dd03      	ble.n	800bfd4 <__lshift+0x30>
 800bfcc:	3101      	adds	r1, #1
 800bfce:	005b      	lsls	r3, r3, #1
 800bfd0:	429c      	cmp	r4, r3
 800bfd2:	dcfb      	bgt.n	800bfcc <__lshift+0x28>
 800bfd4:	9801      	ldr	r0, [sp, #4]
 800bfd6:	f7ff fd23 	bl	800ba20 <_Balloc>
 800bfda:	4680      	mov	r8, r0
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	d04b      	beq.n	800c078 <__lshift+0xd4>
 800bfe0:	3014      	adds	r0, #20
 800bfe2:	4684      	mov	ip, r0
 800bfe4:	2f00      	cmp	r7, #0
 800bfe6:	dd09      	ble.n	800bffc <__lshift+0x58>
 800bfe8:	00bf      	lsls	r7, r7, #2
 800bfea:	003a      	movs	r2, r7
 800bfec:	0003      	movs	r3, r0
 800bfee:	2100      	movs	r1, #0
 800bff0:	3214      	adds	r2, #20
 800bff2:	4442      	add	r2, r8
 800bff4:	c302      	stmia	r3!, {r1}
 800bff6:	4293      	cmp	r3, r2
 800bff8:	d1fc      	bne.n	800bff4 <__lshift+0x50>
 800bffa:	44bc      	add	ip, r7
 800bffc:	692a      	ldr	r2, [r5, #16]
 800bffe:	002b      	movs	r3, r5
 800c000:	0091      	lsls	r1, r2, #2
 800c002:	221f      	movs	r2, #31
 800c004:	0010      	movs	r0, r2
 800c006:	3314      	adds	r3, #20
 800c008:	4030      	ands	r0, r6
 800c00a:	4681      	mov	r9, r0
 800c00c:	1859      	adds	r1, r3, r1
 800c00e:	4232      	tst	r2, r6
 800c010:	d02c      	beq.n	800c06c <__lshift+0xc8>
 800c012:	3201      	adds	r2, #1
 800c014:	1a12      	subs	r2, r2, r0
 800c016:	4692      	mov	sl, r2
 800c018:	4667      	mov	r7, ip
 800c01a:	2600      	movs	r6, #0
 800c01c:	4648      	mov	r0, r9
 800c01e:	681a      	ldr	r2, [r3, #0]
 800c020:	4082      	lsls	r2, r0
 800c022:	4332      	orrs	r2, r6
 800c024:	c704      	stmia	r7!, {r2}
 800c026:	4652      	mov	r2, sl
 800c028:	cb40      	ldmia	r3!, {r6}
 800c02a:	40d6      	lsrs	r6, r2
 800c02c:	4299      	cmp	r1, r3
 800c02e:	d8f5      	bhi.n	800c01c <__lshift+0x78>
 800c030:	002a      	movs	r2, r5
 800c032:	3215      	adds	r2, #21
 800c034:	2304      	movs	r3, #4
 800c036:	4291      	cmp	r1, r2
 800c038:	d304      	bcc.n	800c044 <__lshift+0xa0>
 800c03a:	1b4b      	subs	r3, r1, r5
 800c03c:	3b15      	subs	r3, #21
 800c03e:	089b      	lsrs	r3, r3, #2
 800c040:	3301      	adds	r3, #1
 800c042:	009b      	lsls	r3, r3, #2
 800c044:	4662      	mov	r2, ip
 800c046:	50d6      	str	r6, [r2, r3]
 800c048:	2e00      	cmp	r6, #0
 800c04a:	d000      	beq.n	800c04e <__lshift+0xaa>
 800c04c:	46a3      	mov	fp, r4
 800c04e:	4643      	mov	r3, r8
 800c050:	465a      	mov	r2, fp
 800c052:	9801      	ldr	r0, [sp, #4]
 800c054:	0029      	movs	r1, r5
 800c056:	611a      	str	r2, [r3, #16]
 800c058:	f7ff fd24 	bl	800baa4 <_Bfree>
 800c05c:	4640      	mov	r0, r8
 800c05e:	b003      	add	sp, #12
 800c060:	bcf0      	pop	{r4, r5, r6, r7}
 800c062:	46bb      	mov	fp, r7
 800c064:	46b2      	mov	sl, r6
 800c066:	46a9      	mov	r9, r5
 800c068:	46a0      	mov	r8, r4
 800c06a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c06c:	4660      	mov	r0, ip
 800c06e:	cb04      	ldmia	r3!, {r2}
 800c070:	c004      	stmia	r0!, {r2}
 800c072:	4299      	cmp	r1, r3
 800c074:	d8fb      	bhi.n	800c06e <__lshift+0xca>
 800c076:	e7ea      	b.n	800c04e <__lshift+0xaa>
 800c078:	21da      	movs	r1, #218	; 0xda
 800c07a:	2200      	movs	r2, #0
 800c07c:	4b02      	ldr	r3, [pc, #8]	; (800c088 <__lshift+0xe4>)
 800c07e:	4803      	ldr	r0, [pc, #12]	; (800c08c <__lshift+0xe8>)
 800c080:	31ff      	adds	r1, #255	; 0xff
 800c082:	f000 fc8d 	bl	800c9a0 <__assert_func>
 800c086:	46c0      	nop			; (mov r8, r8)
 800c088:	08013470 	.word	0x08013470
 800c08c:	080134d0 	.word	0x080134d0

0800c090 <__mcmp>:
 800c090:	6903      	ldr	r3, [r0, #16]
 800c092:	690a      	ldr	r2, [r1, #16]
 800c094:	b530      	push	{r4, r5, lr}
 800c096:	0005      	movs	r5, r0
 800c098:	1a98      	subs	r0, r3, r2
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d111      	bne.n	800c0c2 <__mcmp+0x32>
 800c09e:	0092      	lsls	r2, r2, #2
 800c0a0:	3514      	adds	r5, #20
 800c0a2:	3114      	adds	r1, #20
 800c0a4:	18ab      	adds	r3, r5, r2
 800c0a6:	1889      	adds	r1, r1, r2
 800c0a8:	e001      	b.n	800c0ae <__mcmp+0x1e>
 800c0aa:	429d      	cmp	r5, r3
 800c0ac:	d209      	bcs.n	800c0c2 <__mcmp+0x32>
 800c0ae:	3b04      	subs	r3, #4
 800c0b0:	3904      	subs	r1, #4
 800c0b2:	681a      	ldr	r2, [r3, #0]
 800c0b4:	680c      	ldr	r4, [r1, #0]
 800c0b6:	42a2      	cmp	r2, r4
 800c0b8:	d0f7      	beq.n	800c0aa <__mcmp+0x1a>
 800c0ba:	42a2      	cmp	r2, r4
 800c0bc:	4192      	sbcs	r2, r2
 800c0be:	2001      	movs	r0, #1
 800c0c0:	4310      	orrs	r0, r2
 800c0c2:	bd30      	pop	{r4, r5, pc}

0800c0c4 <__mdiff>:
 800c0c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0c6:	464e      	mov	r6, r9
 800c0c8:	4645      	mov	r5, r8
 800c0ca:	46de      	mov	lr, fp
 800c0cc:	4657      	mov	r7, sl
 800c0ce:	b5e0      	push	{r5, r6, r7, lr}
 800c0d0:	690b      	ldr	r3, [r1, #16]
 800c0d2:	4688      	mov	r8, r1
 800c0d4:	6911      	ldr	r1, [r2, #16]
 800c0d6:	4691      	mov	r9, r2
 800c0d8:	b083      	sub	sp, #12
 800c0da:	1a5c      	subs	r4, r3, r1
 800c0dc:	428b      	cmp	r3, r1
 800c0de:	d000      	beq.n	800c0e2 <__mdiff+0x1e>
 800c0e0:	e095      	b.n	800c20e <__mdiff+0x14a>
 800c0e2:	4646      	mov	r6, r8
 800c0e4:	0089      	lsls	r1, r1, #2
 800c0e6:	3614      	adds	r6, #20
 800c0e8:	3214      	adds	r2, #20
 800c0ea:	1873      	adds	r3, r6, r1
 800c0ec:	1852      	adds	r2, r2, r1
 800c0ee:	e002      	b.n	800c0f6 <__mdiff+0x32>
 800c0f0:	429e      	cmp	r6, r3
 800c0f2:	d300      	bcc.n	800c0f6 <__mdiff+0x32>
 800c0f4:	e08f      	b.n	800c216 <__mdiff+0x152>
 800c0f6:	3b04      	subs	r3, #4
 800c0f8:	3a04      	subs	r2, #4
 800c0fa:	681d      	ldr	r5, [r3, #0]
 800c0fc:	6811      	ldr	r1, [r2, #0]
 800c0fe:	428d      	cmp	r5, r1
 800c100:	d0f6      	beq.n	800c0f0 <__mdiff+0x2c>
 800c102:	d200      	bcs.n	800c106 <__mdiff+0x42>
 800c104:	e07e      	b.n	800c204 <__mdiff+0x140>
 800c106:	4643      	mov	r3, r8
 800c108:	6859      	ldr	r1, [r3, #4]
 800c10a:	f7ff fc89 	bl	800ba20 <_Balloc>
 800c10e:	2800      	cmp	r0, #0
 800c110:	d100      	bne.n	800c114 <__mdiff+0x50>
 800c112:	e08a      	b.n	800c22a <__mdiff+0x166>
 800c114:	4643      	mov	r3, r8
 800c116:	691a      	ldr	r2, [r3, #16]
 800c118:	2314      	movs	r3, #20
 800c11a:	4443      	add	r3, r8
 800c11c:	469c      	mov	ip, r3
 800c11e:	60c4      	str	r4, [r0, #12]
 800c120:	001c      	movs	r4, r3
 800c122:	464b      	mov	r3, r9
 800c124:	691b      	ldr	r3, [r3, #16]
 800c126:	0091      	lsls	r1, r2, #2
 800c128:	009b      	lsls	r3, r3, #2
 800c12a:	4461      	add	r1, ip
 800c12c:	469c      	mov	ip, r3
 800c12e:	2314      	movs	r3, #20
 800c130:	464f      	mov	r7, r9
 800c132:	469a      	mov	sl, r3
 800c134:	3714      	adds	r7, #20
 800c136:	4482      	add	sl, r0
 800c138:	4653      	mov	r3, sl
 800c13a:	44bc      	add	ip, r7
 800c13c:	468b      	mov	fp, r1
 800c13e:	46a2      	mov	sl, r4
 800c140:	2614      	movs	r6, #20
 800c142:	4664      	mov	r4, ip
 800c144:	2100      	movs	r1, #0
 800c146:	4694      	mov	ip, r2
 800c148:	4642      	mov	r2, r8
 800c14a:	4680      	mov	r8, r0
 800c14c:	9301      	str	r3, [sp, #4]
 800c14e:	5993      	ldr	r3, [r2, r6]
 800c150:	cf01      	ldmia	r7!, {r0}
 800c152:	041d      	lsls	r5, r3, #16
 800c154:	0c2d      	lsrs	r5, r5, #16
 800c156:	1869      	adds	r1, r5, r1
 800c158:	0405      	lsls	r5, r0, #16
 800c15a:	0c2d      	lsrs	r5, r5, #16
 800c15c:	1b4d      	subs	r5, r1, r5
 800c15e:	0c01      	lsrs	r1, r0, #16
 800c160:	4640      	mov	r0, r8
 800c162:	0c1b      	lsrs	r3, r3, #16
 800c164:	1a5b      	subs	r3, r3, r1
 800c166:	1429      	asrs	r1, r5, #16
 800c168:	185b      	adds	r3, r3, r1
 800c16a:	042d      	lsls	r5, r5, #16
 800c16c:	1419      	asrs	r1, r3, #16
 800c16e:	0c2d      	lsrs	r5, r5, #16
 800c170:	041b      	lsls	r3, r3, #16
 800c172:	432b      	orrs	r3, r5
 800c174:	5183      	str	r3, [r0, r6]
 800c176:	3604      	adds	r6, #4
 800c178:	42bc      	cmp	r4, r7
 800c17a:	d8e8      	bhi.n	800c14e <__mdiff+0x8a>
 800c17c:	4662      	mov	r2, ip
 800c17e:	46a4      	mov	ip, r4
 800c180:	464d      	mov	r5, r9
 800c182:	001c      	movs	r4, r3
 800c184:	4663      	mov	r3, ip
 800c186:	464e      	mov	r6, r9
 800c188:	1b5d      	subs	r5, r3, r5
 800c18a:	3d15      	subs	r5, #21
 800c18c:	3615      	adds	r6, #21
 800c18e:	2300      	movs	r3, #0
 800c190:	08ad      	lsrs	r5, r5, #2
 800c192:	45b4      	cmp	ip, r6
 800c194:	d300      	bcc.n	800c198 <__mdiff+0xd4>
 800c196:	00ab      	lsls	r3, r5, #2
 800c198:	9f01      	ldr	r7, [sp, #4]
 800c19a:	46b8      	mov	r8, r7
 800c19c:	2704      	movs	r7, #4
 800c19e:	4443      	add	r3, r8
 800c1a0:	45b4      	cmp	ip, r6
 800c1a2:	d301      	bcc.n	800c1a8 <__mdiff+0xe4>
 800c1a4:	3501      	adds	r5, #1
 800c1a6:	00af      	lsls	r7, r5, #2
 800c1a8:	9d01      	ldr	r5, [sp, #4]
 800c1aa:	44ba      	add	sl, r7
 800c1ac:	46ac      	mov	ip, r5
 800c1ae:	44bc      	add	ip, r7
 800c1b0:	45d3      	cmp	fp, sl
 800c1b2:	d918      	bls.n	800c1e6 <__mdiff+0x122>
 800c1b4:	4665      	mov	r5, ip
 800c1b6:	4657      	mov	r7, sl
 800c1b8:	465e      	mov	r6, fp
 800c1ba:	cf10      	ldmia	r7!, {r4}
 800c1bc:	0423      	lsls	r3, r4, #16
 800c1be:	0c1b      	lsrs	r3, r3, #16
 800c1c0:	185b      	adds	r3, r3, r1
 800c1c2:	1419      	asrs	r1, r3, #16
 800c1c4:	0c24      	lsrs	r4, r4, #16
 800c1c6:	1864      	adds	r4, r4, r1
 800c1c8:	041b      	lsls	r3, r3, #16
 800c1ca:	1421      	asrs	r1, r4, #16
 800c1cc:	0c1b      	lsrs	r3, r3, #16
 800c1ce:	0424      	lsls	r4, r4, #16
 800c1d0:	431c      	orrs	r4, r3
 800c1d2:	c510      	stmia	r5!, {r4}
 800c1d4:	42be      	cmp	r6, r7
 800c1d6:	d8f0      	bhi.n	800c1ba <__mdiff+0xf6>
 800c1d8:	0031      	movs	r1, r6
 800c1da:	4653      	mov	r3, sl
 800c1dc:	3901      	subs	r1, #1
 800c1de:	1acb      	subs	r3, r1, r3
 800c1e0:	089b      	lsrs	r3, r3, #2
 800c1e2:	009b      	lsls	r3, r3, #2
 800c1e4:	4463      	add	r3, ip
 800c1e6:	2c00      	cmp	r4, #0
 800c1e8:	d104      	bne.n	800c1f4 <__mdiff+0x130>
 800c1ea:	3b04      	subs	r3, #4
 800c1ec:	6819      	ldr	r1, [r3, #0]
 800c1ee:	3a01      	subs	r2, #1
 800c1f0:	2900      	cmp	r1, #0
 800c1f2:	d0fa      	beq.n	800c1ea <__mdiff+0x126>
 800c1f4:	6102      	str	r2, [r0, #16]
 800c1f6:	b003      	add	sp, #12
 800c1f8:	bcf0      	pop	{r4, r5, r6, r7}
 800c1fa:	46bb      	mov	fp, r7
 800c1fc:	46b2      	mov	sl, r6
 800c1fe:	46a9      	mov	r9, r5
 800c200:	46a0      	mov	r8, r4
 800c202:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c204:	4643      	mov	r3, r8
 800c206:	2401      	movs	r4, #1
 800c208:	46c8      	mov	r8, r9
 800c20a:	4699      	mov	r9, r3
 800c20c:	e77b      	b.n	800c106 <__mdiff+0x42>
 800c20e:	2c00      	cmp	r4, #0
 800c210:	dbf8      	blt.n	800c204 <__mdiff+0x140>
 800c212:	2400      	movs	r4, #0
 800c214:	e777      	b.n	800c106 <__mdiff+0x42>
 800c216:	2100      	movs	r1, #0
 800c218:	f7ff fc02 	bl	800ba20 <_Balloc>
 800c21c:	2800      	cmp	r0, #0
 800c21e:	d00b      	beq.n	800c238 <__mdiff+0x174>
 800c220:	2301      	movs	r3, #1
 800c222:	6103      	str	r3, [r0, #16]
 800c224:	2300      	movs	r3, #0
 800c226:	6143      	str	r3, [r0, #20]
 800c228:	e7e5      	b.n	800c1f6 <__mdiff+0x132>
 800c22a:	2190      	movs	r1, #144	; 0x90
 800c22c:	2200      	movs	r2, #0
 800c22e:	4b05      	ldr	r3, [pc, #20]	; (800c244 <__mdiff+0x180>)
 800c230:	4805      	ldr	r0, [pc, #20]	; (800c248 <__mdiff+0x184>)
 800c232:	0089      	lsls	r1, r1, #2
 800c234:	f000 fbb4 	bl	800c9a0 <__assert_func>
 800c238:	2200      	movs	r2, #0
 800c23a:	4b02      	ldr	r3, [pc, #8]	; (800c244 <__mdiff+0x180>)
 800c23c:	4903      	ldr	r1, [pc, #12]	; (800c24c <__mdiff+0x188>)
 800c23e:	4802      	ldr	r0, [pc, #8]	; (800c248 <__mdiff+0x184>)
 800c240:	f000 fbae 	bl	800c9a0 <__assert_func>
 800c244:	08013470 	.word	0x08013470
 800c248:	080134d0 	.word	0x080134d0
 800c24c:	00000232 	.word	0x00000232

0800c250 <__ulp>:
 800c250:	4b0f      	ldr	r3, [pc, #60]	; (800c290 <__ulp+0x40>)
 800c252:	4019      	ands	r1, r3
 800c254:	4b0f      	ldr	r3, [pc, #60]	; (800c294 <__ulp+0x44>)
 800c256:	469c      	mov	ip, r3
 800c258:	4461      	add	r1, ip
 800c25a:	2900      	cmp	r1, #0
 800c25c:	dd04      	ble.n	800c268 <__ulp+0x18>
 800c25e:	2200      	movs	r2, #0
 800c260:	000b      	movs	r3, r1
 800c262:	0010      	movs	r0, r2
 800c264:	0019      	movs	r1, r3
 800c266:	4770      	bx	lr
 800c268:	4249      	negs	r1, r1
 800c26a:	2200      	movs	r2, #0
 800c26c:	2300      	movs	r3, #0
 800c26e:	1509      	asrs	r1, r1, #20
 800c270:	2913      	cmp	r1, #19
 800c272:	dc04      	bgt.n	800c27e <__ulp+0x2e>
 800c274:	2080      	movs	r0, #128	; 0x80
 800c276:	0300      	lsls	r0, r0, #12
 800c278:	4108      	asrs	r0, r1
 800c27a:	0003      	movs	r3, r0
 800c27c:	e7f1      	b.n	800c262 <__ulp+0x12>
 800c27e:	3914      	subs	r1, #20
 800c280:	2001      	movs	r0, #1
 800c282:	291e      	cmp	r1, #30
 800c284:	dc02      	bgt.n	800c28c <__ulp+0x3c>
 800c286:	2080      	movs	r0, #128	; 0x80
 800c288:	0600      	lsls	r0, r0, #24
 800c28a:	40c8      	lsrs	r0, r1
 800c28c:	0002      	movs	r2, r0
 800c28e:	e7e8      	b.n	800c262 <__ulp+0x12>
 800c290:	7ff00000 	.word	0x7ff00000
 800c294:	fcc00000 	.word	0xfcc00000

0800c298 <__b2d>:
 800c298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c29a:	0006      	movs	r6, r0
 800c29c:	4647      	mov	r7, r8
 800c29e:	46ce      	mov	lr, r9
 800c2a0:	6904      	ldr	r4, [r0, #16]
 800c2a2:	3614      	adds	r6, #20
 800c2a4:	00a4      	lsls	r4, r4, #2
 800c2a6:	1934      	adds	r4, r6, r4
 800c2a8:	1f23      	subs	r3, r4, #4
 800c2aa:	681d      	ldr	r5, [r3, #0]
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	0028      	movs	r0, r5
 800c2b0:	000f      	movs	r7, r1
 800c2b2:	4698      	mov	r8, r3
 800c2b4:	f7ff fcc4 	bl	800bc40 <__hi0bits>
 800c2b8:	2120      	movs	r1, #32
 800c2ba:	1a0a      	subs	r2, r1, r0
 800c2bc:	603a      	str	r2, [r7, #0]
 800c2be:	280a      	cmp	r0, #10
 800c2c0:	dd2e      	ble.n	800c320 <__b2d+0x88>
 800c2c2:	4546      	cmp	r6, r8
 800c2c4:	d223      	bcs.n	800c30e <__b2d+0x76>
 800c2c6:	2308      	movs	r3, #8
 800c2c8:	425b      	negs	r3, r3
 800c2ca:	4698      	mov	r8, r3
 800c2cc:	44a0      	add	r8, r4
 800c2ce:	4643      	mov	r3, r8
 800c2d0:	681f      	ldr	r7, [r3, #0]
 800c2d2:	230b      	movs	r3, #11
 800c2d4:	425b      	negs	r3, r3
 800c2d6:	469c      	mov	ip, r3
 800c2d8:	4484      	add	ip, r0
 800c2da:	280b      	cmp	r0, #11
 800c2dc:	d01c      	beq.n	800c318 <__b2d+0x80>
 800c2de:	4663      	mov	r3, ip
 800c2e0:	409d      	lsls	r5, r3
 800c2e2:	1ac9      	subs	r1, r1, r3
 800c2e4:	003b      	movs	r3, r7
 800c2e6:	40cb      	lsrs	r3, r1
 800c2e8:	481c      	ldr	r0, [pc, #112]	; (800c35c <__b2d+0xc4>)
 800c2ea:	431d      	orrs	r5, r3
 800c2ec:	4328      	orrs	r0, r5
 800c2ee:	0003      	movs	r3, r0
 800c2f0:	4546      	cmp	r6, r8
 800c2f2:	d22f      	bcs.n	800c354 <__b2d+0xbc>
 800c2f4:	3c0c      	subs	r4, #12
 800c2f6:	6820      	ldr	r0, [r4, #0]
 800c2f8:	40c8      	lsrs	r0, r1
 800c2fa:	4661      	mov	r1, ip
 800c2fc:	408f      	lsls	r7, r1
 800c2fe:	4307      	orrs	r7, r0
 800c300:	003a      	movs	r2, r7
 800c302:	0010      	movs	r0, r2
 800c304:	0019      	movs	r1, r3
 800c306:	bcc0      	pop	{r6, r7}
 800c308:	46b9      	mov	r9, r7
 800c30a:	46b0      	mov	r8, r6
 800c30c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c30e:	0003      	movs	r3, r0
 800c310:	2700      	movs	r7, #0
 800c312:	3b0b      	subs	r3, #11
 800c314:	280b      	cmp	r0, #11
 800c316:	d117      	bne.n	800c348 <__b2d+0xb0>
 800c318:	4910      	ldr	r1, [pc, #64]	; (800c35c <__b2d+0xc4>)
 800c31a:	4329      	orrs	r1, r5
 800c31c:	000b      	movs	r3, r1
 800c31e:	e7ef      	b.n	800c300 <__b2d+0x68>
 800c320:	002f      	movs	r7, r5
 800c322:	3915      	subs	r1, #21
 800c324:	1a0b      	subs	r3, r1, r0
 800c326:	40df      	lsrs	r7, r3
 800c328:	490c      	ldr	r1, [pc, #48]	; (800c35c <__b2d+0xc4>)
 800c32a:	4699      	mov	r9, r3
 800c32c:	4339      	orrs	r1, r7
 800c32e:	000b      	movs	r3, r1
 800c330:	2700      	movs	r7, #0
 800c332:	4546      	cmp	r6, r8
 800c334:	d203      	bcs.n	800c33e <__b2d+0xa6>
 800c336:	4649      	mov	r1, r9
 800c338:	3c08      	subs	r4, #8
 800c33a:	6827      	ldr	r7, [r4, #0]
 800c33c:	40cf      	lsrs	r7, r1
 800c33e:	3015      	adds	r0, #21
 800c340:	4085      	lsls	r5, r0
 800c342:	433d      	orrs	r5, r7
 800c344:	002a      	movs	r2, r5
 800c346:	e7dc      	b.n	800c302 <__b2d+0x6a>
 800c348:	409d      	lsls	r5, r3
 800c34a:	4904      	ldr	r1, [pc, #16]	; (800c35c <__b2d+0xc4>)
 800c34c:	2700      	movs	r7, #0
 800c34e:	4329      	orrs	r1, r5
 800c350:	000b      	movs	r3, r1
 800c352:	e7d5      	b.n	800c300 <__b2d+0x68>
 800c354:	4661      	mov	r1, ip
 800c356:	408f      	lsls	r7, r1
 800c358:	e7d2      	b.n	800c300 <__b2d+0x68>
 800c35a:	46c0      	nop			; (mov r8, r8)
 800c35c:	3ff00000 	.word	0x3ff00000

0800c360 <__d2b>:
 800c360:	b570      	push	{r4, r5, r6, lr}
 800c362:	2101      	movs	r1, #1
 800c364:	b082      	sub	sp, #8
 800c366:	0015      	movs	r5, r2
 800c368:	001c      	movs	r4, r3
 800c36a:	f7ff fb59 	bl	800ba20 <_Balloc>
 800c36e:	1e06      	subs	r6, r0, #0
 800c370:	d04f      	beq.n	800c412 <__d2b+0xb2>
 800c372:	0323      	lsls	r3, r4, #12
 800c374:	0064      	lsls	r4, r4, #1
 800c376:	0b1b      	lsrs	r3, r3, #12
 800c378:	0d64      	lsrs	r4, r4, #21
 800c37a:	d002      	beq.n	800c382 <__d2b+0x22>
 800c37c:	2280      	movs	r2, #128	; 0x80
 800c37e:	0352      	lsls	r2, r2, #13
 800c380:	4313      	orrs	r3, r2
 800c382:	9301      	str	r3, [sp, #4]
 800c384:	2d00      	cmp	r5, #0
 800c386:	d117      	bne.n	800c3b8 <__d2b+0x58>
 800c388:	a801      	add	r0, sp, #4
 800c38a:	f7ff fc75 	bl	800bc78 <__lo0bits>
 800c38e:	9b01      	ldr	r3, [sp, #4]
 800c390:	2501      	movs	r5, #1
 800c392:	6173      	str	r3, [r6, #20]
 800c394:	2301      	movs	r3, #1
 800c396:	3020      	adds	r0, #32
 800c398:	6133      	str	r3, [r6, #16]
 800c39a:	2c00      	cmp	r4, #0
 800c39c:	d024      	beq.n	800c3e8 <__d2b+0x88>
 800c39e:	4b20      	ldr	r3, [pc, #128]	; (800c420 <__d2b+0xc0>)
 800c3a0:	469c      	mov	ip, r3
 800c3a2:	9b06      	ldr	r3, [sp, #24]
 800c3a4:	4464      	add	r4, ip
 800c3a6:	1824      	adds	r4, r4, r0
 800c3a8:	601c      	str	r4, [r3, #0]
 800c3aa:	2335      	movs	r3, #53	; 0x35
 800c3ac:	1a18      	subs	r0, r3, r0
 800c3ae:	9b07      	ldr	r3, [sp, #28]
 800c3b0:	6018      	str	r0, [r3, #0]
 800c3b2:	0030      	movs	r0, r6
 800c3b4:	b002      	add	sp, #8
 800c3b6:	bd70      	pop	{r4, r5, r6, pc}
 800c3b8:	4668      	mov	r0, sp
 800c3ba:	9500      	str	r5, [sp, #0]
 800c3bc:	f7ff fc5c 	bl	800bc78 <__lo0bits>
 800c3c0:	2800      	cmp	r0, #0
 800c3c2:	d022      	beq.n	800c40a <__d2b+0xaa>
 800c3c4:	9d01      	ldr	r5, [sp, #4]
 800c3c6:	2320      	movs	r3, #32
 800c3c8:	002a      	movs	r2, r5
 800c3ca:	1a1b      	subs	r3, r3, r0
 800c3cc:	409a      	lsls	r2, r3
 800c3ce:	0013      	movs	r3, r2
 800c3d0:	40c5      	lsrs	r5, r0
 800c3d2:	9a00      	ldr	r2, [sp, #0]
 800c3d4:	9501      	str	r5, [sp, #4]
 800c3d6:	4313      	orrs	r3, r2
 800c3d8:	6173      	str	r3, [r6, #20]
 800c3da:	61b5      	str	r5, [r6, #24]
 800c3dc:	1e6b      	subs	r3, r5, #1
 800c3de:	419d      	sbcs	r5, r3
 800c3e0:	3501      	adds	r5, #1
 800c3e2:	6135      	str	r5, [r6, #16]
 800c3e4:	2c00      	cmp	r4, #0
 800c3e6:	d1da      	bne.n	800c39e <__d2b+0x3e>
 800c3e8:	4b0e      	ldr	r3, [pc, #56]	; (800c424 <__d2b+0xc4>)
 800c3ea:	469c      	mov	ip, r3
 800c3ec:	9b06      	ldr	r3, [sp, #24]
 800c3ee:	4460      	add	r0, ip
 800c3f0:	6018      	str	r0, [r3, #0]
 800c3f2:	4b0d      	ldr	r3, [pc, #52]	; (800c428 <__d2b+0xc8>)
 800c3f4:	18eb      	adds	r3, r5, r3
 800c3f6:	009b      	lsls	r3, r3, #2
 800c3f8:	18f3      	adds	r3, r6, r3
 800c3fa:	6958      	ldr	r0, [r3, #20]
 800c3fc:	f7ff fc20 	bl	800bc40 <__hi0bits>
 800c400:	016d      	lsls	r5, r5, #5
 800c402:	9b07      	ldr	r3, [sp, #28]
 800c404:	1a2d      	subs	r5, r5, r0
 800c406:	601d      	str	r5, [r3, #0]
 800c408:	e7d3      	b.n	800c3b2 <__d2b+0x52>
 800c40a:	9b00      	ldr	r3, [sp, #0]
 800c40c:	9d01      	ldr	r5, [sp, #4]
 800c40e:	6173      	str	r3, [r6, #20]
 800c410:	e7e3      	b.n	800c3da <__d2b+0x7a>
 800c412:	2200      	movs	r2, #0
 800c414:	4b05      	ldr	r3, [pc, #20]	; (800c42c <__d2b+0xcc>)
 800c416:	4906      	ldr	r1, [pc, #24]	; (800c430 <__d2b+0xd0>)
 800c418:	4806      	ldr	r0, [pc, #24]	; (800c434 <__d2b+0xd4>)
 800c41a:	f000 fac1 	bl	800c9a0 <__assert_func>
 800c41e:	46c0      	nop			; (mov r8, r8)
 800c420:	fffffbcd 	.word	0xfffffbcd
 800c424:	fffffbce 	.word	0xfffffbce
 800c428:	3fffffff 	.word	0x3fffffff
 800c42c:	08013470 	.word	0x08013470
 800c430:	0000030a 	.word	0x0000030a
 800c434:	080134d0 	.word	0x080134d0

0800c438 <__ratio>:
 800c438:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c43a:	46ce      	mov	lr, r9
 800c43c:	4647      	mov	r7, r8
 800c43e:	b580      	push	{r7, lr}
 800c440:	b085      	sub	sp, #20
 800c442:	4688      	mov	r8, r1
 800c444:	a902      	add	r1, sp, #8
 800c446:	4681      	mov	r9, r0
 800c448:	f7ff ff26 	bl	800c298 <__b2d>
 800c44c:	0004      	movs	r4, r0
 800c44e:	000d      	movs	r5, r1
 800c450:	4640      	mov	r0, r8
 800c452:	a903      	add	r1, sp, #12
 800c454:	f7ff ff20 	bl	800c298 <__b2d>
 800c458:	0002      	movs	r2, r0
 800c45a:	000b      	movs	r3, r1
 800c45c:	4640      	mov	r0, r8
 800c45e:	4649      	mov	r1, r9
 800c460:	6900      	ldr	r0, [r0, #16]
 800c462:	6909      	ldr	r1, [r1, #16]
 800c464:	9200      	str	r2, [sp, #0]
 800c466:	9301      	str	r3, [sp, #4]
 800c468:	1a09      	subs	r1, r1, r0
 800c46a:	0149      	lsls	r1, r1, #5
 800c46c:	468c      	mov	ip, r1
 800c46e:	9802      	ldr	r0, [sp, #8]
 800c470:	9903      	ldr	r1, [sp, #12]
 800c472:	1a40      	subs	r0, r0, r1
 800c474:	0001      	movs	r1, r0
 800c476:	4461      	add	r1, ip
 800c478:	2900      	cmp	r1, #0
 800c47a:	dd0b      	ble.n	800c494 <__ratio+0x5c>
 800c47c:	0509      	lsls	r1, r1, #20
 800c47e:	194f      	adds	r7, r1, r5
 800c480:	003d      	movs	r5, r7
 800c482:	0020      	movs	r0, r4
 800c484:	0029      	movs	r1, r5
 800c486:	f7f9 f9fb 	bl	8005880 <__aeabi_ddiv>
 800c48a:	b005      	add	sp, #20
 800c48c:	bcc0      	pop	{r6, r7}
 800c48e:	46b9      	mov	r9, r7
 800c490:	46b0      	mov	r8, r6
 800c492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c494:	0509      	lsls	r1, r1, #20
 800c496:	1a5b      	subs	r3, r3, r1
 800c498:	9301      	str	r3, [sp, #4]
 800c49a:	9a00      	ldr	r2, [sp, #0]
 800c49c:	9b01      	ldr	r3, [sp, #4]
 800c49e:	e7f0      	b.n	800c482 <__ratio+0x4a>

0800c4a0 <_mprec_log10>:
 800c4a0:	b510      	push	{r4, lr}
 800c4a2:	0004      	movs	r4, r0
 800c4a4:	2817      	cmp	r0, #23
 800c4a6:	dd09      	ble.n	800c4bc <_mprec_log10+0x1c>
 800c4a8:	2000      	movs	r0, #0
 800c4aa:	4907      	ldr	r1, [pc, #28]	; (800c4c8 <_mprec_log10+0x28>)
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	4b07      	ldr	r3, [pc, #28]	; (800c4cc <_mprec_log10+0x2c>)
 800c4b0:	3c01      	subs	r4, #1
 800c4b2:	f7f9 fde7 	bl	8006084 <__aeabi_dmul>
 800c4b6:	2c00      	cmp	r4, #0
 800c4b8:	d1f8      	bne.n	800c4ac <_mprec_log10+0xc>
 800c4ba:	bd10      	pop	{r4, pc}
 800c4bc:	00c4      	lsls	r4, r0, #3
 800c4be:	4804      	ldr	r0, [pc, #16]	; (800c4d0 <_mprec_log10+0x30>)
 800c4c0:	1904      	adds	r4, r0, r4
 800c4c2:	6820      	ldr	r0, [r4, #0]
 800c4c4:	6861      	ldr	r1, [r4, #4]
 800c4c6:	e7f8      	b.n	800c4ba <_mprec_log10+0x1a>
 800c4c8:	3ff00000 	.word	0x3ff00000
 800c4cc:	40240000 	.word	0x40240000
 800c4d0:	08012df8 	.word	0x08012df8

0800c4d4 <__copybits>:
 800c4d4:	0013      	movs	r3, r2
 800c4d6:	3901      	subs	r1, #1
 800c4d8:	b570      	push	{r4, r5, r6, lr}
 800c4da:	114c      	asrs	r4, r1, #5
 800c4dc:	6911      	ldr	r1, [r2, #16]
 800c4de:	3401      	adds	r4, #1
 800c4e0:	3314      	adds	r3, #20
 800c4e2:	0089      	lsls	r1, r1, #2
 800c4e4:	00a4      	lsls	r4, r4, #2
 800c4e6:	1859      	adds	r1, r3, r1
 800c4e8:	1904      	adds	r4, r0, r4
 800c4ea:	428b      	cmp	r3, r1
 800c4ec:	d20a      	bcs.n	800c504 <__copybits+0x30>
 800c4ee:	0005      	movs	r5, r0
 800c4f0:	cb40      	ldmia	r3!, {r6}
 800c4f2:	c540      	stmia	r5!, {r6}
 800c4f4:	4299      	cmp	r1, r3
 800c4f6:	d8fb      	bhi.n	800c4f0 <__copybits+0x1c>
 800c4f8:	1a8b      	subs	r3, r1, r2
 800c4fa:	3b15      	subs	r3, #21
 800c4fc:	089b      	lsrs	r3, r3, #2
 800c4fe:	3301      	adds	r3, #1
 800c500:	009b      	lsls	r3, r3, #2
 800c502:	18c0      	adds	r0, r0, r3
 800c504:	4284      	cmp	r4, r0
 800c506:	d903      	bls.n	800c510 <__copybits+0x3c>
 800c508:	2300      	movs	r3, #0
 800c50a:	c008      	stmia	r0!, {r3}
 800c50c:	4284      	cmp	r4, r0
 800c50e:	d8fc      	bhi.n	800c50a <__copybits+0x36>
 800c510:	bd70      	pop	{r4, r5, r6, pc}
 800c512:	46c0      	nop			; (mov r8, r8)

0800c514 <__any_on>:
 800c514:	0002      	movs	r2, r0
 800c516:	6903      	ldr	r3, [r0, #16]
 800c518:	b510      	push	{r4, lr}
 800c51a:	3214      	adds	r2, #20
 800c51c:	1148      	asrs	r0, r1, #5
 800c51e:	4283      	cmp	r3, r0
 800c520:	da0a      	bge.n	800c538 <__any_on+0x24>
 800c522:	009b      	lsls	r3, r3, #2
 800c524:	18d3      	adds	r3, r2, r3
 800c526:	e003      	b.n	800c530 <__any_on+0x1c>
 800c528:	3b04      	subs	r3, #4
 800c52a:	6819      	ldr	r1, [r3, #0]
 800c52c:	2900      	cmp	r1, #0
 800c52e:	d117      	bne.n	800c560 <__any_on+0x4c>
 800c530:	4293      	cmp	r3, r2
 800c532:	d8f9      	bhi.n	800c528 <__any_on+0x14>
 800c534:	2000      	movs	r0, #0
 800c536:	bd10      	pop	{r4, pc}
 800c538:	4283      	cmp	r3, r0
 800c53a:	dd0e      	ble.n	800c55a <__any_on+0x46>
 800c53c:	231f      	movs	r3, #31
 800c53e:	001c      	movs	r4, r3
 800c540:	400c      	ands	r4, r1
 800c542:	420b      	tst	r3, r1
 800c544:	d009      	beq.n	800c55a <__any_on+0x46>
 800c546:	0083      	lsls	r3, r0, #2
 800c548:	18d3      	adds	r3, r2, r3
 800c54a:	6819      	ldr	r1, [r3, #0]
 800c54c:	2001      	movs	r0, #1
 800c54e:	40e1      	lsrs	r1, r4
 800c550:	40a1      	lsls	r1, r4
 800c552:	681c      	ldr	r4, [r3, #0]
 800c554:	428c      	cmp	r4, r1
 800c556:	d1ee      	bne.n	800c536 <__any_on+0x22>
 800c558:	e7ea      	b.n	800c530 <__any_on+0x1c>
 800c55a:	0083      	lsls	r3, r0, #2
 800c55c:	18d3      	adds	r3, r2, r3
 800c55e:	e7e7      	b.n	800c530 <__any_on+0x1c>
 800c560:	2001      	movs	r0, #1
 800c562:	e7e8      	b.n	800c536 <__any_on+0x22>

0800c564 <_calloc_r>:
 800c564:	434a      	muls	r2, r1
 800c566:	b570      	push	{r4, r5, r6, lr}
 800c568:	0011      	movs	r1, r2
 800c56a:	0015      	movs	r5, r2
 800c56c:	f7fa fe38 	bl	80071e0 <_malloc_r>
 800c570:	1e04      	subs	r4, r0, #0
 800c572:	d003      	beq.n	800c57c <_calloc_r+0x18>
 800c574:	002a      	movs	r2, r5
 800c576:	2100      	movs	r1, #0
 800c578:	f7fa fd7e 	bl	8007078 <memset>
 800c57c:	0020      	movs	r0, r4
 800c57e:	bd70      	pop	{r4, r5, r6, pc}

0800c580 <__sfputc_r>:
 800c580:	6893      	ldr	r3, [r2, #8]
 800c582:	b510      	push	{r4, lr}
 800c584:	3b01      	subs	r3, #1
 800c586:	6093      	str	r3, [r2, #8]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	da04      	bge.n	800c596 <__sfputc_r+0x16>
 800c58c:	6994      	ldr	r4, [r2, #24]
 800c58e:	42a3      	cmp	r3, r4
 800c590:	db07      	blt.n	800c5a2 <__sfputc_r+0x22>
 800c592:	290a      	cmp	r1, #10
 800c594:	d005      	beq.n	800c5a2 <__sfputc_r+0x22>
 800c596:	6813      	ldr	r3, [r2, #0]
 800c598:	1c58      	adds	r0, r3, #1
 800c59a:	6010      	str	r0, [r2, #0]
 800c59c:	0008      	movs	r0, r1
 800c59e:	7019      	strb	r1, [r3, #0]
 800c5a0:	bd10      	pop	{r4, pc}
 800c5a2:	f7fd f90b 	bl	80097bc <__swbuf_r>
 800c5a6:	e7fb      	b.n	800c5a0 <__sfputc_r+0x20>

0800c5a8 <__sfputs_r>:
 800c5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5aa:	0005      	movs	r5, r0
 800c5ac:	000e      	movs	r6, r1
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d00d      	beq.n	800c5ce <__sfputs_r+0x26>
 800c5b2:	0014      	movs	r4, r2
 800c5b4:	18d7      	adds	r7, r2, r3
 800c5b6:	e002      	b.n	800c5be <__sfputs_r+0x16>
 800c5b8:	3401      	adds	r4, #1
 800c5ba:	42bc      	cmp	r4, r7
 800c5bc:	d007      	beq.n	800c5ce <__sfputs_r+0x26>
 800c5be:	0032      	movs	r2, r6
 800c5c0:	0028      	movs	r0, r5
 800c5c2:	7821      	ldrb	r1, [r4, #0]
 800c5c4:	f7ff ffdc 	bl	800c580 <__sfputc_r>
 800c5c8:	1c43      	adds	r3, r0, #1
 800c5ca:	d1f5      	bne.n	800c5b8 <__sfputs_r+0x10>
 800c5cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5ce:	2000      	movs	r0, #0
 800c5d0:	e7fc      	b.n	800c5cc <__sfputs_r+0x24>
 800c5d2:	46c0      	nop			; (mov r8, r8)

0800c5d4 <__sprint_r>:
 800c5d4:	6893      	ldr	r3, [r2, #8]
 800c5d6:	b510      	push	{r4, lr}
 800c5d8:	0014      	movs	r4, r2
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d102      	bne.n	800c5e4 <__sprint_r+0x10>
 800c5de:	2000      	movs	r0, #0
 800c5e0:	6053      	str	r3, [r2, #4]
 800c5e2:	bd10      	pop	{r4, pc}
 800c5e4:	f000 fa46 	bl	800ca74 <__sfvwrite_r>
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	60a3      	str	r3, [r4, #8]
 800c5ec:	6063      	str	r3, [r4, #4]
 800c5ee:	e7f8      	b.n	800c5e2 <__sprint_r+0xe>

0800c5f0 <_vfiprintf_r>:
 800c5f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5f2:	46de      	mov	lr, fp
 800c5f4:	4657      	mov	r7, sl
 800c5f6:	464e      	mov	r6, r9
 800c5f8:	4645      	mov	r5, r8
 800c5fa:	b5e0      	push	{r5, r6, r7, lr}
 800c5fc:	4683      	mov	fp, r0
 800c5fe:	468a      	mov	sl, r1
 800c600:	4691      	mov	r9, r2
 800c602:	001c      	movs	r4, r3
 800c604:	b09f      	sub	sp, #124	; 0x7c
 800c606:	2800      	cmp	r0, #0
 800c608:	d003      	beq.n	800c612 <_vfiprintf_r+0x22>
 800c60a:	6983      	ldr	r3, [r0, #24]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d100      	bne.n	800c612 <_vfiprintf_r+0x22>
 800c610:	e0ab      	b.n	800c76a <_vfiprintf_r+0x17a>
 800c612:	4b9e      	ldr	r3, [pc, #632]	; (800c88c <_vfiprintf_r+0x29c>)
 800c614:	459a      	cmp	sl, r3
 800c616:	d100      	bne.n	800c61a <_vfiprintf_r+0x2a>
 800c618:	e0ad      	b.n	800c776 <_vfiprintf_r+0x186>
 800c61a:	4b9d      	ldr	r3, [pc, #628]	; (800c890 <_vfiprintf_r+0x2a0>)
 800c61c:	459a      	cmp	sl, r3
 800c61e:	d100      	bne.n	800c622 <_vfiprintf_r+0x32>
 800c620:	e0bb      	b.n	800c79a <_vfiprintf_r+0x1aa>
 800c622:	4b9c      	ldr	r3, [pc, #624]	; (800c894 <_vfiprintf_r+0x2a4>)
 800c624:	459a      	cmp	sl, r3
 800c626:	d100      	bne.n	800c62a <_vfiprintf_r+0x3a>
 800c628:	e12b      	b.n	800c882 <_vfiprintf_r+0x292>
 800c62a:	4653      	mov	r3, sl
 800c62c:	899b      	ldrh	r3, [r3, #12]
 800c62e:	071b      	lsls	r3, r3, #28
 800c630:	d400      	bmi.n	800c634 <_vfiprintf_r+0x44>
 800c632:	e0a8      	b.n	800c786 <_vfiprintf_r+0x196>
 800c634:	4653      	mov	r3, sl
 800c636:	691b      	ldr	r3, [r3, #16]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d100      	bne.n	800c63e <_vfiprintf_r+0x4e>
 800c63c:	e0a3      	b.n	800c786 <_vfiprintf_r+0x196>
 800c63e:	2300      	movs	r3, #0
 800c640:	ad06      	add	r5, sp, #24
 800c642:	616b      	str	r3, [r5, #20]
 800c644:	3320      	adds	r3, #32
 800c646:	766b      	strb	r3, [r5, #25]
 800c648:	3310      	adds	r3, #16
 800c64a:	76ab      	strb	r3, [r5, #26]
 800c64c:	3b2f      	subs	r3, #47	; 0x2f
 800c64e:	4698      	mov	r8, r3
 800c650:	464b      	mov	r3, r9
 800c652:	7819      	ldrb	r1, [r3, #0]
 800c654:	4e90      	ldr	r6, [pc, #576]	; (800c898 <_vfiprintf_r+0x2a8>)
 800c656:	9405      	str	r4, [sp, #20]
 800c658:	2900      	cmp	r1, #0
 800c65a:	d07a      	beq.n	800c752 <_vfiprintf_r+0x162>
 800c65c:	464c      	mov	r4, r9
 800c65e:	000b      	movs	r3, r1
 800c660:	e004      	b.n	800c66c <_vfiprintf_r+0x7c>
 800c662:	7863      	ldrb	r3, [r4, #1]
 800c664:	3401      	adds	r4, #1
 800c666:	2b00      	cmp	r3, #0
 800c668:	d100      	bne.n	800c66c <_vfiprintf_r+0x7c>
 800c66a:	e09a      	b.n	800c7a2 <_vfiprintf_r+0x1b2>
 800c66c:	2b25      	cmp	r3, #37	; 0x25
 800c66e:	d1f8      	bne.n	800c662 <_vfiprintf_r+0x72>
 800c670:	464b      	mov	r3, r9
 800c672:	1ae3      	subs	r3, r4, r3
 800c674:	9302      	str	r3, [sp, #8]
 800c676:	454c      	cmp	r4, r9
 800c678:	d000      	beq.n	800c67c <_vfiprintf_r+0x8c>
 800c67a:	e097      	b.n	800c7ac <_vfiprintf_r+0x1bc>
 800c67c:	7823      	ldrb	r3, [r4, #0]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d067      	beq.n	800c752 <_vfiprintf_r+0x162>
 800c682:	2201      	movs	r2, #1
 800c684:	2300      	movs	r3, #0
 800c686:	4252      	negs	r2, r2
 800c688:	606a      	str	r2, [r5, #4]
 800c68a:	3244      	adds	r2, #68	; 0x44
 800c68c:	3401      	adds	r4, #1
 800c68e:	602b      	str	r3, [r5, #0]
 800c690:	60eb      	str	r3, [r5, #12]
 800c692:	60ab      	str	r3, [r5, #8]
 800c694:	54ab      	strb	r3, [r5, r2]
 800c696:	65ab      	str	r3, [r5, #88]	; 0x58
 800c698:	e006      	b.n	800c6a8 <_vfiprintf_r+0xb8>
 800c69a:	4643      	mov	r3, r8
 800c69c:	1b80      	subs	r0, r0, r6
 800c69e:	4083      	lsls	r3, r0
 800c6a0:	682a      	ldr	r2, [r5, #0]
 800c6a2:	3401      	adds	r4, #1
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	602b      	str	r3, [r5, #0]
 800c6a8:	2205      	movs	r2, #5
 800c6aa:	0030      	movs	r0, r6
 800c6ac:	7821      	ldrb	r1, [r4, #0]
 800c6ae:	f7ff f979 	bl	800b9a4 <memchr>
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	d1f1      	bne.n	800c69a <_vfiprintf_r+0xaa>
 800c6b6:	682b      	ldr	r3, [r5, #0]
 800c6b8:	06da      	lsls	r2, r3, #27
 800c6ba:	d502      	bpl.n	800c6c2 <_vfiprintf_r+0xd2>
 800c6bc:	2243      	movs	r2, #67	; 0x43
 800c6be:	2120      	movs	r1, #32
 800c6c0:	54a9      	strb	r1, [r5, r2]
 800c6c2:	071a      	lsls	r2, r3, #28
 800c6c4:	d502      	bpl.n	800c6cc <_vfiprintf_r+0xdc>
 800c6c6:	2243      	movs	r2, #67	; 0x43
 800c6c8:	212b      	movs	r1, #43	; 0x2b
 800c6ca:	54a9      	strb	r1, [r5, r2]
 800c6cc:	7821      	ldrb	r1, [r4, #0]
 800c6ce:	292a      	cmp	r1, #42	; 0x2a
 800c6d0:	d000      	beq.n	800c6d4 <_vfiprintf_r+0xe4>
 800c6d2:	e07d      	b.n	800c7d0 <_vfiprintf_r+0x1e0>
 800c6d4:	9a05      	ldr	r2, [sp, #20]
 800c6d6:	1d11      	adds	r1, r2, #4
 800c6d8:	6812      	ldr	r2, [r2, #0]
 800c6da:	9105      	str	r1, [sp, #20]
 800c6dc:	2a00      	cmp	r2, #0
 800c6de:	da00      	bge.n	800c6e2 <_vfiprintf_r+0xf2>
 800c6e0:	e0ab      	b.n	800c83a <_vfiprintf_r+0x24a>
 800c6e2:	60ea      	str	r2, [r5, #12]
 800c6e4:	7861      	ldrb	r1, [r4, #1]
 800c6e6:	1c67      	adds	r7, r4, #1
 800c6e8:	292e      	cmp	r1, #46	; 0x2e
 800c6ea:	d100      	bne.n	800c6ee <_vfiprintf_r+0xfe>
 800c6ec:	e084      	b.n	800c7f8 <_vfiprintf_r+0x208>
 800c6ee:	4c6b      	ldr	r4, [pc, #428]	; (800c89c <_vfiprintf_r+0x2ac>)
 800c6f0:	2203      	movs	r2, #3
 800c6f2:	0020      	movs	r0, r4
 800c6f4:	f7ff f956 	bl	800b9a4 <memchr>
 800c6f8:	2800      	cmp	r0, #0
 800c6fa:	d006      	beq.n	800c70a <_vfiprintf_r+0x11a>
 800c6fc:	2340      	movs	r3, #64	; 0x40
 800c6fe:	1b00      	subs	r0, r0, r4
 800c700:	4083      	lsls	r3, r0
 800c702:	682a      	ldr	r2, [r5, #0]
 800c704:	3701      	adds	r7, #1
 800c706:	4313      	orrs	r3, r2
 800c708:	602b      	str	r3, [r5, #0]
 800c70a:	7839      	ldrb	r1, [r7, #0]
 800c70c:	1c7b      	adds	r3, r7, #1
 800c70e:	2206      	movs	r2, #6
 800c710:	4863      	ldr	r0, [pc, #396]	; (800c8a0 <_vfiprintf_r+0x2b0>)
 800c712:	4699      	mov	r9, r3
 800c714:	7629      	strb	r1, [r5, #24]
 800c716:	f7ff f945 	bl	800b9a4 <memchr>
 800c71a:	2800      	cmp	r0, #0
 800c71c:	d100      	bne.n	800c720 <_vfiprintf_r+0x130>
 800c71e:	e092      	b.n	800c846 <_vfiprintf_r+0x256>
 800c720:	4b60      	ldr	r3, [pc, #384]	; (800c8a4 <_vfiprintf_r+0x2b4>)
 800c722:	2b00      	cmp	r3, #0
 800c724:	d100      	bne.n	800c728 <_vfiprintf_r+0x138>
 800c726:	e078      	b.n	800c81a <_vfiprintf_r+0x22a>
 800c728:	ab05      	add	r3, sp, #20
 800c72a:	9300      	str	r3, [sp, #0]
 800c72c:	4652      	mov	r2, sl
 800c72e:	0029      	movs	r1, r5
 800c730:	4658      	mov	r0, fp
 800c732:	4b5d      	ldr	r3, [pc, #372]	; (800c8a8 <_vfiprintf_r+0x2b8>)
 800c734:	f7fa fe8e 	bl	8007454 <_printf_float>
 800c738:	9003      	str	r0, [sp, #12]
 800c73a:	9b03      	ldr	r3, [sp, #12]
 800c73c:	3301      	adds	r3, #1
 800c73e:	d008      	beq.n	800c752 <_vfiprintf_r+0x162>
 800c740:	9a03      	ldr	r2, [sp, #12]
 800c742:	696b      	ldr	r3, [r5, #20]
 800c744:	4694      	mov	ip, r2
 800c746:	4463      	add	r3, ip
 800c748:	616b      	str	r3, [r5, #20]
 800c74a:	464b      	mov	r3, r9
 800c74c:	7819      	ldrb	r1, [r3, #0]
 800c74e:	2900      	cmp	r1, #0
 800c750:	d184      	bne.n	800c65c <_vfiprintf_r+0x6c>
 800c752:	4653      	mov	r3, sl
 800c754:	899b      	ldrh	r3, [r3, #12]
 800c756:	065b      	lsls	r3, r3, #25
 800c758:	d41c      	bmi.n	800c794 <_vfiprintf_r+0x1a4>
 800c75a:	6968      	ldr	r0, [r5, #20]
 800c75c:	b01f      	add	sp, #124	; 0x7c
 800c75e:	bcf0      	pop	{r4, r5, r6, r7}
 800c760:	46bb      	mov	fp, r7
 800c762:	46b2      	mov	sl, r6
 800c764:	46a9      	mov	r9, r5
 800c766:	46a0      	mov	r8, r4
 800c768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c76a:	f7fe fbc7 	bl	800aefc <__sinit>
 800c76e:	4b47      	ldr	r3, [pc, #284]	; (800c88c <_vfiprintf_r+0x29c>)
 800c770:	459a      	cmp	sl, r3
 800c772:	d000      	beq.n	800c776 <_vfiprintf_r+0x186>
 800c774:	e751      	b.n	800c61a <_vfiprintf_r+0x2a>
 800c776:	465b      	mov	r3, fp
 800c778:	685b      	ldr	r3, [r3, #4]
 800c77a:	469a      	mov	sl, r3
 800c77c:	4653      	mov	r3, sl
 800c77e:	899b      	ldrh	r3, [r3, #12]
 800c780:	071b      	lsls	r3, r3, #28
 800c782:	d500      	bpl.n	800c786 <_vfiprintf_r+0x196>
 800c784:	e756      	b.n	800c634 <_vfiprintf_r+0x44>
 800c786:	4651      	mov	r1, sl
 800c788:	4658      	mov	r0, fp
 800c78a:	f7fd f88d 	bl	80098a8 <__swsetup_r>
 800c78e:	2800      	cmp	r0, #0
 800c790:	d100      	bne.n	800c794 <_vfiprintf_r+0x1a4>
 800c792:	e754      	b.n	800c63e <_vfiprintf_r+0x4e>
 800c794:	2001      	movs	r0, #1
 800c796:	4240      	negs	r0, r0
 800c798:	e7e0      	b.n	800c75c <_vfiprintf_r+0x16c>
 800c79a:	465b      	mov	r3, fp
 800c79c:	689b      	ldr	r3, [r3, #8]
 800c79e:	469a      	mov	sl, r3
 800c7a0:	e743      	b.n	800c62a <_vfiprintf_r+0x3a>
 800c7a2:	464b      	mov	r3, r9
 800c7a4:	1ae3      	subs	r3, r4, r3
 800c7a6:	9302      	str	r3, [sp, #8]
 800c7a8:	454c      	cmp	r4, r9
 800c7aa:	d0d2      	beq.n	800c752 <_vfiprintf_r+0x162>
 800c7ac:	465b      	mov	r3, fp
 800c7ae:	2700      	movs	r7, #0
 800c7b0:	46a3      	mov	fp, r4
 800c7b2:	001c      	movs	r4, r3
 800c7b4:	e005      	b.n	800c7c2 <_vfiprintf_r+0x1d2>
 800c7b6:	9b02      	ldr	r3, [sp, #8]
 800c7b8:	3701      	adds	r7, #1
 800c7ba:	42bb      	cmp	r3, r7
 800c7bc:	d934      	bls.n	800c828 <_vfiprintf_r+0x238>
 800c7be:	464b      	mov	r3, r9
 800c7c0:	5dd9      	ldrb	r1, [r3, r7]
 800c7c2:	4652      	mov	r2, sl
 800c7c4:	0020      	movs	r0, r4
 800c7c6:	f7ff fedb 	bl	800c580 <__sfputc_r>
 800c7ca:	1c43      	adds	r3, r0, #1
 800c7cc:	d1f3      	bne.n	800c7b6 <_vfiprintf_r+0x1c6>
 800c7ce:	e7c0      	b.n	800c752 <_vfiprintf_r+0x162>
 800c7d0:	0008      	movs	r0, r1
 800c7d2:	3830      	subs	r0, #48	; 0x30
 800c7d4:	2809      	cmp	r0, #9
 800c7d6:	d80b      	bhi.n	800c7f0 <_vfiprintf_r+0x200>
 800c7d8:	68eb      	ldr	r3, [r5, #12]
 800c7da:	009a      	lsls	r2, r3, #2
 800c7dc:	18d3      	adds	r3, r2, r3
 800c7de:	7861      	ldrb	r1, [r4, #1]
 800c7e0:	005b      	lsls	r3, r3, #1
 800c7e2:	181b      	adds	r3, r3, r0
 800c7e4:	0008      	movs	r0, r1
 800c7e6:	3830      	subs	r0, #48	; 0x30
 800c7e8:	3401      	adds	r4, #1
 800c7ea:	2809      	cmp	r0, #9
 800c7ec:	d9f5      	bls.n	800c7da <_vfiprintf_r+0x1ea>
 800c7ee:	60eb      	str	r3, [r5, #12]
 800c7f0:	0027      	movs	r7, r4
 800c7f2:	292e      	cmp	r1, #46	; 0x2e
 800c7f4:	d000      	beq.n	800c7f8 <_vfiprintf_r+0x208>
 800c7f6:	e77a      	b.n	800c6ee <_vfiprintf_r+0xfe>
 800c7f8:	7879      	ldrb	r1, [r7, #1]
 800c7fa:	292a      	cmp	r1, #42	; 0x2a
 800c7fc:	d12d      	bne.n	800c85a <_vfiprintf_r+0x26a>
 800c7fe:	9b05      	ldr	r3, [sp, #20]
 800c800:	1cb8      	adds	r0, r7, #2
 800c802:	1d1a      	adds	r2, r3, #4
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	9205      	str	r2, [sp, #20]
 800c808:	606b      	str	r3, [r5, #4]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	da02      	bge.n	800c814 <_vfiprintf_r+0x224>
 800c80e:	2301      	movs	r3, #1
 800c810:	425b      	negs	r3, r3
 800c812:	606b      	str	r3, [r5, #4]
 800c814:	78b9      	ldrb	r1, [r7, #2]
 800c816:	0007      	movs	r7, r0
 800c818:	e769      	b.n	800c6ee <_vfiprintf_r+0xfe>
 800c81a:	2207      	movs	r2, #7
 800c81c:	9b05      	ldr	r3, [sp, #20]
 800c81e:	3307      	adds	r3, #7
 800c820:	4393      	bics	r3, r2
 800c822:	3308      	adds	r3, #8
 800c824:	9305      	str	r3, [sp, #20]
 800c826:	e78b      	b.n	800c740 <_vfiprintf_r+0x150>
 800c828:	0023      	movs	r3, r4
 800c82a:	696a      	ldr	r2, [r5, #20]
 800c82c:	465c      	mov	r4, fp
 800c82e:	4694      	mov	ip, r2
 800c830:	469b      	mov	fp, r3
 800c832:	9b02      	ldr	r3, [sp, #8]
 800c834:	4463      	add	r3, ip
 800c836:	616b      	str	r3, [r5, #20]
 800c838:	e720      	b.n	800c67c <_vfiprintf_r+0x8c>
 800c83a:	4252      	negs	r2, r2
 800c83c:	60ea      	str	r2, [r5, #12]
 800c83e:	2202      	movs	r2, #2
 800c840:	4313      	orrs	r3, r2
 800c842:	602b      	str	r3, [r5, #0]
 800c844:	e74e      	b.n	800c6e4 <_vfiprintf_r+0xf4>
 800c846:	ab05      	add	r3, sp, #20
 800c848:	9300      	str	r3, [sp, #0]
 800c84a:	4652      	mov	r2, sl
 800c84c:	0029      	movs	r1, r5
 800c84e:	4658      	mov	r0, fp
 800c850:	4b15      	ldr	r3, [pc, #84]	; (800c8a8 <_vfiprintf_r+0x2b8>)
 800c852:	f7fb f9b1 	bl	8007bb8 <_printf_i>
 800c856:	9003      	str	r0, [sp, #12]
 800c858:	e76f      	b.n	800c73a <_vfiprintf_r+0x14a>
 800c85a:	0008      	movs	r0, r1
 800c85c:	2300      	movs	r3, #0
 800c85e:	3830      	subs	r0, #48	; 0x30
 800c860:	3701      	adds	r7, #1
 800c862:	606b      	str	r3, [r5, #4]
 800c864:	2809      	cmp	r0, #9
 800c866:	d900      	bls.n	800c86a <_vfiprintf_r+0x27a>
 800c868:	e741      	b.n	800c6ee <_vfiprintf_r+0xfe>
 800c86a:	009a      	lsls	r2, r3, #2
 800c86c:	18d3      	adds	r3, r2, r3
 800c86e:	7879      	ldrb	r1, [r7, #1]
 800c870:	005b      	lsls	r3, r3, #1
 800c872:	181b      	adds	r3, r3, r0
 800c874:	0008      	movs	r0, r1
 800c876:	3830      	subs	r0, #48	; 0x30
 800c878:	3701      	adds	r7, #1
 800c87a:	2809      	cmp	r0, #9
 800c87c:	d9f5      	bls.n	800c86a <_vfiprintf_r+0x27a>
 800c87e:	606b      	str	r3, [r5, #4]
 800c880:	e735      	b.n	800c6ee <_vfiprintf_r+0xfe>
 800c882:	465b      	mov	r3, fp
 800c884:	68db      	ldr	r3, [r3, #12]
 800c886:	469a      	mov	sl, r3
 800c888:	e6cf      	b.n	800c62a <_vfiprintf_r+0x3a>
 800c88a:	46c0      	nop			; (mov r8, r8)
 800c88c:	08012c6c 	.word	0x08012c6c
 800c890:	08012c4c 	.word	0x08012c4c
 800c894:	08012c2c 	.word	0x08012c2c
 800c898:	08013504 	.word	0x08013504
 800c89c:	0801350c 	.word	0x0801350c
 800c8a0:	08013510 	.word	0x08013510
 800c8a4:	08007455 	.word	0x08007455
 800c8a8:	0800c5a9 	.word	0x0800c5a9

0800c8ac <vfiprintf>:
 800c8ac:	b510      	push	{r4, lr}
 800c8ae:	0004      	movs	r4, r0
 800c8b0:	0013      	movs	r3, r2
 800c8b2:	4a03      	ldr	r2, [pc, #12]	; (800c8c0 <vfiprintf+0x14>)
 800c8b4:	6810      	ldr	r0, [r2, #0]
 800c8b6:	000a      	movs	r2, r1
 800c8b8:	0021      	movs	r1, r4
 800c8ba:	f7ff fe99 	bl	800c5f0 <_vfiprintf_r>
 800c8be:	bd10      	pop	{r4, pc}
 800c8c0:	20000004 	.word	0x20000004

0800c8c4 <nan>:
 800c8c4:	2000      	movs	r0, #0
 800c8c6:	4901      	ldr	r1, [pc, #4]	; (800c8cc <nan+0x8>)
 800c8c8:	4770      	bx	lr
 800c8ca:	46c0      	nop			; (mov r8, r8)
 800c8cc:	7ff80000 	.word	0x7ff80000

0800c8d0 <__sread>:
 800c8d0:	b570      	push	{r4, r5, r6, lr}
 800c8d2:	000c      	movs	r4, r1
 800c8d4:	250e      	movs	r5, #14
 800c8d6:	5f49      	ldrsh	r1, [r1, r5]
 800c8d8:	f000 faea 	bl	800ceb0 <_read_r>
 800c8dc:	2800      	cmp	r0, #0
 800c8de:	db03      	blt.n	800c8e8 <__sread+0x18>
 800c8e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c8e2:	181b      	adds	r3, r3, r0
 800c8e4:	6563      	str	r3, [r4, #84]	; 0x54
 800c8e6:	bd70      	pop	{r4, r5, r6, pc}
 800c8e8:	89a3      	ldrh	r3, [r4, #12]
 800c8ea:	4a02      	ldr	r2, [pc, #8]	; (800c8f4 <__sread+0x24>)
 800c8ec:	4013      	ands	r3, r2
 800c8ee:	81a3      	strh	r3, [r4, #12]
 800c8f0:	e7f9      	b.n	800c8e6 <__sread+0x16>
 800c8f2:	46c0      	nop			; (mov r8, r8)
 800c8f4:	ffffefff 	.word	0xffffefff

0800c8f8 <__seofread>:
 800c8f8:	2000      	movs	r0, #0
 800c8fa:	4770      	bx	lr

0800c8fc <__swrite>:
 800c8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8fe:	000c      	movs	r4, r1
 800c900:	001f      	movs	r7, r3
 800c902:	230c      	movs	r3, #12
 800c904:	5ec9      	ldrsh	r1, [r1, r3]
 800c906:	0005      	movs	r5, r0
 800c908:	0016      	movs	r6, r2
 800c90a:	05cb      	lsls	r3, r1, #23
 800c90c:	d40a      	bmi.n	800c924 <__swrite+0x28>
 800c90e:	4b0a      	ldr	r3, [pc, #40]	; (800c938 <__swrite+0x3c>)
 800c910:	0032      	movs	r2, r6
 800c912:	4019      	ands	r1, r3
 800c914:	0028      	movs	r0, r5
 800c916:	81a1      	strh	r1, [r4, #12]
 800c918:	230e      	movs	r3, #14
 800c91a:	5ee1      	ldrsh	r1, [r4, r3]
 800c91c:	003b      	movs	r3, r7
 800c91e:	f005 ff15 	bl	801274c <_write_r>
 800c922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c924:	230e      	movs	r3, #14
 800c926:	5ee1      	ldrsh	r1, [r4, r3]
 800c928:	2200      	movs	r2, #0
 800c92a:	2302      	movs	r3, #2
 800c92c:	f000 fa2e 	bl	800cd8c <_lseek_r>
 800c930:	230c      	movs	r3, #12
 800c932:	5ee1      	ldrsh	r1, [r4, r3]
 800c934:	e7eb      	b.n	800c90e <__swrite+0x12>
 800c936:	46c0      	nop			; (mov r8, r8)
 800c938:	ffffefff 	.word	0xffffefff

0800c93c <__sseek>:
 800c93c:	b570      	push	{r4, r5, r6, lr}
 800c93e:	000c      	movs	r4, r1
 800c940:	250e      	movs	r5, #14
 800c942:	5f49      	ldrsh	r1, [r1, r5]
 800c944:	f000 fa22 	bl	800cd8c <_lseek_r>
 800c948:	1c43      	adds	r3, r0, #1
 800c94a:	d006      	beq.n	800c95a <__sseek+0x1e>
 800c94c:	2380      	movs	r3, #128	; 0x80
 800c94e:	89a2      	ldrh	r2, [r4, #12]
 800c950:	015b      	lsls	r3, r3, #5
 800c952:	4313      	orrs	r3, r2
 800c954:	81a3      	strh	r3, [r4, #12]
 800c956:	6560      	str	r0, [r4, #84]	; 0x54
 800c958:	bd70      	pop	{r4, r5, r6, pc}
 800c95a:	89a3      	ldrh	r3, [r4, #12]
 800c95c:	4a01      	ldr	r2, [pc, #4]	; (800c964 <__sseek+0x28>)
 800c95e:	4013      	ands	r3, r2
 800c960:	81a3      	strh	r3, [r4, #12]
 800c962:	e7f9      	b.n	800c958 <__sseek+0x1c>
 800c964:	ffffefff 	.word	0xffffefff

0800c968 <__sclose>:
 800c968:	b510      	push	{r4, lr}
 800c96a:	230e      	movs	r3, #14
 800c96c:	5ec9      	ldrsh	r1, [r1, r3]
 800c96e:	f000 f83d 	bl	800c9ec <_close_r>
 800c972:	bd10      	pop	{r4, pc}

0800c974 <_wctomb_r>:
 800c974:	b570      	push	{r4, r5, r6, lr}
 800c976:	24e0      	movs	r4, #224	; 0xe0
 800c978:	4d01      	ldr	r5, [pc, #4]	; (800c980 <_wctomb_r+0xc>)
 800c97a:	592c      	ldr	r4, [r5, r4]
 800c97c:	47a0      	blx	r4
 800c97e:	bd70      	pop	{r4, r5, r6, pc}
 800c980:	2000006c 	.word	0x2000006c

0800c984 <__ascii_wctomb>:
 800c984:	2900      	cmp	r1, #0
 800c986:	d009      	beq.n	800c99c <__ascii_wctomb+0x18>
 800c988:	2aff      	cmp	r2, #255	; 0xff
 800c98a:	d802      	bhi.n	800c992 <__ascii_wctomb+0xe>
 800c98c:	2001      	movs	r0, #1
 800c98e:	700a      	strb	r2, [r1, #0]
 800c990:	4770      	bx	lr
 800c992:	238a      	movs	r3, #138	; 0x8a
 800c994:	6003      	str	r3, [r0, #0]
 800c996:	2001      	movs	r0, #1
 800c998:	4240      	negs	r0, r0
 800c99a:	e7f9      	b.n	800c990 <__ascii_wctomb+0xc>
 800c99c:	2000      	movs	r0, #0
 800c99e:	e7f7      	b.n	800c990 <__ascii_wctomb+0xc>

0800c9a0 <__assert_func>:
 800c9a0:	b530      	push	{r4, r5, lr}
 800c9a2:	0014      	movs	r4, r2
 800c9a4:	001a      	movs	r2, r3
 800c9a6:	4b0a      	ldr	r3, [pc, #40]	; (800c9d0 <__assert_func+0x30>)
 800c9a8:	0005      	movs	r5, r0
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	b085      	sub	sp, #20
 800c9ae:	68d8      	ldr	r0, [r3, #12]
 800c9b0:	2c00      	cmp	r4, #0
 800c9b2:	d009      	beq.n	800c9c8 <__assert_func+0x28>
 800c9b4:	4b07      	ldr	r3, [pc, #28]	; (800c9d4 <__assert_func+0x34>)
 800c9b6:	9301      	str	r3, [sp, #4]
 800c9b8:	9100      	str	r1, [sp, #0]
 800c9ba:	002b      	movs	r3, r5
 800c9bc:	4906      	ldr	r1, [pc, #24]	; (800c9d8 <__assert_func+0x38>)
 800c9be:	9402      	str	r4, [sp, #8]
 800c9c0:	f000 f832 	bl	800ca28 <fiprintf>
 800c9c4:	f7fa fabc 	bl	8006f40 <abort>
 800c9c8:	4b04      	ldr	r3, [pc, #16]	; (800c9dc <__assert_func+0x3c>)
 800c9ca:	001c      	movs	r4, r3
 800c9cc:	e7f3      	b.n	800c9b6 <__assert_func+0x16>
 800c9ce:	46c0      	nop			; (mov r8, r8)
 800c9d0:	20000004 	.word	0x20000004
 800c9d4:	08013518 	.word	0x08013518
 800c9d8:	08013528 	.word	0x08013528
 800c9dc:	08013524 	.word	0x08013524

0800c9e0 <__assert>:
 800c9e0:	0013      	movs	r3, r2
 800c9e2:	b510      	push	{r4, lr}
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	f7ff ffdb 	bl	800c9a0 <__assert_func>
 800c9ea:	46c0      	nop			; (mov r8, r8)

0800c9ec <_close_r>:
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	b570      	push	{r4, r5, r6, lr}
 800c9f0:	4d06      	ldr	r5, [pc, #24]	; (800ca0c <_close_r+0x20>)
 800c9f2:	0004      	movs	r4, r0
 800c9f4:	0008      	movs	r0, r1
 800c9f6:	602b      	str	r3, [r5, #0]
 800c9f8:	f002 ff6e 	bl	800f8d8 <_close>
 800c9fc:	1c43      	adds	r3, r0, #1
 800c9fe:	d000      	beq.n	800ca02 <_close_r+0x16>
 800ca00:	bd70      	pop	{r4, r5, r6, pc}
 800ca02:	682b      	ldr	r3, [r5, #0]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d0fb      	beq.n	800ca00 <_close_r+0x14>
 800ca08:	6023      	str	r3, [r4, #0]
 800ca0a:	e7f9      	b.n	800ca00 <_close_r+0x14>
 800ca0c:	200007e4 	.word	0x200007e4

0800ca10 <_fiprintf_r>:
 800ca10:	b40c      	push	{r2, r3}
 800ca12:	b500      	push	{lr}
 800ca14:	b083      	sub	sp, #12
 800ca16:	ab04      	add	r3, sp, #16
 800ca18:	cb04      	ldmia	r3!, {r2}
 800ca1a:	9301      	str	r3, [sp, #4]
 800ca1c:	f7ff fde8 	bl	800c5f0 <_vfiprintf_r>
 800ca20:	b003      	add	sp, #12
 800ca22:	bc08      	pop	{r3}
 800ca24:	b002      	add	sp, #8
 800ca26:	4718      	bx	r3

0800ca28 <fiprintf>:
 800ca28:	b40e      	push	{r1, r2, r3}
 800ca2a:	b500      	push	{lr}
 800ca2c:	b082      	sub	sp, #8
 800ca2e:	ab03      	add	r3, sp, #12
 800ca30:	0001      	movs	r1, r0
 800ca32:	4805      	ldr	r0, [pc, #20]	; (800ca48 <fiprintf+0x20>)
 800ca34:	cb04      	ldmia	r3!, {r2}
 800ca36:	6800      	ldr	r0, [r0, #0]
 800ca38:	9301      	str	r3, [sp, #4]
 800ca3a:	f7ff fdd9 	bl	800c5f0 <_vfiprintf_r>
 800ca3e:	b002      	add	sp, #8
 800ca40:	bc08      	pop	{r3}
 800ca42:	b003      	add	sp, #12
 800ca44:	4718      	bx	r3
 800ca46:	46c0      	nop			; (mov r8, r8)
 800ca48:	20000004 	.word	0x20000004

0800ca4c <_fstat_r>:
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	b570      	push	{r4, r5, r6, lr}
 800ca50:	4d07      	ldr	r5, [pc, #28]	; (800ca70 <_fstat_r+0x24>)
 800ca52:	0004      	movs	r4, r0
 800ca54:	0008      	movs	r0, r1
 800ca56:	0011      	movs	r1, r2
 800ca58:	602b      	str	r3, [r5, #0]
 800ca5a:	f002 ff40 	bl	800f8de <_fstat>
 800ca5e:	1c43      	adds	r3, r0, #1
 800ca60:	d000      	beq.n	800ca64 <_fstat_r+0x18>
 800ca62:	bd70      	pop	{r4, r5, r6, pc}
 800ca64:	682b      	ldr	r3, [r5, #0]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d0fb      	beq.n	800ca62 <_fstat_r+0x16>
 800ca6a:	6023      	str	r3, [r4, #0]
 800ca6c:	e7f9      	b.n	800ca62 <_fstat_r+0x16>
 800ca6e:	46c0      	nop			; (mov r8, r8)
 800ca70:	200007e4 	.word	0x200007e4

0800ca74 <__sfvwrite_r>:
 800ca74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca76:	46de      	mov	lr, fp
 800ca78:	4645      	mov	r5, r8
 800ca7a:	4657      	mov	r7, sl
 800ca7c:	464e      	mov	r6, r9
 800ca7e:	b5e0      	push	{r5, r6, r7, lr}
 800ca80:	6893      	ldr	r3, [r2, #8]
 800ca82:	4683      	mov	fp, r0
 800ca84:	000c      	movs	r4, r1
 800ca86:	4690      	mov	r8, r2
 800ca88:	b083      	sub	sp, #12
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d023      	beq.n	800cad6 <__sfvwrite_r+0x62>
 800ca8e:	898b      	ldrh	r3, [r1, #12]
 800ca90:	071a      	lsls	r2, r3, #28
 800ca92:	d528      	bpl.n	800cae6 <__sfvwrite_r+0x72>
 800ca94:	690a      	ldr	r2, [r1, #16]
 800ca96:	2a00      	cmp	r2, #0
 800ca98:	d025      	beq.n	800cae6 <__sfvwrite_r+0x72>
 800ca9a:	4642      	mov	r2, r8
 800ca9c:	6816      	ldr	r6, [r2, #0]
 800ca9e:	079a      	lsls	r2, r3, #30
 800caa0:	d52d      	bpl.n	800cafe <__sfvwrite_r+0x8a>
 800caa2:	2700      	movs	r7, #0
 800caa4:	4bac      	ldr	r3, [pc, #688]	; (800cd58 <__sfvwrite_r+0x2e4>)
 800caa6:	2500      	movs	r5, #0
 800caa8:	4699      	mov	r9, r3
 800caaa:	46ba      	mov	sl, r7
 800caac:	2d00      	cmp	r5, #0
 800caae:	d058      	beq.n	800cb62 <__sfvwrite_r+0xee>
 800cab0:	002b      	movs	r3, r5
 800cab2:	454d      	cmp	r5, r9
 800cab4:	d900      	bls.n	800cab8 <__sfvwrite_r+0x44>
 800cab6:	4ba8      	ldr	r3, [pc, #672]	; (800cd58 <__sfvwrite_r+0x2e4>)
 800cab8:	4652      	mov	r2, sl
 800caba:	4658      	mov	r0, fp
 800cabc:	6a21      	ldr	r1, [r4, #32]
 800cabe:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800cac0:	47b8      	blx	r7
 800cac2:	2800      	cmp	r0, #0
 800cac4:	dd58      	ble.n	800cb78 <__sfvwrite_r+0x104>
 800cac6:	4643      	mov	r3, r8
 800cac8:	689b      	ldr	r3, [r3, #8]
 800caca:	4482      	add	sl, r0
 800cacc:	1a2d      	subs	r5, r5, r0
 800cace:	1a18      	subs	r0, r3, r0
 800cad0:	4643      	mov	r3, r8
 800cad2:	6098      	str	r0, [r3, #8]
 800cad4:	d1ea      	bne.n	800caac <__sfvwrite_r+0x38>
 800cad6:	2000      	movs	r0, #0
 800cad8:	b003      	add	sp, #12
 800cada:	bcf0      	pop	{r4, r5, r6, r7}
 800cadc:	46bb      	mov	fp, r7
 800cade:	46b2      	mov	sl, r6
 800cae0:	46a9      	mov	r9, r5
 800cae2:	46a0      	mov	r8, r4
 800cae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cae6:	0021      	movs	r1, r4
 800cae8:	4658      	mov	r0, fp
 800caea:	f7fc fedd 	bl	80098a8 <__swsetup_r>
 800caee:	2800      	cmp	r0, #0
 800caf0:	d000      	beq.n	800caf4 <__sfvwrite_r+0x80>
 800caf2:	e12d      	b.n	800cd50 <__sfvwrite_r+0x2dc>
 800caf4:	4642      	mov	r2, r8
 800caf6:	89a3      	ldrh	r3, [r4, #12]
 800caf8:	6816      	ldr	r6, [r2, #0]
 800cafa:	079a      	lsls	r2, r3, #30
 800cafc:	d4d1      	bmi.n	800caa2 <__sfvwrite_r+0x2e>
 800cafe:	07da      	lsls	r2, r3, #31
 800cb00:	d442      	bmi.n	800cb88 <__sfvwrite_r+0x114>
 800cb02:	2200      	movs	r2, #0
 800cb04:	2700      	movs	r7, #0
 800cb06:	4691      	mov	r9, r2
 800cb08:	2f00      	cmp	r7, #0
 800cb0a:	d025      	beq.n	800cb58 <__sfvwrite_r+0xe4>
 800cb0c:	2280      	movs	r2, #128	; 0x80
 800cb0e:	0092      	lsls	r2, r2, #2
 800cb10:	68a5      	ldr	r5, [r4, #8]
 800cb12:	4213      	tst	r3, r2
 800cb14:	d100      	bne.n	800cb18 <__sfvwrite_r+0xa4>
 800cb16:	e080      	b.n	800cc1a <__sfvwrite_r+0x1a6>
 800cb18:	46aa      	mov	sl, r5
 800cb1a:	42bd      	cmp	r5, r7
 800cb1c:	d900      	bls.n	800cb20 <__sfvwrite_r+0xac>
 800cb1e:	e0af      	b.n	800cc80 <__sfvwrite_r+0x20c>
 800cb20:	2290      	movs	r2, #144	; 0x90
 800cb22:	00d2      	lsls	r2, r2, #3
 800cb24:	4213      	tst	r3, r2
 800cb26:	d000      	beq.n	800cb2a <__sfvwrite_r+0xb6>
 800cb28:	e0bb      	b.n	800cca2 <__sfvwrite_r+0x22e>
 800cb2a:	6820      	ldr	r0, [r4, #0]
 800cb2c:	4652      	mov	r2, sl
 800cb2e:	4649      	mov	r1, r9
 800cb30:	f000 f940 	bl	800cdb4 <memmove>
 800cb34:	68a3      	ldr	r3, [r4, #8]
 800cb36:	1b5d      	subs	r5, r3, r5
 800cb38:	60a5      	str	r5, [r4, #8]
 800cb3a:	003d      	movs	r5, r7
 800cb3c:	2700      	movs	r7, #0
 800cb3e:	6823      	ldr	r3, [r4, #0]
 800cb40:	4453      	add	r3, sl
 800cb42:	6023      	str	r3, [r4, #0]
 800cb44:	4643      	mov	r3, r8
 800cb46:	689b      	ldr	r3, [r3, #8]
 800cb48:	44a9      	add	r9, r5
 800cb4a:	1b5d      	subs	r5, r3, r5
 800cb4c:	4643      	mov	r3, r8
 800cb4e:	609d      	str	r5, [r3, #8]
 800cb50:	d0c1      	beq.n	800cad6 <__sfvwrite_r+0x62>
 800cb52:	89a3      	ldrh	r3, [r4, #12]
 800cb54:	2f00      	cmp	r7, #0
 800cb56:	d1d9      	bne.n	800cb0c <__sfvwrite_r+0x98>
 800cb58:	6832      	ldr	r2, [r6, #0]
 800cb5a:	6877      	ldr	r7, [r6, #4]
 800cb5c:	4691      	mov	r9, r2
 800cb5e:	3608      	adds	r6, #8
 800cb60:	e7d2      	b.n	800cb08 <__sfvwrite_r+0x94>
 800cb62:	6833      	ldr	r3, [r6, #0]
 800cb64:	6875      	ldr	r5, [r6, #4]
 800cb66:	469a      	mov	sl, r3
 800cb68:	3608      	adds	r6, #8
 800cb6a:	e79f      	b.n	800caac <__sfvwrite_r+0x38>
 800cb6c:	0021      	movs	r1, r4
 800cb6e:	9801      	ldr	r0, [sp, #4]
 800cb70:	f7fe f846 	bl	800ac00 <_fflush_r>
 800cb74:	2800      	cmp	r0, #0
 800cb76:	d02f      	beq.n	800cbd8 <__sfvwrite_r+0x164>
 800cb78:	220c      	movs	r2, #12
 800cb7a:	5ea3      	ldrsh	r3, [r4, r2]
 800cb7c:	2240      	movs	r2, #64	; 0x40
 800cb7e:	2001      	movs	r0, #1
 800cb80:	4313      	orrs	r3, r2
 800cb82:	81a3      	strh	r3, [r4, #12]
 800cb84:	4240      	negs	r0, r0
 800cb86:	e7a7      	b.n	800cad8 <__sfvwrite_r+0x64>
 800cb88:	2300      	movs	r3, #0
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	46b1      	mov	r9, r6
 800cb8e:	2700      	movs	r7, #0
 800cb90:	001e      	movs	r6, r3
 800cb92:	465b      	mov	r3, fp
 800cb94:	2000      	movs	r0, #0
 800cb96:	4692      	mov	sl, r2
 800cb98:	9301      	str	r3, [sp, #4]
 800cb9a:	2f00      	cmp	r7, #0
 800cb9c:	d027      	beq.n	800cbee <__sfvwrite_r+0x17a>
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	d02f      	beq.n	800cc02 <__sfvwrite_r+0x18e>
 800cba2:	0033      	movs	r3, r6
 800cba4:	46bb      	mov	fp, r7
 800cba6:	429f      	cmp	r7, r3
 800cba8:	d900      	bls.n	800cbac <__sfvwrite_r+0x138>
 800cbaa:	469b      	mov	fp, r3
 800cbac:	6820      	ldr	r0, [r4, #0]
 800cbae:	6922      	ldr	r2, [r4, #16]
 800cbb0:	6963      	ldr	r3, [r4, #20]
 800cbb2:	4290      	cmp	r0, r2
 800cbb4:	d904      	bls.n	800cbc0 <__sfvwrite_r+0x14c>
 800cbb6:	68a2      	ldr	r2, [r4, #8]
 800cbb8:	189d      	adds	r5, r3, r2
 800cbba:	45ab      	cmp	fp, r5
 800cbbc:	dd00      	ble.n	800cbc0 <__sfvwrite_r+0x14c>
 800cbbe:	e09e      	b.n	800ccfe <__sfvwrite_r+0x28a>
 800cbc0:	455b      	cmp	r3, fp
 800cbc2:	dc61      	bgt.n	800cc88 <__sfvwrite_r+0x214>
 800cbc4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800cbc6:	4652      	mov	r2, sl
 800cbc8:	6a21      	ldr	r1, [r4, #32]
 800cbca:	9801      	ldr	r0, [sp, #4]
 800cbcc:	47a8      	blx	r5
 800cbce:	1e05      	subs	r5, r0, #0
 800cbd0:	ddd2      	ble.n	800cb78 <__sfvwrite_r+0x104>
 800cbd2:	2001      	movs	r0, #1
 800cbd4:	1b76      	subs	r6, r6, r5
 800cbd6:	d0c9      	beq.n	800cb6c <__sfvwrite_r+0xf8>
 800cbd8:	4643      	mov	r3, r8
 800cbda:	689b      	ldr	r3, [r3, #8]
 800cbdc:	44aa      	add	sl, r5
 800cbde:	1b7f      	subs	r7, r7, r5
 800cbe0:	1b5d      	subs	r5, r3, r5
 800cbe2:	4643      	mov	r3, r8
 800cbe4:	609d      	str	r5, [r3, #8]
 800cbe6:	d100      	bne.n	800cbea <__sfvwrite_r+0x176>
 800cbe8:	e775      	b.n	800cad6 <__sfvwrite_r+0x62>
 800cbea:	2f00      	cmp	r7, #0
 800cbec:	d1d7      	bne.n	800cb9e <__sfvwrite_r+0x12a>
 800cbee:	464b      	mov	r3, r9
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	469a      	mov	sl, r3
 800cbf4:	464b      	mov	r3, r9
 800cbf6:	685f      	ldr	r7, [r3, #4]
 800cbf8:	2308      	movs	r3, #8
 800cbfa:	469c      	mov	ip, r3
 800cbfc:	44e1      	add	r9, ip
 800cbfe:	2f00      	cmp	r7, #0
 800cc00:	d0f5      	beq.n	800cbee <__sfvwrite_r+0x17a>
 800cc02:	003a      	movs	r2, r7
 800cc04:	210a      	movs	r1, #10
 800cc06:	4650      	mov	r0, sl
 800cc08:	f7fe fecc 	bl	800b9a4 <memchr>
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	d100      	bne.n	800cc12 <__sfvwrite_r+0x19e>
 800cc10:	e095      	b.n	800cd3e <__sfvwrite_r+0x2ca>
 800cc12:	4653      	mov	r3, sl
 800cc14:	3001      	adds	r0, #1
 800cc16:	1ac6      	subs	r6, r0, r3
 800cc18:	e7c3      	b.n	800cba2 <__sfvwrite_r+0x12e>
 800cc1a:	6820      	ldr	r0, [r4, #0]
 800cc1c:	6923      	ldr	r3, [r4, #16]
 800cc1e:	4298      	cmp	r0, r3
 800cc20:	d816      	bhi.n	800cc50 <__sfvwrite_r+0x1dc>
 800cc22:	6963      	ldr	r3, [r4, #20]
 800cc24:	469a      	mov	sl, r3
 800cc26:	42bb      	cmp	r3, r7
 800cc28:	d812      	bhi.n	800cc50 <__sfvwrite_r+0x1dc>
 800cc2a:	4b4c      	ldr	r3, [pc, #304]	; (800cd5c <__sfvwrite_r+0x2e8>)
 800cc2c:	0038      	movs	r0, r7
 800cc2e:	429f      	cmp	r7, r3
 800cc30:	d900      	bls.n	800cc34 <__sfvwrite_r+0x1c0>
 800cc32:	484b      	ldr	r0, [pc, #300]	; (800cd60 <__sfvwrite_r+0x2ec>)
 800cc34:	4651      	mov	r1, sl
 800cc36:	f7f7 f961 	bl	8003efc <__divsi3>
 800cc3a:	4653      	mov	r3, sl
 800cc3c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800cc3e:	4343      	muls	r3, r0
 800cc40:	464a      	mov	r2, r9
 800cc42:	4658      	mov	r0, fp
 800cc44:	6a21      	ldr	r1, [r4, #32]
 800cc46:	47a8      	blx	r5
 800cc48:	1e05      	subs	r5, r0, #0
 800cc4a:	dd95      	ble.n	800cb78 <__sfvwrite_r+0x104>
 800cc4c:	1b7f      	subs	r7, r7, r5
 800cc4e:	e779      	b.n	800cb44 <__sfvwrite_r+0xd0>
 800cc50:	42bd      	cmp	r5, r7
 800cc52:	d900      	bls.n	800cc56 <__sfvwrite_r+0x1e2>
 800cc54:	003d      	movs	r5, r7
 800cc56:	002a      	movs	r2, r5
 800cc58:	4649      	mov	r1, r9
 800cc5a:	f000 f8ab 	bl	800cdb4 <memmove>
 800cc5e:	68a3      	ldr	r3, [r4, #8]
 800cc60:	6822      	ldr	r2, [r4, #0]
 800cc62:	1b5b      	subs	r3, r3, r5
 800cc64:	1952      	adds	r2, r2, r5
 800cc66:	60a3      	str	r3, [r4, #8]
 800cc68:	6022      	str	r2, [r4, #0]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d1ee      	bne.n	800cc4c <__sfvwrite_r+0x1d8>
 800cc6e:	0021      	movs	r1, r4
 800cc70:	4658      	mov	r0, fp
 800cc72:	f7fd ffc5 	bl	800ac00 <_fflush_r>
 800cc76:	2800      	cmp	r0, #0
 800cc78:	d000      	beq.n	800cc7c <__sfvwrite_r+0x208>
 800cc7a:	e77d      	b.n	800cb78 <__sfvwrite_r+0x104>
 800cc7c:	1b7f      	subs	r7, r7, r5
 800cc7e:	e761      	b.n	800cb44 <__sfvwrite_r+0xd0>
 800cc80:	003d      	movs	r5, r7
 800cc82:	46ba      	mov	sl, r7
 800cc84:	6820      	ldr	r0, [r4, #0]
 800cc86:	e751      	b.n	800cb2c <__sfvwrite_r+0xb8>
 800cc88:	465a      	mov	r2, fp
 800cc8a:	4651      	mov	r1, sl
 800cc8c:	f000 f892 	bl	800cdb4 <memmove>
 800cc90:	465a      	mov	r2, fp
 800cc92:	68a3      	ldr	r3, [r4, #8]
 800cc94:	465d      	mov	r5, fp
 800cc96:	1a9b      	subs	r3, r3, r2
 800cc98:	60a3      	str	r3, [r4, #8]
 800cc9a:	6823      	ldr	r3, [r4, #0]
 800cc9c:	445b      	add	r3, fp
 800cc9e:	6023      	str	r3, [r4, #0]
 800cca0:	e797      	b.n	800cbd2 <__sfvwrite_r+0x15e>
 800cca2:	6960      	ldr	r0, [r4, #20]
 800cca4:	6822      	ldr	r2, [r4, #0]
 800cca6:	6921      	ldr	r1, [r4, #16]
 800cca8:	1a55      	subs	r5, r2, r1
 800ccaa:	0042      	lsls	r2, r0, #1
 800ccac:	1812      	adds	r2, r2, r0
 800ccae:	0fd0      	lsrs	r0, r2, #31
 800ccb0:	1882      	adds	r2, r0, r2
 800ccb2:	1c68      	adds	r0, r5, #1
 800ccb4:	1052      	asrs	r2, r2, #1
 800ccb6:	19c0      	adds	r0, r0, r7
 800ccb8:	4692      	mov	sl, r2
 800ccba:	9501      	str	r5, [sp, #4]
 800ccbc:	4290      	cmp	r0, r2
 800ccbe:	d901      	bls.n	800ccc4 <__sfvwrite_r+0x250>
 800ccc0:	4682      	mov	sl, r0
 800ccc2:	0002      	movs	r2, r0
 800ccc4:	055b      	lsls	r3, r3, #21
 800ccc6:	d529      	bpl.n	800cd1c <__sfvwrite_r+0x2a8>
 800ccc8:	0011      	movs	r1, r2
 800ccca:	4658      	mov	r0, fp
 800cccc:	f7fa fa88 	bl	80071e0 <_malloc_r>
 800ccd0:	1e05      	subs	r5, r0, #0
 800ccd2:	d037      	beq.n	800cd44 <__sfvwrite_r+0x2d0>
 800ccd4:	9a01      	ldr	r2, [sp, #4]
 800ccd6:	6921      	ldr	r1, [r4, #16]
 800ccd8:	f7fa f97c 	bl	8006fd4 <memcpy>
 800ccdc:	89a3      	ldrh	r3, [r4, #12]
 800ccde:	4a21      	ldr	r2, [pc, #132]	; (800cd64 <__sfvwrite_r+0x2f0>)
 800cce0:	4013      	ands	r3, r2
 800cce2:	2280      	movs	r2, #128	; 0x80
 800cce4:	4313      	orrs	r3, r2
 800cce6:	81a3      	strh	r3, [r4, #12]
 800cce8:	4652      	mov	r2, sl
 800ccea:	9b01      	ldr	r3, [sp, #4]
 800ccec:	6125      	str	r5, [r4, #16]
 800ccee:	18e8      	adds	r0, r5, r3
 800ccf0:	1ad3      	subs	r3, r2, r3
 800ccf2:	003d      	movs	r5, r7
 800ccf4:	46ba      	mov	sl, r7
 800ccf6:	6020      	str	r0, [r4, #0]
 800ccf8:	6162      	str	r2, [r4, #20]
 800ccfa:	60a3      	str	r3, [r4, #8]
 800ccfc:	e716      	b.n	800cb2c <__sfvwrite_r+0xb8>
 800ccfe:	4651      	mov	r1, sl
 800cd00:	002a      	movs	r2, r5
 800cd02:	f000 f857 	bl	800cdb4 <memmove>
 800cd06:	6823      	ldr	r3, [r4, #0]
 800cd08:	0021      	movs	r1, r4
 800cd0a:	195b      	adds	r3, r3, r5
 800cd0c:	9801      	ldr	r0, [sp, #4]
 800cd0e:	6023      	str	r3, [r4, #0]
 800cd10:	f7fd ff76 	bl	800ac00 <_fflush_r>
 800cd14:	2800      	cmp	r0, #0
 800cd16:	d100      	bne.n	800cd1a <__sfvwrite_r+0x2a6>
 800cd18:	e75b      	b.n	800cbd2 <__sfvwrite_r+0x15e>
 800cd1a:	e72d      	b.n	800cb78 <__sfvwrite_r+0x104>
 800cd1c:	4658      	mov	r0, fp
 800cd1e:	f000 f89f 	bl	800ce60 <_realloc_r>
 800cd22:	1e05      	subs	r5, r0, #0
 800cd24:	d1e0      	bne.n	800cce8 <__sfvwrite_r+0x274>
 800cd26:	6921      	ldr	r1, [r4, #16]
 800cd28:	4658      	mov	r0, fp
 800cd2a:	f7fa f9f9 	bl	8007120 <_free_r>
 800cd2e:	2280      	movs	r2, #128	; 0x80
 800cd30:	4659      	mov	r1, fp
 800cd32:	89a3      	ldrh	r3, [r4, #12]
 800cd34:	4393      	bics	r3, r2
 800cd36:	3a74      	subs	r2, #116	; 0x74
 800cd38:	b21b      	sxth	r3, r3
 800cd3a:	600a      	str	r2, [r1, #0]
 800cd3c:	e71e      	b.n	800cb7c <__sfvwrite_r+0x108>
 800cd3e:	1c7b      	adds	r3, r7, #1
 800cd40:	001e      	movs	r6, r3
 800cd42:	e72f      	b.n	800cba4 <__sfvwrite_r+0x130>
 800cd44:	230c      	movs	r3, #12
 800cd46:	465a      	mov	r2, fp
 800cd48:	6013      	str	r3, [r2, #0]
 800cd4a:	220c      	movs	r2, #12
 800cd4c:	5ea3      	ldrsh	r3, [r4, r2]
 800cd4e:	e715      	b.n	800cb7c <__sfvwrite_r+0x108>
 800cd50:	2001      	movs	r0, #1
 800cd52:	4240      	negs	r0, r0
 800cd54:	e6c0      	b.n	800cad8 <__sfvwrite_r+0x64>
 800cd56:	46c0      	nop			; (mov r8, r8)
 800cd58:	7ffffc00 	.word	0x7ffffc00
 800cd5c:	7ffffffe 	.word	0x7ffffffe
 800cd60:	7fffffff 	.word	0x7fffffff
 800cd64:	fffffb7f 	.word	0xfffffb7f

0800cd68 <_isatty_r>:
 800cd68:	2300      	movs	r3, #0
 800cd6a:	b570      	push	{r4, r5, r6, lr}
 800cd6c:	4d06      	ldr	r5, [pc, #24]	; (800cd88 <_isatty_r+0x20>)
 800cd6e:	0004      	movs	r4, r0
 800cd70:	0008      	movs	r0, r1
 800cd72:	602b      	str	r3, [r5, #0]
 800cd74:	f002 fdb8 	bl	800f8e8 <_isatty>
 800cd78:	1c43      	adds	r3, r0, #1
 800cd7a:	d000      	beq.n	800cd7e <_isatty_r+0x16>
 800cd7c:	bd70      	pop	{r4, r5, r6, pc}
 800cd7e:	682b      	ldr	r3, [r5, #0]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d0fb      	beq.n	800cd7c <_isatty_r+0x14>
 800cd84:	6023      	str	r3, [r4, #0]
 800cd86:	e7f9      	b.n	800cd7c <_isatty_r+0x14>
 800cd88:	200007e4 	.word	0x200007e4

0800cd8c <_lseek_r>:
 800cd8c:	b570      	push	{r4, r5, r6, lr}
 800cd8e:	0004      	movs	r4, r0
 800cd90:	0008      	movs	r0, r1
 800cd92:	0011      	movs	r1, r2
 800cd94:	001a      	movs	r2, r3
 800cd96:	2300      	movs	r3, #0
 800cd98:	4d05      	ldr	r5, [pc, #20]	; (800cdb0 <_lseek_r+0x24>)
 800cd9a:	602b      	str	r3, [r5, #0]
 800cd9c:	f002 fda6 	bl	800f8ec <_lseek>
 800cda0:	1c43      	adds	r3, r0, #1
 800cda2:	d000      	beq.n	800cda6 <_lseek_r+0x1a>
 800cda4:	bd70      	pop	{r4, r5, r6, pc}
 800cda6:	682b      	ldr	r3, [r5, #0]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d0fb      	beq.n	800cda4 <_lseek_r+0x18>
 800cdac:	6023      	str	r3, [r4, #0]
 800cdae:	e7f9      	b.n	800cda4 <_lseek_r+0x18>
 800cdb0:	200007e4 	.word	0x200007e4

0800cdb4 <memmove>:
 800cdb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdb6:	4288      	cmp	r0, r1
 800cdb8:	d90a      	bls.n	800cdd0 <memmove+0x1c>
 800cdba:	188b      	adds	r3, r1, r2
 800cdbc:	4298      	cmp	r0, r3
 800cdbe:	d207      	bcs.n	800cdd0 <memmove+0x1c>
 800cdc0:	1e53      	subs	r3, r2, #1
 800cdc2:	2a00      	cmp	r2, #0
 800cdc4:	d003      	beq.n	800cdce <memmove+0x1a>
 800cdc6:	5cca      	ldrb	r2, [r1, r3]
 800cdc8:	54c2      	strb	r2, [r0, r3]
 800cdca:	3b01      	subs	r3, #1
 800cdcc:	d2fb      	bcs.n	800cdc6 <memmove+0x12>
 800cdce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdd0:	2a0f      	cmp	r2, #15
 800cdd2:	d80b      	bhi.n	800cdec <memmove+0x38>
 800cdd4:	0005      	movs	r5, r0
 800cdd6:	1e56      	subs	r6, r2, #1
 800cdd8:	2a00      	cmp	r2, #0
 800cdda:	d0f8      	beq.n	800cdce <memmove+0x1a>
 800cddc:	2300      	movs	r3, #0
 800cdde:	5ccc      	ldrb	r4, [r1, r3]
 800cde0:	001a      	movs	r2, r3
 800cde2:	54ec      	strb	r4, [r5, r3]
 800cde4:	3301      	adds	r3, #1
 800cde6:	4296      	cmp	r6, r2
 800cde8:	d1f9      	bne.n	800cdde <memmove+0x2a>
 800cdea:	e7f0      	b.n	800cdce <memmove+0x1a>
 800cdec:	2703      	movs	r7, #3
 800cdee:	000d      	movs	r5, r1
 800cdf0:	003e      	movs	r6, r7
 800cdf2:	4305      	orrs	r5, r0
 800cdf4:	000c      	movs	r4, r1
 800cdf6:	0003      	movs	r3, r0
 800cdf8:	402e      	ands	r6, r5
 800cdfa:	422f      	tst	r7, r5
 800cdfc:	d12b      	bne.n	800ce56 <memmove+0xa2>
 800cdfe:	0015      	movs	r5, r2
 800ce00:	3d10      	subs	r5, #16
 800ce02:	092d      	lsrs	r5, r5, #4
 800ce04:	46ac      	mov	ip, r5
 800ce06:	012f      	lsls	r7, r5, #4
 800ce08:	183f      	adds	r7, r7, r0
 800ce0a:	6825      	ldr	r5, [r4, #0]
 800ce0c:	601d      	str	r5, [r3, #0]
 800ce0e:	6865      	ldr	r5, [r4, #4]
 800ce10:	605d      	str	r5, [r3, #4]
 800ce12:	68a5      	ldr	r5, [r4, #8]
 800ce14:	609d      	str	r5, [r3, #8]
 800ce16:	68e5      	ldr	r5, [r4, #12]
 800ce18:	3410      	adds	r4, #16
 800ce1a:	60dd      	str	r5, [r3, #12]
 800ce1c:	001d      	movs	r5, r3
 800ce1e:	3310      	adds	r3, #16
 800ce20:	42bd      	cmp	r5, r7
 800ce22:	d1f2      	bne.n	800ce0a <memmove+0x56>
 800ce24:	4665      	mov	r5, ip
 800ce26:	230f      	movs	r3, #15
 800ce28:	240c      	movs	r4, #12
 800ce2a:	3501      	adds	r5, #1
 800ce2c:	012d      	lsls	r5, r5, #4
 800ce2e:	1949      	adds	r1, r1, r5
 800ce30:	4013      	ands	r3, r2
 800ce32:	1945      	adds	r5, r0, r5
 800ce34:	4214      	tst	r4, r2
 800ce36:	d011      	beq.n	800ce5c <memmove+0xa8>
 800ce38:	598c      	ldr	r4, [r1, r6]
 800ce3a:	51ac      	str	r4, [r5, r6]
 800ce3c:	3604      	adds	r6, #4
 800ce3e:	1b9c      	subs	r4, r3, r6
 800ce40:	2c03      	cmp	r4, #3
 800ce42:	d8f9      	bhi.n	800ce38 <memmove+0x84>
 800ce44:	3b04      	subs	r3, #4
 800ce46:	089b      	lsrs	r3, r3, #2
 800ce48:	3301      	adds	r3, #1
 800ce4a:	009b      	lsls	r3, r3, #2
 800ce4c:	18ed      	adds	r5, r5, r3
 800ce4e:	18c9      	adds	r1, r1, r3
 800ce50:	2303      	movs	r3, #3
 800ce52:	401a      	ands	r2, r3
 800ce54:	e7bf      	b.n	800cdd6 <memmove+0x22>
 800ce56:	0005      	movs	r5, r0
 800ce58:	1e56      	subs	r6, r2, #1
 800ce5a:	e7bf      	b.n	800cddc <memmove+0x28>
 800ce5c:	001a      	movs	r2, r3
 800ce5e:	e7ba      	b.n	800cdd6 <memmove+0x22>

0800ce60 <_realloc_r>:
 800ce60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce62:	0006      	movs	r6, r0
 800ce64:	000c      	movs	r4, r1
 800ce66:	0015      	movs	r5, r2
 800ce68:	2900      	cmp	r1, #0
 800ce6a:	d01b      	beq.n	800cea4 <_realloc_r+0x44>
 800ce6c:	2a00      	cmp	r2, #0
 800ce6e:	d015      	beq.n	800ce9c <_realloc_r+0x3c>
 800ce70:	f000 f832 	bl	800ced8 <_malloc_usable_size_r>
 800ce74:	0027      	movs	r7, r4
 800ce76:	42a8      	cmp	r0, r5
 800ce78:	d301      	bcc.n	800ce7e <_realloc_r+0x1e>
 800ce7a:	0038      	movs	r0, r7
 800ce7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce7e:	0029      	movs	r1, r5
 800ce80:	0030      	movs	r0, r6
 800ce82:	f7fa f9ad 	bl	80071e0 <_malloc_r>
 800ce86:	1e07      	subs	r7, r0, #0
 800ce88:	d0f7      	beq.n	800ce7a <_realloc_r+0x1a>
 800ce8a:	0021      	movs	r1, r4
 800ce8c:	002a      	movs	r2, r5
 800ce8e:	f7fa f8a1 	bl	8006fd4 <memcpy>
 800ce92:	0021      	movs	r1, r4
 800ce94:	0030      	movs	r0, r6
 800ce96:	f7fa f943 	bl	8007120 <_free_r>
 800ce9a:	e7ee      	b.n	800ce7a <_realloc_r+0x1a>
 800ce9c:	f7fa f940 	bl	8007120 <_free_r>
 800cea0:	2700      	movs	r7, #0
 800cea2:	e7ea      	b.n	800ce7a <_realloc_r+0x1a>
 800cea4:	0011      	movs	r1, r2
 800cea6:	f7fa f99b 	bl	80071e0 <_malloc_r>
 800ceaa:	0007      	movs	r7, r0
 800ceac:	e7e5      	b.n	800ce7a <_realloc_r+0x1a>
 800ceae:	46c0      	nop			; (mov r8, r8)

0800ceb0 <_read_r>:
 800ceb0:	b570      	push	{r4, r5, r6, lr}
 800ceb2:	0004      	movs	r4, r0
 800ceb4:	0008      	movs	r0, r1
 800ceb6:	0011      	movs	r1, r2
 800ceb8:	001a      	movs	r2, r3
 800ceba:	2300      	movs	r3, #0
 800cebc:	4d05      	ldr	r5, [pc, #20]	; (800ced4 <_read_r+0x24>)
 800cebe:	602b      	str	r3, [r5, #0]
 800cec0:	f002 fcfd 	bl	800f8be <_read>
 800cec4:	1c43      	adds	r3, r0, #1
 800cec6:	d000      	beq.n	800ceca <_read_r+0x1a>
 800cec8:	bd70      	pop	{r4, r5, r6, pc}
 800ceca:	682b      	ldr	r3, [r5, #0]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d0fb      	beq.n	800cec8 <_read_r+0x18>
 800ced0:	6023      	str	r3, [r4, #0]
 800ced2:	e7f9      	b.n	800cec8 <_read_r+0x18>
 800ced4:	200007e4 	.word	0x200007e4

0800ced8 <_malloc_usable_size_r>:
 800ced8:	1f0b      	subs	r3, r1, #4
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	1f18      	subs	r0, r3, #4
 800cede:	2b00      	cmp	r3, #0
 800cee0:	db00      	blt.n	800cee4 <_malloc_usable_size_r+0xc>
 800cee2:	4770      	bx	lr
 800cee4:	580b      	ldr	r3, [r1, r0]
 800cee6:	18c0      	adds	r0, r0, r3
 800cee8:	e7fb      	b.n	800cee2 <_malloc_usable_size_r+0xa>
 800ceea:	46c0      	nop			; (mov r8, r8)

0800ceec <__aeabi_d2lz>:
 800ceec:	b570      	push	{r4, r5, r6, lr}
 800ceee:	0005      	movs	r5, r0
 800cef0:	000c      	movs	r4, r1
 800cef2:	2200      	movs	r2, #0
 800cef4:	2300      	movs	r3, #0
 800cef6:	0028      	movs	r0, r5
 800cef8:	0021      	movs	r1, r4
 800cefa:	f7f7 f901 	bl	8004100 <__aeabi_dcmplt>
 800cefe:	2800      	cmp	r0, #0
 800cf00:	d108      	bne.n	800cf14 <__aeabi_d2lz+0x28>
 800cf02:	0028      	movs	r0, r5
 800cf04:	0021      	movs	r1, r4
 800cf06:	f000 f80f 	bl	800cf28 <__aeabi_d2ulz>
 800cf0a:	0002      	movs	r2, r0
 800cf0c:	000b      	movs	r3, r1
 800cf0e:	0010      	movs	r0, r2
 800cf10:	0019      	movs	r1, r3
 800cf12:	bd70      	pop	{r4, r5, r6, pc}
 800cf14:	2380      	movs	r3, #128	; 0x80
 800cf16:	061b      	lsls	r3, r3, #24
 800cf18:	18e1      	adds	r1, r4, r3
 800cf1a:	0028      	movs	r0, r5
 800cf1c:	f000 f804 	bl	800cf28 <__aeabi_d2ulz>
 800cf20:	2300      	movs	r3, #0
 800cf22:	4242      	negs	r2, r0
 800cf24:	418b      	sbcs	r3, r1
 800cf26:	e7f2      	b.n	800cf0e <__aeabi_d2lz+0x22>

0800cf28 <__aeabi_d2ulz>:
 800cf28:	b570      	push	{r4, r5, r6, lr}
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	4b0b      	ldr	r3, [pc, #44]	; (800cf5c <__aeabi_d2ulz+0x34>)
 800cf2e:	000d      	movs	r5, r1
 800cf30:	0004      	movs	r4, r0
 800cf32:	f7f9 f8a7 	bl	8006084 <__aeabi_dmul>
 800cf36:	f7f7 f97d 	bl	8004234 <__aeabi_d2uiz>
 800cf3a:	0006      	movs	r6, r0
 800cf3c:	f000 f846 	bl	800cfcc <__aeabi_ui2d>
 800cf40:	2200      	movs	r2, #0
 800cf42:	4b07      	ldr	r3, [pc, #28]	; (800cf60 <__aeabi_d2ulz+0x38>)
 800cf44:	f7f9 f89e 	bl	8006084 <__aeabi_dmul>
 800cf48:	0002      	movs	r2, r0
 800cf4a:	000b      	movs	r3, r1
 800cf4c:	0020      	movs	r0, r4
 800cf4e:	0029      	movs	r1, r5
 800cf50:	f7f9 fb04 	bl	800655c <__aeabi_dsub>
 800cf54:	f7f7 f96e 	bl	8004234 <__aeabi_d2uiz>
 800cf58:	0031      	movs	r1, r6
 800cf5a:	bd70      	pop	{r4, r5, r6, pc}
 800cf5c:	3df00000 	.word	0x3df00000
 800cf60:	41f00000 	.word	0x41f00000

0800cf64 <__aeabi_l2d>:
 800cf64:	b570      	push	{r4, r5, r6, lr}
 800cf66:	0006      	movs	r6, r0
 800cf68:	0008      	movs	r0, r1
 800cf6a:	f7f9 febf 	bl	8006cec <__aeabi_i2d>
 800cf6e:	2200      	movs	r2, #0
 800cf70:	4b06      	ldr	r3, [pc, #24]	; (800cf8c <__aeabi_l2d+0x28>)
 800cf72:	f7f9 f887 	bl	8006084 <__aeabi_dmul>
 800cf76:	000d      	movs	r5, r1
 800cf78:	0004      	movs	r4, r0
 800cf7a:	0030      	movs	r0, r6
 800cf7c:	f000 f826 	bl	800cfcc <__aeabi_ui2d>
 800cf80:	002b      	movs	r3, r5
 800cf82:	0022      	movs	r2, r4
 800cf84:	f7f8 f940 	bl	8005208 <__aeabi_dadd>
 800cf88:	bd70      	pop	{r4, r5, r6, pc}
 800cf8a:	46c0      	nop			; (mov r8, r8)
 800cf8c:	41f00000 	.word	0x41f00000

0800cf90 <__aeabi_dcmpun>:
 800cf90:	b570      	push	{r4, r5, r6, lr}
 800cf92:	0005      	movs	r5, r0
 800cf94:	480c      	ldr	r0, [pc, #48]	; (800cfc8 <__aeabi_dcmpun+0x38>)
 800cf96:	031c      	lsls	r4, r3, #12
 800cf98:	0016      	movs	r6, r2
 800cf9a:	005b      	lsls	r3, r3, #1
 800cf9c:	030a      	lsls	r2, r1, #12
 800cf9e:	0049      	lsls	r1, r1, #1
 800cfa0:	0b12      	lsrs	r2, r2, #12
 800cfa2:	0d49      	lsrs	r1, r1, #21
 800cfa4:	0b24      	lsrs	r4, r4, #12
 800cfa6:	0d5b      	lsrs	r3, r3, #21
 800cfa8:	4281      	cmp	r1, r0
 800cfaa:	d008      	beq.n	800cfbe <__aeabi_dcmpun+0x2e>
 800cfac:	4a06      	ldr	r2, [pc, #24]	; (800cfc8 <__aeabi_dcmpun+0x38>)
 800cfae:	2000      	movs	r0, #0
 800cfb0:	4293      	cmp	r3, r2
 800cfb2:	d103      	bne.n	800cfbc <__aeabi_dcmpun+0x2c>
 800cfb4:	0020      	movs	r0, r4
 800cfb6:	4330      	orrs	r0, r6
 800cfb8:	1e43      	subs	r3, r0, #1
 800cfba:	4198      	sbcs	r0, r3
 800cfbc:	bd70      	pop	{r4, r5, r6, pc}
 800cfbe:	2001      	movs	r0, #1
 800cfc0:	432a      	orrs	r2, r5
 800cfc2:	d1fb      	bne.n	800cfbc <__aeabi_dcmpun+0x2c>
 800cfc4:	e7f2      	b.n	800cfac <__aeabi_dcmpun+0x1c>
 800cfc6:	46c0      	nop			; (mov r8, r8)
 800cfc8:	000007ff 	.word	0x000007ff

0800cfcc <__aeabi_ui2d>:
 800cfcc:	b510      	push	{r4, lr}
 800cfce:	1e04      	subs	r4, r0, #0
 800cfd0:	d010      	beq.n	800cff4 <__aeabi_ui2d+0x28>
 800cfd2:	f7f9 ff8b 	bl	8006eec <__clzsi2>
 800cfd6:	4b0f      	ldr	r3, [pc, #60]	; (800d014 <__aeabi_ui2d+0x48>)
 800cfd8:	1a1b      	subs	r3, r3, r0
 800cfda:	280a      	cmp	r0, #10
 800cfdc:	dc11      	bgt.n	800d002 <__aeabi_ui2d+0x36>
 800cfde:	220b      	movs	r2, #11
 800cfe0:	0021      	movs	r1, r4
 800cfe2:	1a12      	subs	r2, r2, r0
 800cfe4:	40d1      	lsrs	r1, r2
 800cfe6:	3015      	adds	r0, #21
 800cfe8:	030a      	lsls	r2, r1, #12
 800cfea:	055b      	lsls	r3, r3, #21
 800cfec:	4084      	lsls	r4, r0
 800cfee:	0b12      	lsrs	r2, r2, #12
 800cff0:	0d5b      	lsrs	r3, r3, #21
 800cff2:	e001      	b.n	800cff8 <__aeabi_ui2d+0x2c>
 800cff4:	2300      	movs	r3, #0
 800cff6:	2200      	movs	r2, #0
 800cff8:	051b      	lsls	r3, r3, #20
 800cffa:	4313      	orrs	r3, r2
 800cffc:	0020      	movs	r0, r4
 800cffe:	0019      	movs	r1, r3
 800d000:	bd10      	pop	{r4, pc}
 800d002:	0022      	movs	r2, r4
 800d004:	380b      	subs	r0, #11
 800d006:	4082      	lsls	r2, r0
 800d008:	055b      	lsls	r3, r3, #21
 800d00a:	0312      	lsls	r2, r2, #12
 800d00c:	2400      	movs	r4, #0
 800d00e:	0b12      	lsrs	r2, r2, #12
 800d010:	0d5b      	lsrs	r3, r3, #21
 800d012:	e7f1      	b.n	800cff8 <__aeabi_ui2d+0x2c>
 800d014:	0000041e 	.word	0x0000041e

0800d018 <init_Clock()>:
  {
  }
}

void init_Clock()
{
 800d018:	b5f0      	push	{r4, r5, r6, r7, lr}
	RCC_OscInitTypeDef RCC_OscInitStruct = {};
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {};
 800d01a:	2510      	movs	r5, #16
{
 800d01c:	b09b      	sub	sp, #108	; 0x6c
	RCC_OscInitTypeDef RCC_OscInitStruct = {};
 800d01e:	223c      	movs	r2, #60	; 0x3c
 800d020:	2100      	movs	r1, #0
 800d022:	a80a      	add	r0, sp, #40	; 0x28
 800d024:	f7fa f828 	bl	8007078 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {};
 800d028:	002a      	movs	r2, r5
 800d02a:	2100      	movs	r1, #0
 800d02c:	a806      	add	r0, sp, #24
 800d02e:	f7fa f823 	bl	8007078 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d032:	2080      	movs	r0, #128	; 0x80
 800d034:	0080      	lsls	r0, r0, #2
 800d036:	f003 fc1d 	bl	8010874 <HAL_PWREx_ControlVoltageScaling>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800d03a:	f003 fc11 	bl	8010860 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800d03e:	2218      	movs	r2, #24
 800d040:	4c33      	ldr	r4, [pc, #204]	; (800d110 <init_Clock()+0xf8>)
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
								|RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800d042:	2701      	movs	r7, #1
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800d044:	6de3      	ldr	r3, [r4, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d046:	2602      	movs	r6, #2
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800d048:	4393      	bics	r3, r2
 800d04a:	65e3      	str	r3, [r4, #92]	; 0x5c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 800d04c:	23a0      	movs	r3, #160	; 0xa0
 800d04e:	220d      	movs	r2, #13
 800d050:	02db      	lsls	r3, r3, #11
 800d052:	920a      	str	r2, [sp, #40]	; 0x28
 800d054:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d056:	2303      	movs	r3, #3
 800d058:	9313      	str	r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
	RCC_OscInitStruct.PLL.PLLN = 16;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d05a:	2380      	movs	r3, #128	; 0x80
 800d05c:	029b      	lsls	r3, r3, #10
 800d05e:	9316      	str	r3, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800d060:	2380      	movs	r3, #128	; 0x80
 800d062:	049b      	lsls	r3, r3, #18
 800d064:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 800d066:	2380      	movs	r3, #128	; 0x80
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d068:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 800d06a:	05db      	lsls	r3, r3, #23
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800d06c:	970c      	str	r7, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d06e:	9612      	str	r6, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800d070:	9514      	str	r5, [sp, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 16;
 800d072:	9515      	str	r5, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 800d074:	9318      	str	r3, [sp, #96]	; 0x60
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d076:	f003 fc29 	bl	80108cc <HAL_RCC_OscConfig>
 800d07a:	2800      	cmp	r0, #0
 800d07c:	d001      	beq.n	800d082 <init_Clock()+0x6a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800d07e:	b672      	cpsid	i
  while (1)
 800d080:	e7fe      	b.n	800d080 <init_Clock()+0x68>
		Error_Handler();
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d082:	2207      	movs	r2, #7
 800d084:	2302      	movs	r3, #2
 800d086:	9206      	str	r2, [sp, #24]
 800d088:	9307      	str	r3, [sp, #28]
 800d08a:	2200      	movs	r2, #0
 800d08c:	2300      	movs	r3, #0
								|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800d08e:	0031      	movs	r1, r6
 800d090:	a806      	add	r0, sp, #24
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d092:	9208      	str	r2, [sp, #32]
 800d094:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800d096:	f003 fee5 	bl	8010e64 <HAL_RCC_ClockConfig>
 800d09a:	2800      	cmp	r0, #0
 800d09c:	d001      	beq.n	800d0a2 <init_Clock()+0x8a>
 800d09e:	b672      	cpsid	i
  while (1)
 800d0a0:	e7fe      	b.n	800d0a0 <init_Clock()+0x88>
	{
		Error_Handler();
	}
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_HSE, RCC_MCO2DIV_16);
 800d0a2:	2280      	movs	r2, #128	; 0x80
 800d0a4:	2180      	movs	r1, #128	; 0x80
 800d0a6:	481b      	ldr	r0, [pc, #108]	; (800d114 <init_Clock()+0xfc>)
 800d0a8:	03d2      	lsls	r2, r2, #15
 800d0aa:	02c9      	lsls	r1, r1, #11
 800d0ac:	f003 fe64 	bl	8010d78 <HAL_RCC_MCOConfig>

	//ALL GPIO Clock Enable
	__HAL_RCC_GPIOA_CLK_ENABLE();
	__HAL_RCC_GPIOB_CLK_ENABLE();
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800d0b0:	2104      	movs	r1, #4
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800d0b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0b4:	433b      	orrs	r3, r7
 800d0b6:	6363      	str	r3, [r4, #52]	; 0x34
 800d0b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0ba:	403b      	ands	r3, r7
 800d0bc:	9300      	str	r3, [sp, #0]
 800d0be:	9b00      	ldr	r3, [sp, #0]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800d0c0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0c2:	4333      	orrs	r3, r6
 800d0c4:	6363      	str	r3, [r4, #52]	; 0x34
 800d0c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0c8:	401e      	ands	r6, r3
 800d0ca:	9601      	str	r6, [sp, #4]
 800d0cc:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800d0ce:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800d0d0:	430a      	orrs	r2, r1
 800d0d2:	6362      	str	r2, [r4, #52]	; 0x34
 800d0d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0d6:	400b      	ands	r3, r1
 800d0d8:	9302      	str	r3, [sp, #8]
 800d0da:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800d0dc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800d0de:	1849      	adds	r1, r1, r1
 800d0e0:	430a      	orrs	r2, r1
 800d0e2:	6362      	str	r2, [r4, #52]	; 0x34
 800d0e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0e6:	400b      	ands	r3, r1
 800d0e8:	9303      	str	r3, [sp, #12]
 800d0ea:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800d0ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800d0ee:	3118      	adds	r1, #24
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800d0f0:	432b      	orrs	r3, r5
 800d0f2:	6363      	str	r3, [r4, #52]	; 0x34
 800d0f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d0f6:	401d      	ands	r5, r3
 800d0f8:	9504      	str	r5, [sp, #16]
 800d0fa:	9b04      	ldr	r3, [sp, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800d0fc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800d0fe:	430a      	orrs	r2, r1
 800d100:	6362      	str	r2, [r4, #52]	; 0x34
 800d102:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d104:	400b      	ands	r3, r1
 800d106:	9305      	str	r3, [sp, #20]
 800d108:	9b05      	ldr	r3, [sp, #20]
}
 800d10a:	b01b      	add	sp, #108	; 0x6c
 800d10c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d10e:	46c0      	nop			; (mov r8, r8)
 800d110:	40021000 	.word	0x40021000
 800d114:	10300400 	.word	0x10300400

0800d118 <init_DAC()>:
	set_Status_LED(STATUS_LED_TYPE::YELLOW, false);
	set_Buzzer(false);
}

void init_DAC()
{
 800d118:	b510      	push	{r4, lr}
 800d11a:	b08a      	sub	sp, #40	; 0x28
	DAC_ChannelConfTypeDef sConfig = {};
 800d11c:	2224      	movs	r2, #36	; 0x24
 800d11e:	2100      	movs	r1, #0
 800d120:	4668      	mov	r0, sp
 800d122:	f7f9 ffa9 	bl	8007078 <memset>

	dac1.Instance = DAC1;
 800d126:	4c0f      	ldr	r4, [pc, #60]	; (800d164 <init_DAC()+0x4c>)
 800d128:	4b0f      	ldr	r3, [pc, #60]	; (800d168 <init_DAC()+0x50>)
	if(HAL_DAC_Init(&dac1) != HAL_OK)
 800d12a:	0020      	movs	r0, r4
	dac1.Instance = DAC1;
 800d12c:	6023      	str	r3, [r4, #0]
	if(HAL_DAC_Init(&dac1) != HAL_OK)
 800d12e:	f002 fcc9 	bl	800fac4 <HAL_DAC_Init>
 800d132:	1e02      	subs	r2, r0, #0
 800d134:	d001      	beq.n	800d13a <init_DAC()+0x22>
 800d136:	b672      	cpsid	i
  while (1)
 800d138:	e7fe      	b.n	800d138 <init_DAC()+0x20>
	{
		Error_Handler();
	}

	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800d13a:	2000      	movs	r0, #0
 800d13c:	2100      	movs	r1, #0
 800d13e:	9000      	str	r0, [sp, #0]
 800d140:	9101      	str	r1, [sp, #4]
 800d142:	9002      	str	r0, [sp, #8]
 800d144:	9103      	str	r1, [sp, #12]
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
	if(HAL_DAC_ConfigChannel(&dac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800d146:	4669      	mov	r1, sp
 800d148:	0020      	movs	r0, r4
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800d14a:	9204      	str	r2, [sp, #16]
	if(HAL_DAC_ConfigChannel(&dac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800d14c:	f002 fd14 	bl	800fb78 <HAL_DAC_ConfigChannel>
 800d150:	1e01      	subs	r1, r0, #0
 800d152:	d001      	beq.n	800d158 <init_DAC()+0x40>
 800d154:	b672      	cpsid	i
  while (1)
 800d156:	e7fe      	b.n	800d156 <init_DAC()+0x3e>
	{
		Error_Handler();
	}

	HAL_DAC_Start(&dac1, DAC_CHANNEL_1);
 800d158:	0020      	movs	r0, r4
 800d15a:	f002 fcc7 	bl	800faec <HAL_DAC_Start>
}
 800d15e:	b00a      	add	sp, #40	; 0x28
 800d160:	bd10      	pop	{r4, pc}
 800d162:	46c0      	nop			; (mov r8, r8)
 800d164:	20000898 	.word	0x20000898
 800d168:	40007400 	.word	0x40007400

0800d16c <init_I2C()>:

void init_I2C()
{
 800d16c:	b570      	push	{r4, r5, r6, lr}
	i2c[0].Instance = I2C1;
 800d16e:	4c15      	ldr	r4, [pc, #84]	; (800d1c4 <init_I2C()+0x58>)
	i2c[1].Instance = I2C2;
	for(auto &target : i2c)
	{
		target.Init.Timing = 0x2010091A;
		target.Init.OwnAddress1 = 0;
		target.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800d170:	2601      	movs	r6, #1
 800d172:	0025      	movs	r5, r4
	i2c[0].Instance = I2C1;
 800d174:	4b14      	ldr	r3, [pc, #80]	; (800d1c8 <init_I2C()+0x5c>)
 800d176:	35a8      	adds	r5, #168	; 0xa8
 800d178:	6023      	str	r3, [r4, #0]
	i2c[1].Instance = I2C2;
 800d17a:	4b14      	ldr	r3, [pc, #80]	; (800d1cc <init_I2C()+0x60>)
 800d17c:	6563      	str	r3, [r4, #84]	; 0x54
		target.Init.Timing = 0x2010091A;
 800d17e:	4b14      	ldr	r3, [pc, #80]	; (800d1d0 <init_I2C()+0x64>)
		target.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
		target.Init.OwnAddress2 = 0;
		target.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
		target.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
		target.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
		if (HAL_I2C_Init(&target) != HAL_OK)
 800d180:	0020      	movs	r0, r4
		target.Init.Timing = 0x2010091A;
 800d182:	6063      	str	r3, [r4, #4]
		target.Init.OwnAddress1 = 0;
 800d184:	2300      	movs	r3, #0
		target.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800d186:	60e6      	str	r6, [r4, #12]
		target.Init.OwnAddress1 = 0;
 800d188:	60a3      	str	r3, [r4, #8]
		target.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800d18a:	6123      	str	r3, [r4, #16]
		target.Init.OwnAddress2 = 0;
 800d18c:	6163      	str	r3, [r4, #20]
		target.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800d18e:	61a3      	str	r3, [r4, #24]
		target.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800d190:	61e3      	str	r3, [r4, #28]
		target.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800d192:	6223      	str	r3, [r4, #32]
		if (HAL_I2C_Init(&target) != HAL_OK)
 800d194:	f003 f948 	bl	8010428 <HAL_I2C_Init>
 800d198:	1e01      	subs	r1, r0, #0
 800d19a:	d001      	beq.n	800d1a0 <init_I2C()+0x34>
 800d19c:	b672      	cpsid	i
  while (1)
 800d19e:	e7fe      	b.n	800d19e <init_I2C()+0x32>
			Error_Handler();
		}

		/** Configure Analogue filter
		 */
		if(HAL_I2CEx_ConfigAnalogFilter(&target, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800d1a0:	0020      	movs	r0, r4
 800d1a2:	f003 fad9 	bl	8010758 <HAL_I2CEx_ConfigAnalogFilter>
 800d1a6:	1e01      	subs	r1, r0, #0
 800d1a8:	d001      	beq.n	800d1ae <init_I2C()+0x42>
 800d1aa:	b672      	cpsid	i
  while (1)
 800d1ac:	e7fe      	b.n	800d1ac <init_I2C()+0x40>
			Error_Handler();
		}

		/** Configure Digital filter
		 */
		if(HAL_I2CEx_ConfigDigitalFilter(&target, 0) != HAL_OK)
 800d1ae:	0020      	movs	r0, r4
 800d1b0:	f003 faf8 	bl	80107a4 <HAL_I2CEx_ConfigDigitalFilter>
 800d1b4:	2800      	cmp	r0, #0
 800d1b6:	d001      	beq.n	800d1bc <init_I2C()+0x50>
 800d1b8:	b672      	cpsid	i
  while (1)
 800d1ba:	e7fe      	b.n	800d1ba <init_I2C()+0x4e>
	for(auto &target : i2c)
 800d1bc:	3454      	adds	r4, #84	; 0x54
 800d1be:	42ac      	cmp	r4, r5
 800d1c0:	d1dd      	bne.n	800d17e <init_I2C()+0x12>
		{
			Error_Handler();
		}
	}
}
 800d1c2:	bd70      	pop	{r4, r5, r6, pc}
 800d1c4:	200007f0 	.word	0x200007f0
 800d1c8:	40005400 	.word	0x40005400
 800d1cc:	40005800 	.word	0x40005800
 800d1d0:	2010091a 	.word	0x2010091a

0800d1d4 <init_UART()>:

void init_UART()
{
 800d1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uart[0].Instance = USART1;
 800d1d6:	4c3c      	ldr	r4, [pc, #240]	; (800d2c8 <init_UART()+0xf4>)
	uart[0].Init.BaudRate = 19200;
	uart[0].Init.HwFlowCtl = UART_HWCONTROL_NONE;
	uart[0].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;

	uart[1].Instance = USART2;
 800d1d8:	493c      	ldr	r1, [pc, #240]	; (800d2cc <init_UART()+0xf8>)
 800d1da:	0022      	movs	r2, r4
	uart[0].Instance = USART1;
 800d1dc:	4b3c      	ldr	r3, [pc, #240]	; (800d2d0 <init_UART()+0xfc>)
	uart[1].Instance = USART2;
 800d1de:	3294      	adds	r2, #148	; 0x94
 800d1e0:	6011      	str	r1, [r2, #0]
	uart[1].Init.BaudRate = 9600;
 800d1e2:	0022      	movs	r2, r4
 800d1e4:	2196      	movs	r1, #150	; 0x96
	uart[0].Instance = USART1;
 800d1e6:	6023      	str	r3, [r4, #0]
	uart[0].Init.BaudRate = 19200;
 800d1e8:	2396      	movs	r3, #150	; 0x96
	uart[1].Init.BaudRate = 9600;
 800d1ea:	0189      	lsls	r1, r1, #6
 800d1ec:	3298      	adds	r2, #152	; 0x98
 800d1ee:	6011      	str	r1, [r2, #0]
	uart[0].Init.BaudRate = 19200;
 800d1f0:	01db      	lsls	r3, r3, #7
	uart[1].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d1f2:	0022      	movs	r2, r4
	uart[0].Init.BaudRate = 19200;
 800d1f4:	6063      	str	r3, [r4, #4]
	uart[0].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d1f6:	2300      	movs	r3, #0
	uart[1].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d1f8:	32ac      	adds	r2, #172	; 0xac
 800d1fa:	6013      	str	r3, [r2, #0]
	uart[1].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d1fc:	0022      	movs	r2, r4
 800d1fe:	32bc      	adds	r2, #188	; 0xbc
 800d200:	6013      	str	r3, [r2, #0]

	uart[2].Instance = USART3;
 800d202:	0022      	movs	r2, r4
 800d204:	4833      	ldr	r0, [pc, #204]	; (800d2d4 <init_UART()+0x100>)
 800d206:	32fc      	adds	r2, #252	; 0xfc
 800d208:	62d0      	str	r0, [r2, #44]	; 0x2c
	uart[2].Init.BaudRate = 9600;
	uart[2].Init.HwFlowCtl = UART_HWCONTROL_NONE;
	// uart[2].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT;
	uart[2].AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 800d20a:	2080      	movs	r0, #128	; 0x80
 800d20c:	0240      	lsls	r0, r0, #9
 800d20e:	65d0      	str	r0, [r2, #92]	; 0x5c
	uart[2].AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 800d210:	2080      	movs	r0, #128	; 0x80
 800d212:	0280      	lsls	r0, r0, #10
	uart[2].Init.BaudRate = 9600;
 800d214:	6311      	str	r1, [r2, #48]	; 0x30
	uart[2].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d216:	6453      	str	r3, [r2, #68]	; 0x44
	uart[2].AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 800d218:	6590      	str	r0, [r2, #88]	; 0x58
	// uart[2].Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;

	uart[3].Instance = USART5;
 800d21a:	22de      	movs	r2, #222	; 0xde
 800d21c:	482e      	ldr	r0, [pc, #184]	; (800d2d8 <init_UART()+0x104>)
 800d21e:	0052      	lsls	r2, r2, #1
 800d220:	50a0      	str	r0, [r4, r2]
	uart[3].Init.BaudRate = 9600;
 800d222:	3204      	adds	r2, #4
 800d224:	50a1      	str	r1, [r4, r2]
	uart[3].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d226:	3214      	adds	r2, #20
	uart[0].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d228:	61a3      	str	r3, [r4, #24]
	uart[0].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d22a:	62a3      	str	r3, [r4, #40]	; 0x28
	uart[3].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d22c:	50a3      	str	r3, [r4, r2]
	// uart[3].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT;
	uart[3].AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
	uart[3].AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 800d22e:	0023      	movs	r3, r4
 800d230:	2080      	movs	r0, #128	; 0x80
 800d232:	2180      	movs	r1, #128	; 0x80
 800d234:	33e9      	adds	r3, #233	; 0xe9
 800d236:	33ff      	adds	r3, #255	; 0xff
 800d238:	0280      	lsls	r0, r0, #10
 800d23a:	0249      	lsls	r1, r1, #9
 800d23c:	6018      	str	r0, [r3, #0]
 800d23e:	6059      	str	r1, [r3, #4]
	// uart[3].Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;

	for(auto &target : uart)
 800d240:	2394      	movs	r3, #148	; 0x94
	{
		target.Init.WordLength = UART_WORDLENGTH_8B;
		target.Init.StopBits = UART_STOPBITS_1;
		target.Init.Parity = UART_PARITY_NONE;
		target.Init.Mode = UART_MODE_TX_RX;
 800d242:	270c      	movs	r7, #12
 800d244:	009b      	lsls	r3, r3, #2
 800d246:	18e6      	adds	r6, r4, r3
		target.Init.WordLength = UART_WORDLENGTH_8B;
 800d248:	2300      	movs	r3, #0
		target.Init.OverSampling = UART_OVERSAMPLING_16;
		target.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
		target.Init.ClockPrescaler = UART_PRESCALER_DIV1;
		if(HAL_UART_Init(&target) != HAL_OK)
 800d24a:	0020      	movs	r0, r4
		target.Init.WordLength = UART_WORDLENGTH_8B;
 800d24c:	60a3      	str	r3, [r4, #8]
		target.Init.StopBits = UART_STOPBITS_1;
 800d24e:	60e3      	str	r3, [r4, #12]
		target.Init.Parity = UART_PARITY_NONE;
 800d250:	6123      	str	r3, [r4, #16]
		target.Init.Mode = UART_MODE_TX_RX;
 800d252:	6167      	str	r7, [r4, #20]
		target.Init.OverSampling = UART_OVERSAMPLING_16;
 800d254:	61e3      	str	r3, [r4, #28]
		target.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800d256:	6223      	str	r3, [r4, #32]
		target.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800d258:	6263      	str	r3, [r4, #36]	; 0x24
		if(HAL_UART_Init(&target) != HAL_OK)
 800d25a:	f005 f813 	bl	8012284 <HAL_UART_Init>
 800d25e:	1e01      	subs	r1, r0, #0
 800d260:	d001      	beq.n	800d266 <init_UART()+0x92>
 800d262:	b672      	cpsid	i
  while (1)
 800d264:	e7fe      	b.n	800d264 <init_UART()+0x90>
		{
			Error_Handler();
		}
		if(HAL_UARTEx_SetTxFifoThreshold(&target, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800d266:	0020      	movs	r0, r4
 800d268:	f005 f958 	bl	801251c <HAL_UARTEx_SetTxFifoThreshold>
 800d26c:	1e01      	subs	r1, r0, #0
 800d26e:	d001      	beq.n	800d274 <init_UART()+0xa0>
 800d270:	b672      	cpsid	i
  while (1)
 800d272:	e7fe      	b.n	800d272 <init_UART()+0x9e>
		{
			Error_Handler();
		}
		if(HAL_UARTEx_SetRxFifoThreshold(&target, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800d274:	0020      	movs	r0, r4
 800d276:	f005 f975 	bl	8012564 <HAL_UARTEx_SetRxFifoThreshold>
 800d27a:	2800      	cmp	r0, #0
 800d27c:	d001      	beq.n	800d282 <init_UART()+0xae>
 800d27e:	b672      	cpsid	i
  while (1)
 800d280:	e7fe      	b.n	800d280 <init_UART()+0xac>
		{
			Error_Handler();
		}
		if(HAL_UARTEx_DisableFifoMode(&target) != HAL_OK)
 800d282:	0020      	movs	r0, r4
 800d284:	f005 f92c 	bl	80124e0 <HAL_UARTEx_DisableFifoMode>
 800d288:	1e05      	subs	r5, r0, #0
 800d28a:	d001      	beq.n	800d290 <init_UART()+0xbc>
 800d28c:	b672      	cpsid	i
  while (1)
 800d28e:	e7fe      	b.n	800d28e <init_UART()+0xba>
	for(auto &target : uart)
 800d290:	3494      	adds	r4, #148	; 0x94
 800d292:	42b4      	cmp	r4, r6
 800d294:	d1d8      	bne.n	800d248 <init_UART()+0x74>
		{
			Error_Handler();
		}
	}

    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800d296:	0002      	movs	r2, r0
 800d298:	0001      	movs	r1, r0
 800d29a:	201b      	movs	r0, #27
 800d29c:	f002 fbc2 	bl	800fa24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800d2a0:	201b      	movs	r0, #27
 800d2a2:	f002 fbe9 	bl	800fa78 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 800d2a6:	002a      	movs	r2, r5
 800d2a8:	0029      	movs	r1, r5
 800d2aa:	201c      	movs	r0, #28
 800d2ac:	f002 fbba 	bl	800fa24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 800d2b0:	201c      	movs	r0, #28
 800d2b2:	f002 fbe1 	bl	800fa78 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 800d2b6:	002a      	movs	r2, r5
 800d2b8:	0029      	movs	r1, r5
 800d2ba:	201d      	movs	r0, #29
 800d2bc:	f002 fbb2 	bl	800fa24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 800d2c0:	201d      	movs	r0, #29
 800d2c2:	f002 fbd9 	bl	800fa78 <HAL_NVIC_EnableIRQ>
}
 800d2c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2c8:	200008c0 	.word	0x200008c0
 800d2cc:	40004400 	.word	0x40004400
 800d2d0:	40013800 	.word	0x40013800
 800d2d4:	40004800 	.word	0x40004800
 800d2d8:	40005000 	.word	0x40005000

0800d2dc <init_Watchdog()>:

void init_Watchdog()
{
	iwdg.Instance = IWDG;
 800d2dc:	4807      	ldr	r0, [pc, #28]	; (800d2fc <init_Watchdog()+0x20>)
 800d2de:	4b08      	ldr	r3, [pc, #32]	; (800d300 <init_Watchdog()+0x24>)
{
 800d2e0:	b510      	push	{r4, lr}
	iwdg.Instance = IWDG;
 800d2e2:	6003      	str	r3, [r0, #0]
	iwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800d2e4:	2303      	movs	r3, #3
 800d2e6:	6043      	str	r3, [r0, #4]
	iwdg.Init.Window = 4095;
 800d2e8:	4b06      	ldr	r3, [pc, #24]	; (800d304 <init_Watchdog()+0x28>)
 800d2ea:	60c3      	str	r3, [r0, #12]
	iwdg.Init.Reload = 4095;
 800d2ec:	6083      	str	r3, [r0, #8]
	if(HAL_IWDG_Init(&iwdg) != HAL_OK)
 800d2ee:	f003 fa7d 	bl	80107ec <HAL_IWDG_Init>
 800d2f2:	2800      	cmp	r0, #0
 800d2f4:	d001      	beq.n	800d2fa <init_Watchdog()+0x1e>
 800d2f6:	b672      	cpsid	i
  while (1)
 800d2f8:	e7fe      	b.n	800d2f8 <init_Watchdog()+0x1c>
	{
		Error_Handler();
	}
}
 800d2fa:	bd10      	pop	{r4, pc}
 800d2fc:	200008ac 	.word	0x200008ac
 800d300:	40003000 	.word	0x40003000
 800d304:	00000fff 	.word	0x00000fff

0800d308 <set_UART_Receive_Start(unsigned char)>:

static uint8_t uart_rx_data[4] = {};
void set_UART_Receive_Start(uint8_t index)
{
 800d308:	0003      	movs	r3, r0
 800d30a:	b507      	push	{r0, r1, r2, lr}
	if(index >= sizeof(uart_rx_data)) return;
 800d30c:	2803      	cmp	r0, #3
 800d30e:	d80c      	bhi.n	800d32a <set_UART_Receive_Start(unsigned char)+0x22>

	volatile auto ret = HAL_UART_Receive_IT(get_UART_Handle(index), &uart_rx_data[index], 1);
 800d310:	4906      	ldr	r1, [pc, #24]	; (800d32c <set_UART_Receive_Start(unsigned char)+0x24>)
 800d312:	2201      	movs	r2, #1
 800d314:	1809      	adds	r1, r1, r0

UART_HandleTypeDef* get_UART_Handle(uint8_t uart_index)
{
	if(uart_index > 3) return nullptr;

	return &uart[uart_index];
 800d316:	2094      	movs	r0, #148	; 0x94
 800d318:	4358      	muls	r0, r3
 800d31a:	4b05      	ldr	r3, [pc, #20]	; (800d330 <set_UART_Receive_Start(unsigned char)+0x28>)
 800d31c:	18c0      	adds	r0, r0, r3
	volatile auto ret = HAL_UART_Receive_IT(get_UART_Handle(index), &uart_rx_data[index], 1);
 800d31e:	f005 f879 	bl	8012414 <HAL_UART_Receive_IT>
 800d322:	466b      	mov	r3, sp
 800d324:	71d8      	strb	r0, [r3, #7]
 800d326:	3307      	adds	r3, #7
	(void)ret;
 800d328:	781b      	ldrb	r3, [r3, #0]
}
 800d32a:	bd07      	pop	{r0, r1, r2, pc}
 800d32c:	200007ec 	.word	0x200007ec
 800d330:	200008c0 	.word	0x200008c0

0800d334 <set_Watchdog_Timer_Reset()>:
	if(!iwdg.Instance) return;
 800d334:	4803      	ldr	r0, [pc, #12]	; (800d344 <set_Watchdog_Timer_Reset()+0x10>)
{
 800d336:	b510      	push	{r4, lr}
	if(!iwdg.Instance) return;
 800d338:	6803      	ldr	r3, [r0, #0]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d001      	beq.n	800d342 <set_Watchdog_Timer_Reset()+0xe>
	HAL_IWDG_Refresh(&iwdg);
 800d33e:	f003 fa87 	bl	8010850 <HAL_IWDG_Refresh>
}
 800d342:	bd10      	pop	{r4, pc}
 800d344:	200008ac 	.word	0x200008ac

0800d348 <get_I2C_Handle(unsigned char)>:
{
 800d348:	0003      	movs	r3, r0
	if(i2c_index > 1) return nullptr;
 800d34a:	2000      	movs	r0, #0
 800d34c:	2b01      	cmp	r3, #1
 800d34e:	d803      	bhi.n	800d358 <get_I2C_Handle(unsigned char)+0x10>
	return &i2c[i2c_index];
 800d350:	3054      	adds	r0, #84	; 0x54
 800d352:	4358      	muls	r0, r3
 800d354:	4b01      	ldr	r3, [pc, #4]	; (800d35c <get_I2C_Handle(unsigned char)+0x14>)
 800d356:	18c0      	adds	r0, r0, r3
}
 800d358:	4770      	bx	lr
 800d35a:	46c0      	nop			; (mov r8, r8)
 800d35c:	200007f0 	.word	0x200007f0

0800d360 <get_UART_Handle(unsigned char)>:
{
 800d360:	0003      	movs	r3, r0
	if(uart_index > 3) return nullptr;
 800d362:	2000      	movs	r0, #0
 800d364:	2b03      	cmp	r3, #3
 800d366:	d803      	bhi.n	800d370 <get_UART_Handle(unsigned char)+0x10>
	return &uart[uart_index];
 800d368:	3094      	adds	r0, #148	; 0x94
 800d36a:	4358      	muls	r0, r3
 800d36c:	4b01      	ldr	r3, [pc, #4]	; (800d374 <get_UART_Handle(unsigned char)+0x14>)
 800d36e:	18c0      	adds	r0, r0, r3
}
 800d370:	4770      	bx	lr
 800d372:	46c0      	nop			; (mov r8, r8)
 800d374:	200008c0 	.word	0x200008c0

0800d378 <get_Accel_Object()>:

MXC6655* get_Accel_Object()
{
	return &accel;
}
 800d378:	4800      	ldr	r0, [pc, #0]	; (800d37c <get_Accel_Object()+0x4>)
 800d37a:	4770      	bx	lr
 800d37c:	20000b10 	.word	0x20000b10

0800d380 <get_Interface_Board_Type()>:

INTERFACE_BOARD_TYPE get_Interface_Board_Type()
{
	if(GPIOA->IDR & _BV(2))
 800d380:	23a0      	movs	r3, #160	; 0xa0
 800d382:	05db      	lsls	r3, r3, #23
 800d384:	6918      	ldr	r0, [r3, #16]
 800d386:	0740      	lsls	r0, r0, #29
	}
	else
	{
		return INTERFACE_BOARD_TYPE::SENSOR;
	}
}
 800d388:	0fc0      	lsrs	r0, r0, #31
 800d38a:	4770      	bx	lr

0800d38c <get_Interface_Board_Version()>:

uint8_t get_Interface_Board_Version()
{
	uint8_t version = 0x00;

	if(GPIOA->IDR & _BV(0))
 800d38c:	23a0      	movs	r3, #160	; 0xa0
 800d38e:	2201      	movs	r2, #1
 800d390:	05db      	lsls	r3, r3, #23
 800d392:	6918      	ldr	r0, [r3, #16]
 800d394:	4010      	ands	r0, r2
	{
		version |= _BV(0);
	}

	if(GPIOA->IDR & _BV(1))
 800d396:	691a      	ldr	r2, [r3, #16]
 800d398:	2302      	movs	r3, #2
 800d39a:	421a      	tst	r2, r3
 800d39c:	d000      	beq.n	800d3a0 <get_Interface_Board_Version()+0x14>
	{
		version |= _BV(1);
 800d39e:	4318      	orrs	r0, r3
	}

	return version;
}
 800d3a0:	4770      	bx	lr
	...

0800d3a4 <get_P24V_PG_Status()>:

bool get_P24V_PG_Status()
{
	return (GPIOD->IDR & _BV(4));
 800d3a4:	4b02      	ldr	r3, [pc, #8]	; (800d3b0 <get_P24V_PG_Status()+0xc>)
 800d3a6:	6918      	ldr	r0, [r3, #16]
 800d3a8:	06c0      	lsls	r0, r0, #27
 800d3aa:	0fc0      	lsrs	r0, r0, #31
}
 800d3ac:	4770      	bx	lr
 800d3ae:	46c0      	nop			; (mov r8, r8)
 800d3b0:	50000c00 	.word	0x50000c00

0800d3b4 <get_UART_Received_Byte(unsigned char)>:

	return value;
}

uint8_t get_UART_Received_Byte(uint8_t index)
{
 800d3b4:	0003      	movs	r3, r0
	if(index >= sizeof(uart_rx_data)) return 0x00;
 800d3b6:	2000      	movs	r0, #0
 800d3b8:	2b03      	cmp	r3, #3
 800d3ba:	d801      	bhi.n	800d3c0 <get_UART_Received_Byte(unsigned char)+0xc>

	return uart_rx_data[index];
 800d3bc:	4a01      	ldr	r2, [pc, #4]	; (800d3c4 <get_UART_Received_Byte(unsigned char)+0x10>)
 800d3be:	5cd0      	ldrb	r0, [r2, r3]
}
 800d3c0:	4770      	bx	lr
 800d3c2:	46c0      	nop			; (mov r8, r8)
 800d3c4:	200007ec 	.word	0x200007ec

0800d3c8 <set_Status_LED(STATUS_LED_TYPE, bool)>:

void set_Status_LED(STATUS_LED_TYPE type, bool enable)
{
 800d3c8:	b500      	push	{lr}
	GPIO_TypeDef *target_gpio = nullptr;
	uint32_t target_pin = 0x00;
	
	switch(type)
 800d3ca:	2806      	cmp	r0, #6
 800d3cc:	d81d      	bhi.n	800d40a <set_Status_LED(STATUS_LED_TYPE, bool)+0x42>
 800d3ce:	f7f6 fcf7 	bl	8003dc0 <__gnu_thumb1_case_uqi>
 800d3d2:	041d      	.short	0x041d
 800d3d4:	1209071f 	.word	0x1209071f
 800d3d8:	15          	.byte	0x15
 800d3d9:	00          	.byte	0x00
 800d3da:	2210      	movs	r2, #16
			target_gpio = GPIOE;
			target_pin = _BV(4);
			break;

		case STATUS_LED_TYPE::V3P3_STATUS:
			target_gpio = GPIOE;
 800d3dc:	4b0d      	ldr	r3, [pc, #52]	; (800d414 <set_Status_LED(STATUS_LED_TYPE, bool)+0x4c>)
 800d3de:	e004      	b.n	800d3ea <set_Status_LED(STATUS_LED_TYPE, bool)+0x22>
			target_pin = _BV(5);
			break;

		case STATUS_LED_TYPE::GREEN:
			target_gpio = GPIOE;
			target_pin = _BV(6);
 800d3e0:	2240      	movs	r2, #64	; 0x40
 800d3e2:	e7fb      	b.n	800d3dc <set_Status_LED(STATUS_LED_TYPE, bool)+0x14>
			break;

		case STATUS_LED_TYPE::BLUE:
			target_gpio = GPIOC;
			target_pin = _BV(12);
 800d3e4:	2280      	movs	r2, #128	; 0x80
 800d3e6:	0152      	lsls	r2, r2, #5
			target_gpio = GPIOC;
			target_pin = _BV(13);
			break;

		case STATUS_LED_TYPE::RS485_ACT:
			target_gpio = GPIOC;
 800d3e8:	4b0b      	ldr	r3, [pc, #44]	; (800d418 <set_Status_LED(STATUS_LED_TYPE, bool)+0x50>)
			break;
	}

	if(!target_gpio) return;

	if(enable)
 800d3ea:	2900      	cmp	r1, #0
 800d3ec:	d10a      	bne.n	800d404 <set_Status_LED(STATUS_LED_TYPE, bool)+0x3c>
	{
		target_gpio->ODR &= ~target_pin;
	}
	else
	{
		target_gpio->ODR |= target_pin;
 800d3ee:	6959      	ldr	r1, [r3, #20]
 800d3f0:	430a      	orrs	r2, r1
 800d3f2:	615a      	str	r2, [r3, #20]
 800d3f4:	e009      	b.n	800d40a <set_Status_LED(STATUS_LED_TYPE, bool)+0x42>
			target_pin = _BV(13);
 800d3f6:	2280      	movs	r2, #128	; 0x80
 800d3f8:	0192      	lsls	r2, r2, #6
 800d3fa:	e7f5      	b.n	800d3e8 <set_Status_LED(STATUS_LED_TYPE, bool)+0x20>
			enable = !enable; //Active High
 800d3fc:	2301      	movs	r3, #1
			target_pin = _BV(1);
 800d3fe:	2202      	movs	r2, #2
			enable = !enable; //Active High
 800d400:	4059      	eors	r1, r3
			break;
 800d402:	e7f1      	b.n	800d3e8 <set_Status_LED(STATUS_LED_TYPE, bool)+0x20>
		target_gpio->ODR &= ~target_pin;
 800d404:	6959      	ldr	r1, [r3, #20]
 800d406:	4391      	bics	r1, r2
 800d408:	6159      	str	r1, [r3, #20]
	}
}
 800d40a:	bd00      	pop	{pc}
			target_pin = _BV(3);
 800d40c:	2208      	movs	r2, #8
 800d40e:	e7e5      	b.n	800d3dc <set_Status_LED(STATUS_LED_TYPE, bool)+0x14>
			target_pin = _BV(5);
 800d410:	2220      	movs	r2, #32
 800d412:	e7e3      	b.n	800d3dc <set_Status_LED(STATUS_LED_TYPE, bool)+0x14>
 800d414:	50001000 	.word	0x50001000
 800d418:	50000800 	.word	0x50000800

0800d41c <set_LED_Driver_Enable(bool)>:

void set_LED_Driver_Enable(bool enable)
{
 800d41c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t i2c_buffer[] =  { 0x00, (uint8_t)((enable) ? 0x00 : 0x10) }; //MODE1, OSC Bit Set
 800d41e:	2300      	movs	r3, #0
 800d420:	466a      	mov	r2, sp
 800d422:	7313      	strb	r3, [r2, #12]
 800d424:	4243      	negs	r3, r0
 800d426:	4158      	adcs	r0, r3
	HAL_I2C_Master_Transmit(get_I2C_Handle(0), 0xC0, i2c_buffer, sizeof(i2c_buffer), 100);
 800d428:	2364      	movs	r3, #100	; 0x64
	uint8_t i2c_buffer[] =  { 0x00, (uint8_t)((enable) ? 0x00 : 0x10) }; //MODE1, OSC Bit Set
 800d42a:	0100      	lsls	r0, r0, #4
 800d42c:	7350      	strb	r0, [r2, #13]
	HAL_I2C_Master_Transmit(get_I2C_Handle(0), 0xC0, i2c_buffer, sizeof(i2c_buffer), 100);
 800d42e:	21c0      	movs	r1, #192	; 0xc0
 800d430:	9300      	str	r3, [sp, #0]
 800d432:	aa03      	add	r2, sp, #12
 800d434:	3b62      	subs	r3, #98	; 0x62
 800d436:	4802      	ldr	r0, [pc, #8]	; (800d440 <set_LED_Driver_Enable(bool)+0x24>)
 800d438:	f003 f854 	bl	80104e4 <HAL_I2C_Master_Transmit>
}
 800d43c:	b005      	add	sp, #20
 800d43e:	bd00      	pop	{pc}
 800d440:	200007f0 	.word	0x200007f0

0800d444 <set_LED_Driver_Value(unsigned short)>:

void set_LED_Driver_Value(uint16_t value)
{
 800d444:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d446:	b085      	sub	sp, #20
 800d448:	0006      	movs	r6, r0
	auto i2c_handle = get_I2C_Handle(0);
	uint8_t i2c_buffer[4][2] = {{ 0x14, 0x00 }, { 0x15, 0x00 }, { 0x16, 0x00 }, { 0x17, 0x00 }};
 800d44a:	2208      	movs	r2, #8
 800d44c:	4912      	ldr	r1, [pc, #72]	; (800d498 <set_LED_Driver_Value(unsigned short)+0x54>)
 800d44e:	a802      	add	r0, sp, #8
 800d450:	f7f9 fdc0 	bl	8006fd4 <memcpy>
 800d454:	2500      	movs	r5, #0
	{
		auto &target = i2c_buffer[index];

		for(uint8_t i = 0; i < 4; i++)
		{
			if(!(value & _BV((i + index * 4)))) { continue; }
 800d456:	2701      	movs	r7, #1
 800d458:	ac02      	add	r4, sp, #8
		auto &target = i2c_buffer[index];
 800d45a:	2300      	movs	r3, #0
			if(!(value & _BV((i + index * 4)))) { continue; }
 800d45c:	0031      	movs	r1, r6
 800d45e:	195a      	adds	r2, r3, r5
 800d460:	4111      	asrs	r1, r2
 800d462:	4239      	tst	r1, r7
 800d464:	d006      	beq.n	800d474 <set_LED_Driver_Value(unsigned short)+0x30>

			target[1] |= (0x01 << (i * 2));
 800d466:	0039      	movs	r1, r7
 800d468:	005a      	lsls	r2, r3, #1
 800d46a:	4091      	lsls	r1, r2
 800d46c:	000a      	movs	r2, r1
 800d46e:	7861      	ldrb	r1, [r4, #1]
 800d470:	430a      	orrs	r2, r1
 800d472:	7062      	strb	r2, [r4, #1]
		for(uint8_t i = 0; i < 4; i++)
 800d474:	3301      	adds	r3, #1
 800d476:	2b04      	cmp	r3, #4
 800d478:	d1f0      	bne.n	800d45c <set_LED_Driver_Value(unsigned short)+0x18>
		}
		HAL_I2C_Master_Transmit(i2c_handle, 0xC0, target, sizeof(target), 100);
 800d47a:	3360      	adds	r3, #96	; 0x60
 800d47c:	0022      	movs	r2, r4
 800d47e:	9300      	str	r3, [sp, #0]
 800d480:	21c0      	movs	r1, #192	; 0xc0
 800d482:	4806      	ldr	r0, [pc, #24]	; (800d49c <set_LED_Driver_Value(unsigned short)+0x58>)
 800d484:	3b62      	subs	r3, #98	; 0x62
	for(uint8_t index = 0; index < 4; index++)
 800d486:	3504      	adds	r5, #4
		HAL_I2C_Master_Transmit(i2c_handle, 0xC0, target, sizeof(target), 100);
 800d488:	f003 f82c 	bl	80104e4 <HAL_I2C_Master_Transmit>
	for(uint8_t index = 0; index < 4; index++)
 800d48c:	3402      	adds	r4, #2
 800d48e:	2d10      	cmp	r5, #16
 800d490:	d1e3      	bne.n	800d45a <set_LED_Driver_Value(unsigned short)+0x16>
	}
}
 800d492:	b005      	add	sp, #20
 800d494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d496:	46c0      	nop			; (mov r8, r8)
 800d498:	080127f8 	.word	0x080127f8
 800d49c:	200007f0 	.word	0x200007f0

0800d4a0 <set_Buzzer(bool)>:

void set_Buzzer(bool enable)
{
	if(enable)
 800d4a0:	4b05      	ldr	r3, [pc, #20]	; (800d4b8 <set_Buzzer(bool)+0x18>)
 800d4a2:	2204      	movs	r2, #4
	{
		GPIOC->ODR &= ~_BV(2);
 800d4a4:	6959      	ldr	r1, [r3, #20]
	if(enable)
 800d4a6:	2800      	cmp	r0, #0
 800d4a8:	d002      	beq.n	800d4b0 <set_Buzzer(bool)+0x10>
		GPIOC->ODR &= ~_BV(2);
 800d4aa:	4391      	bics	r1, r2
 800d4ac:	6159      	str	r1, [r3, #20]
	}
	else
	{
		GPIOC->ODR |= _BV(2);
	}
}
 800d4ae:	4770      	bx	lr
		GPIOC->ODR |= _BV(2);
 800d4b0:	430a      	orrs	r2, r1
 800d4b2:	615a      	str	r2, [r3, #20]
}
 800d4b4:	e7fb      	b.n	800d4ae <set_Buzzer(bool)+0xe>
 800d4b6:	46c0      	nop			; (mov r8, r8)
 800d4b8:	50000800 	.word	0x50000800

0800d4bc <init_GPIO()>:
	GPIO_Init_Info target_gpio[] = {
 800d4bc:	228a      	movs	r2, #138	; 0x8a
{
 800d4be:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4c0:	4c55      	ldr	r4, [pc, #340]	; (800d618 <init_GPIO()+0x15c>)
	GPIO_Init_Info target_gpio[] = {
 800d4c2:	2100      	movs	r1, #0
{
 800d4c4:	44a5      	add	sp, r4
	GPIO_Init_Info target_gpio[] = {
 800d4c6:	0092      	lsls	r2, r2, #2
 800d4c8:	4668      	mov	r0, sp
 800d4ca:	f7f9 fdd5 	bl	8007078 <memset>
 800d4ce:	2020      	movs	r0, #32
 800d4d0:	4f52      	ldr	r7, [pc, #328]	; (800d61c <init_GPIO()+0x160>)
 800d4d2:	2680      	movs	r6, #128	; 0x80
 800d4d4:	971e      	str	r7, [sp, #120]	; 0x78
 800d4d6:	9724      	str	r7, [sp, #144]	; 0x90
 800d4d8:	972a      	str	r7, [sp, #168]	; 0xa8
 800d4da:	9730      	str	r7, [sp, #192]	; 0xc0
 800d4dc:	2740      	movs	r7, #64	; 0x40
 800d4de:	4684      	mov	ip, r0
 800d4e0:	9731      	str	r7, [sp, #196]	; 0xc4
 800d4e2:	2780      	movs	r7, #128	; 0x80
 800d4e4:	0236      	lsls	r6, r6, #8
 800d4e6:	9601      	str	r6, [sp, #4]
 800d4e8:	4666      	mov	r6, ip
 800d4ea:	2203      	movs	r2, #3
 800d4ec:	017f      	lsls	r7, r7, #5
 800d4ee:	2301      	movs	r3, #1
 800d4f0:	9737      	str	r7, [sp, #220]	; 0xdc
 800d4f2:	21a0      	movs	r1, #160	; 0xa0
 800d4f4:	2780      	movs	r7, #128	; 0x80
 800d4f6:	962b      	str	r6, [sp, #172]	; 0xac
 800d4f8:	2680      	movs	r6, #128	; 0x80
 800d4fa:	4c49      	ldr	r4, [pc, #292]	; (800d620 <init_GPIO()+0x164>)
 800d4fc:	4d49      	ldr	r5, [pc, #292]	; (800d624 <init_GPIO()+0x168>)
 800d4fe:	9205      	str	r2, [sp, #20]
 800d500:	3204      	adds	r2, #4
 800d502:	05c9      	lsls	r1, r1, #23
 800d504:	9207      	str	r2, [sp, #28]
 800d506:	9019      	str	r0, [sp, #100]	; 0x64
 800d508:	18d2      	adds	r2, r2, r3
 800d50a:	3810      	subs	r0, #16
 800d50c:	01bf      	lsls	r7, r7, #6
 800d50e:	9100      	str	r1, [sp, #0]
 800d510:	9302      	str	r3, [sp, #8]
 800d512:	9106      	str	r1, [sp, #24]
 800d514:	920d      	str	r2, [sp, #52]	; 0x34
 800d516:	930e      	str	r3, [sp, #56]	; 0x38
 800d518:	930f      	str	r3, [sp, #60]	; 0x3c
 800d51a:	9313      	str	r3, [sp, #76]	; 0x4c
 800d51c:	9314      	str	r3, [sp, #80]	; 0x50
 800d51e:	931a      	str	r3, [sp, #104]	; 0x68
 800d520:	921f      	str	r2, [sp, #124]	; 0x7c
 800d522:	9320      	str	r3, [sp, #128]	; 0x80
 800d524:	9025      	str	r0, [sp, #148]	; 0x94
 800d526:	9326      	str	r3, [sp, #152]	; 0x98
 800d528:	932c      	str	r3, [sp, #176]	; 0xb0
 800d52a:	9332      	str	r3, [sp, #200]	; 0xc8
 800d52c:	9338      	str	r3, [sp, #224]	; 0xe0
 800d52e:	950c      	str	r5, [sp, #48]	; 0x30
 800d530:	9412      	str	r4, [sp, #72]	; 0x48
 800d532:	9518      	str	r5, [sp, #96]	; 0x60
 800d534:	9436      	str	r4, [sp, #216]	; 0xd8
 800d536:	943c      	str	r4, [sp, #240]	; 0xf0
 800d538:	973d      	str	r7, [sp, #244]	; 0xf4
 800d53a:	2702      	movs	r7, #2
 800d53c:	0136      	lsls	r6, r6, #4
 800d53e:	21c0      	movs	r1, #192	; 0xc0
 800d540:	46b4      	mov	ip, r6
 800d542:	964f      	str	r6, [sp, #316]	; 0x13c
 800d544:	466e      	mov	r6, sp
 800d546:	9743      	str	r7, [sp, #268]	; 0x10c
 800d548:	19ff      	adds	r7, r7, r7
 800d54a:	9749      	str	r7, [sp, #292]	; 0x124
 800d54c:	4f36      	ldr	r7, [pc, #216]	; (800d628 <init_GPIO()+0x16c>)
 800d54e:	0049      	lsls	r1, r1, #1
 800d550:	5077      	str	r7, [r6, r1]
 800d552:	9754      	str	r7, [sp, #336]	; 0x150
 800d554:	27c2      	movs	r7, #194	; 0xc2
 800d556:	007f      	lsls	r7, r7, #1
 800d558:	51f0      	str	r0, [r6, r7]
 800d55a:	905b      	str	r0, [sp, #364]	; 0x16c
 800d55c:	3089      	adds	r0, #137	; 0x89
 800d55e:	30ff      	adds	r0, #255	; 0xff
 800d560:	5034      	str	r4, [r6, r0]
 800d562:	3004      	adds	r0, #4
 800d564:	5032      	str	r2, [r6, r0]
 800d566:	3004      	adds	r0, #4
 800d568:	5033      	str	r3, [r6, r0]
 800d56a:	26a0      	movs	r6, #160	; 0xa0
 800d56c:	4669      	mov	r1, sp
 800d56e:	3010      	adds	r0, #16
 800d570:	05f6      	lsls	r6, r6, #23
 800d572:	500e      	str	r6, [r1, r0]
 800d574:	21da      	movs	r1, #218	; 0xda
 800d576:	4668      	mov	r0, sp
 800d578:	0049      	lsls	r1, r1, #1
 800d57a:	5042      	str	r2, [r0, r1]
 800d57c:	21e4      	movs	r1, #228	; 0xe4
 800d57e:	2680      	movs	r6, #128	; 0x80
 800d580:	2780      	movs	r7, #128	; 0x80
 800d582:	9255      	str	r2, [sp, #340]	; 0x154
 800d584:	32b1      	adds	r2, #177	; 0xb1
 800d586:	32ff      	adds	r2, #255	; 0xff
 800d588:	5083      	str	r3, [r0, r2]
 800d58a:	4a28      	ldr	r2, [pc, #160]	; (800d62c <init_GPIO()+0x170>)
 800d58c:	0049      	lsls	r1, r1, #1
 800d58e:	5042      	str	r2, [r0, r1]
 800d590:	0236      	lsls	r6, r6, #8
 800d592:	3104      	adds	r1, #4
 800d594:	5046      	str	r6, [r0, r1]
 800d596:	3104      	adds	r1, #4
 800d598:	5043      	str	r3, [r0, r1]
 800d59a:	933e      	str	r3, [sp, #248]	; 0xf8
 800d59c:	9344      	str	r3, [sp, #272]	; 0x110
 800d59e:	934a      	str	r3, [sp, #296]	; 0x128
 800d5a0:	9356      	str	r3, [sp, #344]	; 0x158
 800d5a2:	935c      	str	r3, [sp, #368]	; 0x170
 800d5a4:	33e0      	adds	r3, #224	; 0xe0
 800d5a6:	33ff      	adds	r3, #255	; 0xff
 800d5a8:	50c2      	str	r2, [r0, r3]
 800d5aa:	017f      	lsls	r7, r7, #5
 800d5ac:	3304      	adds	r3, #4
 800d5ae:	50c7      	str	r7, [r0, r3]
 800d5b0:	3314      	adds	r3, #20
 800d5b2:	4669      	mov	r1, sp
 800d5b4:	50c2      	str	r2, [r0, r3]
 800d5b6:	4660      	mov	r0, ip
 800d5b8:	3304      	adds	r3, #4
 800d5ba:	50c8      	str	r0, [r1, r3]
 800d5bc:	3314      	adds	r3, #20
 800d5be:	50ca      	str	r2, [r1, r3]
 800d5c0:	2280      	movs	r2, #128	; 0x80
 800d5c2:	466e      	mov	r6, sp
 800d5c4:	3304      	adds	r3, #4
 800d5c6:	00d2      	lsls	r2, r2, #3
 800d5c8:	9442      	str	r4, [sp, #264]	; 0x108
 800d5ca:	9448      	str	r4, [sp, #288]	; 0x120
 800d5cc:	944e      	str	r4, [sp, #312]	; 0x138
 800d5ce:	955a      	str	r5, [sp, #360]	; 0x168
 800d5d0:	50ca      	str	r2, [r1, r3]
	for(auto &target : target_gpio)
 800d5d2:	af8a      	add	r7, sp, #552	; 0x228
		HAL_GPIO_Init(target.gpio, &target.init);
 800d5d4:	6830      	ldr	r0, [r6, #0]
 800d5d6:	1d31      	adds	r1, r6, #4
	for(auto &target : target_gpio)
 800d5d8:	3618      	adds	r6, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800d5da:	f002 fcd9 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : target_gpio)
 800d5de:	42be      	cmp	r6, r7
 800d5e0:	d1f8      	bne.n	800d5d4 <init_GPIO()+0x118>
	GPIOF->ODR |= _BV(4); //LED Driver Reset OFF
 800d5e2:	2310      	movs	r3, #16
 800d5e4:	696a      	ldr	r2, [r5, #20]
	set_Status_LED(STATUS_LED_TYPE::GREEN, false);
 800d5e6:	2100      	movs	r1, #0
	GPIOF->ODR |= _BV(4); //LED Driver Reset OFF
 800d5e8:	4313      	orrs	r3, r2
 800d5ea:	616b      	str	r3, [r5, #20]
	GPIOC->ODR |= _BV(0); //RS485 Power Enable
 800d5ec:	2301      	movs	r3, #1
 800d5ee:	6962      	ldr	r2, [r4, #20]
	set_Status_LED(STATUS_LED_TYPE::GREEN, false);
 800d5f0:	2003      	movs	r0, #3
	GPIOC->ODR |= _BV(0); //RS485 Power Enable
 800d5f2:	4313      	orrs	r3, r2
 800d5f4:	6163      	str	r3, [r4, #20]
	set_Status_LED(STATUS_LED_TYPE::GREEN, false);
 800d5f6:	f7ff fee7 	bl	800d3c8 <set_Status_LED(STATUS_LED_TYPE, bool)>
	set_Status_LED(STATUS_LED_TYPE::BLUE, false);
 800d5fa:	2100      	movs	r1, #0
 800d5fc:	2004      	movs	r0, #4
 800d5fe:	f7ff fee3 	bl	800d3c8 <set_Status_LED(STATUS_LED_TYPE, bool)>
	set_Status_LED(STATUS_LED_TYPE::YELLOW, false);
 800d602:	2100      	movs	r1, #0
 800d604:	2005      	movs	r0, #5
 800d606:	f7ff fedf 	bl	800d3c8 <set_Status_LED(STATUS_LED_TYPE, bool)>
	set_Buzzer(false);
 800d60a:	2000      	movs	r0, #0
 800d60c:	f7ff ff48 	bl	800d4a0 <set_Buzzer(bool)>
}
 800d610:	238b      	movs	r3, #139	; 0x8b
 800d612:	009b      	lsls	r3, r3, #2
 800d614:	449d      	add	sp, r3
 800d616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d618:	fffffdd4 	.word	0xfffffdd4
 800d61c:	50001000 	.word	0x50001000
 800d620:	50000800 	.word	0x50000800
 800d624:	50001400 	.word	0x50001400
 800d628:	50000c00 	.word	0x50000c00
 800d62c:	50000400 	.word	0x50000400

0800d630 <set_DAC_Voltage(float)>:

	HAL_DAC_SetValue(&dac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, value);
}

void set_DAC_Voltage(float value)
{
 800d630:	b5d0      	push	{r4, r6, r7, lr}
	if(value > 3.3) return;
 800d632:	f7f9 fb8b 	bl	8006d4c <__aeabi_f2d>
 800d636:	4a0d      	ldr	r2, [pc, #52]	; (800d66c <set_DAC_Voltage(float)+0x3c>)
 800d638:	4b0d      	ldr	r3, [pc, #52]	; (800d670 <set_DAC_Voltage(float)+0x40>)
 800d63a:	0006      	movs	r6, r0
 800d63c:	000f      	movs	r7, r1
 800d63e:	f7f6 fd73 	bl	8004128 <__aeabi_dcmpgt>
 800d642:	1e04      	subs	r4, r0, #0
 800d644:	d111      	bne.n	800d66a <set_DAC_Voltage(float)+0x3a>

	uint16_t reg_value = (value / 3.3) * 4095;
 800d646:	4a09      	ldr	r2, [pc, #36]	; (800d66c <set_DAC_Voltage(float)+0x3c>)
 800d648:	4b09      	ldr	r3, [pc, #36]	; (800d670 <set_DAC_Voltage(float)+0x40>)
 800d64a:	0030      	movs	r0, r6
 800d64c:	0039      	movs	r1, r7
 800d64e:	f7f8 f917 	bl	8005880 <__aeabi_ddiv>
 800d652:	2200      	movs	r2, #0
 800d654:	4b07      	ldr	r3, [pc, #28]	; (800d674 <set_DAC_Voltage(float)+0x44>)
 800d656:	f7f8 fd15 	bl	8006084 <__aeabi_dmul>
 800d65a:	f7f6 fdeb 	bl	8004234 <__aeabi_d2uiz>

	HAL_DAC_SetValue(&dac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, reg_value);
 800d65e:	0022      	movs	r2, r4
 800d660:	b283      	uxth	r3, r0
 800d662:	0021      	movs	r1, r4
 800d664:	4804      	ldr	r0, [pc, #16]	; (800d678 <set_DAC_Voltage(float)+0x48>)
 800d666:	f002 fa70 	bl	800fb4a <HAL_DAC_SetValue>
}
 800d66a:	bdd0      	pop	{r4, r6, r7, pc}
 800d66c:	66666666 	.word	0x66666666
 800d670:	400a6666 	.word	0x400a6666
 800d674:	40affe00 	.word	0x40affe00
 800d678:	20000898 	.word	0x20000898

0800d67c <set_GPS_Reset(bool)>:

void set_GPS_Reset(bool enable)
{
	if(enable)
 800d67c:	4b05      	ldr	r3, [pc, #20]	; (800d694 <set_GPS_Reset(bool)+0x18>)
 800d67e:	2208      	movs	r2, #8
	{
		GPIOD->ODR &= ~_BV(3);
 800d680:	6959      	ldr	r1, [r3, #20]
	if(enable)
 800d682:	2800      	cmp	r0, #0
 800d684:	d002      	beq.n	800d68c <set_GPS_Reset(bool)+0x10>
		GPIOD->ODR &= ~_BV(3);
 800d686:	4391      	bics	r1, r2
 800d688:	6159      	str	r1, [r3, #20]
	}
	else
	{
		GPIOD->ODR |= _BV(3);
	}
}
 800d68a:	4770      	bx	lr
		GPIOD->ODR |= _BV(3);
 800d68c:	430a      	orrs	r2, r1
 800d68e:	615a      	str	r2, [r3, #20]
}
 800d690:	e7fb      	b.n	800d68a <set_GPS_Reset(bool)+0xe>
 800d692:	46c0      	nop			; (mov r8, r8)
 800d694:	50000c00 	.word	0x50000c00

0800d698 <set_Isolated_RS485_TX_Enable(bool)>:

void set_Isolated_RS485_TX_Enable(bool enable)
{
	if(enable)
 800d698:	4b05      	ldr	r3, [pc, #20]	; (800d6b0 <set_Isolated_RS485_TX_Enable(bool)+0x18>)
 800d69a:	2220      	movs	r2, #32
	{
		GPIOF->ODR |= _BV(5);
 800d69c:	6959      	ldr	r1, [r3, #20]
	if(enable)
 800d69e:	2800      	cmp	r0, #0
 800d6a0:	d002      	beq.n	800d6a8 <set_Isolated_RS485_TX_Enable(bool)+0x10>
		GPIOF->ODR |= _BV(5);
 800d6a2:	430a      	orrs	r2, r1
 800d6a4:	615a      	str	r2, [r3, #20]
	}
	else
	{
		GPIOF->ODR &= ~_BV(5);
	}
}
 800d6a6:	4770      	bx	lr
		GPIOF->ODR &= ~_BV(5);
 800d6a8:	4391      	bics	r1, r2
 800d6aa:	6159      	str	r1, [r3, #20]
}
 800d6ac:	e7fb      	b.n	800d6a6 <set_Isolated_RS485_TX_Enable(bool)+0xe>
 800d6ae:	46c0      	nop			; (mov r8, r8)
 800d6b0:	50001400 	.word	0x50001400

0800d6b4 <update_Status_LED()>:
	}
	printf("\n");
}

void update_Status_LED()
{
 800d6b4:	b570      	push	{r4, r5, r6, lr}
	static bool led_status = false;
	static uint32_t last_tick = HAL_GetTick();
 800d6b6:	2601      	movs	r6, #1
 800d6b8:	4c0f      	ldr	r4, [pc, #60]	; (800d6f8 <update_Status_LED()+0x44>)
 800d6ba:	4d10      	ldr	r5, [pc, #64]	; (800d6fc <update_Status_LED()+0x48>)
 800d6bc:	6823      	ldr	r3, [r4, #0]
 800d6be:	4233      	tst	r3, r6
 800d6c0:	d103      	bne.n	800d6ca <update_Status_LED()+0x16>
 800d6c2:	f002 f97f 	bl	800f9c4 <HAL_GetTick>
 800d6c6:	6026      	str	r6, [r4, #0]
 800d6c8:	6028      	str	r0, [r5, #0]
	uint32_t current_tick = HAL_GetTick();
 800d6ca:	f002 f97b 	bl	800f9c4 <HAL_GetTick>
 800d6ce:	0004      	movs	r4, r0

	set_Status_LED(STATUS_LED_TYPE::V24_STATUS, get_P24V_PG_Status());
 800d6d0:	f7ff fe68 	bl	800d3a4 <get_P24V_PG_Status()>
 800d6d4:	0001      	movs	r1, r0
 800d6d6:	2001      	movs	r0, #1
 800d6d8:	f7ff fe76 	bl	800d3c8 <set_Status_LED(STATUS_LED_TYPE, bool)>
	bool flag = ((current_tick - last_tick) < 200);
 800d6dc:	682b      	ldr	r3, [r5, #0]
 800d6de:	1ae3      	subs	r3, r4, r3
	if(!flag)
 800d6e0:	2bc7      	cmp	r3, #199	; 0xc7
 800d6e2:	d908      	bls.n	800d6f6 <update_Status_LED()+0x42>
	{
		led_status ^= true;
 800d6e4:	2101      	movs	r1, #1
 800d6e6:	4b06      	ldr	r3, [pc, #24]	; (800d700 <update_Status_LED()+0x4c>)
		last_tick = current_tick;
		set_Status_LED(STATUS_LED_TYPE::GREEN, led_status);
 800d6e8:	2003      	movs	r0, #3
		led_status ^= true;
 800d6ea:	781a      	ldrb	r2, [r3, #0]
		last_tick = current_tick;
 800d6ec:	602c      	str	r4, [r5, #0]
		led_status ^= true;
 800d6ee:	4051      	eors	r1, r2
 800d6f0:	7019      	strb	r1, [r3, #0]
		set_Status_LED(STATUS_LED_TYPE::GREEN, led_status);
 800d6f2:	f7ff fe69 	bl	800d3c8 <set_Status_LED(STATUS_LED_TYPE, bool)>
	}
}
 800d6f6:	bd70      	pop	{r4, r5, r6, pc}
 800d6f8:	200007e8 	.word	0x200007e8
 800d6fc:	20000b1c 	.word	0x20000b1c
 800d700:	20000b18 	.word	0x20000b18

0800d704 <USART1_IRQHandler>:

// IRQ Handler //
extern "C" void USART1_IRQHandler(void)
{
 800d704:	b510      	push	{r4, lr}
	HAL_UART_IRQHandler(&uart[0]);
 800d706:	4802      	ldr	r0, [pc, #8]	; (800d710 <USART1_IRQHandler+0xc>)
 800d708:	f003 fe60 	bl	80113cc <HAL_UART_IRQHandler>
}
 800d70c:	bd10      	pop	{r4, pc}
 800d70e:	46c0      	nop			; (mov r8, r8)
 800d710:	200008c0 	.word	0x200008c0

0800d714 <USART2_LPUART2_IRQHandler>:

extern "C" void USART2_LPUART2_IRQHandler(void)
{
 800d714:	b510      	push	{r4, lr}
	HAL_UART_IRQHandler(&uart[1]);
 800d716:	4802      	ldr	r0, [pc, #8]	; (800d720 <USART2_LPUART2_IRQHandler+0xc>)
 800d718:	f003 fe58 	bl	80113cc <HAL_UART_IRQHandler>
}
 800d71c:	bd10      	pop	{r4, pc}
 800d71e:	46c0      	nop			; (mov r8, r8)
 800d720:	20000954 	.word	0x20000954

0800d724 <USART3_4_5_6_LPUART1_IRQHandler>:

extern "C" void USART3_4_5_6_LPUART1_IRQHandler()
{
 800d724:	b510      	push	{r4, lr}
	HAL_UART_IRQHandler(&uart[2]);
 800d726:	4803      	ldr	r0, [pc, #12]	; (800d734 <USART3_4_5_6_LPUART1_IRQHandler+0x10>)
 800d728:	f003 fe50 	bl	80113cc <HAL_UART_IRQHandler>
	HAL_UART_IRQHandler(&uart[3]);
 800d72c:	4802      	ldr	r0, [pc, #8]	; (800d738 <USART3_4_5_6_LPUART1_IRQHandler+0x14>)
 800d72e:	f003 fe4d 	bl	80113cc <HAL_UART_IRQHandler>
 800d732:	bd10      	pop	{r4, pc}
 800d734:	200009e8 	.word	0x200009e8
 800d738:	20000a7c 	.word	0x20000a7c

0800d73c <_GLOBAL__sub_I_Error_Handler>:


class MXC6655
{
public:
	MXC6655(I2C_HandleTypeDef *i2c, uint8_t target_address) : i2c(i2c), target_address(target_address) {}
 800d73c:	4b02      	ldr	r3, [pc, #8]	; (800d748 <_GLOBAL__sub_I_Error_Handler+0xc>)
 800d73e:	4a03      	ldr	r2, [pc, #12]	; (800d74c <_GLOBAL__sub_I_Error_Handler+0x10>)
 800d740:	601a      	str	r2, [r3, #0]
 800d742:	222a      	movs	r2, #42	; 0x2a
 800d744:	711a      	strb	r2, [r3, #4]
 800d746:	4770      	bx	lr
 800d748:	20000b10 	.word	0x20000b10
 800d74c:	200007f0 	.word	0x200007f0

0800d750 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>:
 */

#include <checksum.h>

uint8_t get_XOR_Checksum(uint8_t *data, uint16_t length, uint8_t init_value)
{
 800d750:	b510      	push	{r4, lr}
	uint8_t checksum = init_value;
 800d752:	2300      	movs	r3, #0
{
 800d754:	0004      	movs	r4, r0
 800d756:	0010      	movs	r0, r2
	for(uint16_t i = 0; i < length; i++)
 800d758:	b29a      	uxth	r2, r3
 800d75a:	4291      	cmp	r1, r2
 800d75c:	d903      	bls.n	800d766 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)+0x16>
	{
		checksum ^= data[i];
 800d75e:	5ce2      	ldrb	r2, [r4, r3]
 800d760:	3301      	adds	r3, #1
 800d762:	4050      	eors	r0, r2
	for(uint16_t i = 0; i < length; i++)
 800d764:	e7f8      	b.n	800d758 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)+0x8>
	}

	return checksum;	
 800d766:	bd10      	pop	{r4, pc}

0800d768 <Control_Interface_Board::init()>:
uint16_t Control_Interface_Board::led_value = 0x00;
uint16_t Control_Interface_Board::last_switch_value = 0xFFFF; //Active Low
uint16_t Control_Interface_Board::do_load_detect_threshold_ma = 300; //DO Open  , 150 mA        

void Control_Interface_Board::init()
{
 800d768:	b570      	push	{r4, r5, r6, lr}
 800d76a:	4c19      	ldr	r4, [pc, #100]	; (800d7d0 <Control_Interface_Board::init()+0x68>)
 800d76c:	0025      	movs	r5, r4
 800d76e:	35c0      	adds	r5, #192	; 0xc0
	for(auto &target : digital_output_info)
	{
		HAL_GPIO_Init(target.gpio, &target.init);
 800d770:	6820      	ldr	r0, [r4, #0]
 800d772:	1d21      	adds	r1, r4, #4
	for(auto &target : digital_output_info)
 800d774:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800d776:	f002 fc0b 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : digital_output_info)
 800d77a:	42ac      	cmp	r4, r5
 800d77c:	d1f8      	bne.n	800d770 <Control_Interface_Board::init()+0x8>
 800d77e:	4c15      	ldr	r4, [pc, #84]	; (800d7d4 <Control_Interface_Board::init()+0x6c>)
 800d780:	0025      	movs	r5, r4
 800d782:	35c0      	adds	r5, #192	; 0xc0
	}
	for(auto &target : digital_input_info)
	{
		HAL_GPIO_Init(target.gpio, &target.init);
 800d784:	6820      	ldr	r0, [r4, #0]
 800d786:	1d21      	adds	r1, r4, #4
	for(auto &target : digital_input_info)
 800d788:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800d78a:	f002 fc01 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : digital_input_info)
 800d78e:	42ac      	cmp	r4, r5
 800d790:	d1f8      	bne.n	800d784 <Control_Interface_Board::init()+0x1c>
 800d792:	4c11      	ldr	r4, [pc, #68]	; (800d7d8 <Control_Interface_Board::init()+0x70>)
 800d794:	0025      	movs	r5, r4
 800d796:	35c0      	adds	r5, #192	; 0xc0
	}
	for(auto &target : manual_control_input_info)
	{
		HAL_GPIO_Init(target.gpio, &target.init);
 800d798:	6820      	ldr	r0, [r4, #0]
 800d79a:	1d21      	adds	r1, r4, #4
	for(auto &target : manual_control_input_info)
 800d79c:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800d79e:	f002 fbf7 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : manual_control_input_info)
 800d7a2:	42ac      	cmp	r4, r5
 800d7a4:	d1f8      	bne.n	800d798 <Control_Interface_Board::init()+0x30>
uint8_t Control_Interface_Board::set_DI_Threshold_Voltage(DI_THRESHOLD value)
{
	switch(value)
	{
		case DI_THRESHOLD::P18V:
			set_DAC_Voltage(1.5);
 800d7a6:	20ff      	movs	r0, #255	; 0xff
 800d7a8:	0580      	lsls	r0, r0, #22
 800d7aa:	f7ff ff41 	bl	800d630 <set_DAC_Voltage(float)>
	adc.init(get_I2C_Handle(1), 0x20, 3.3);
 800d7ae:	2001      	movs	r0, #1
 800d7b0:	f7ff fdca 	bl	800d348 <get_I2C_Handle(unsigned char)>
 800d7b4:	2220      	movs	r2, #32
 800d7b6:	0001      	movs	r1, r0
 800d7b8:	4b08      	ldr	r3, [pc, #32]	; (800d7dc <Control_Interface_Board::init()+0x74>)
 800d7ba:	4809      	ldr	r0, [pc, #36]	; (800d7e0 <Control_Interface_Board::init()+0x78>)
 800d7bc:	f001 ff90 	bl	800f6e0 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)>
 800d7c0:	2300      	movs	r3, #0
		target = 1650; //1.65V
 800d7c2:	4a08      	ldr	r2, [pc, #32]	; (800d7e4 <Control_Interface_Board::init()+0x7c>)
 800d7c4:	4908      	ldr	r1, [pc, #32]	; (800d7e8 <Control_Interface_Board::init()+0x80>)
 800d7c6:	5299      	strh	r1, [r3, r2]
	for(auto &target : do_current_zero_point_mv)
 800d7c8:	3302      	adds	r3, #2
 800d7ca:	2b10      	cmp	r3, #16
 800d7cc:	d1fb      	bne.n	800d7c6 <Control_Interface_Board::init()+0x5e>
}
 800d7ce:	bd70      	pop	{r4, r5, r6, pc}
 800d7d0:	2000029c 	.word	0x2000029c
 800d7d4:	200001dc 	.word	0x200001dc
 800d7d8:	2000035c 	.word	0x2000035c
 800d7dc:	40533333 	.word	0x40533333
 800d7e0:	20000b38 	.word	0x20000b38
 800d7e4:	20000b28 	.word	0x20000b28
 800d7e8:	00000672 	.word	0x00000672

0800d7ec <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)>:
{
 800d7ec:	b510      	push	{r4, lr}
 800d7ee:	0004      	movs	r4, r0
	switch(value)
 800d7f0:	2801      	cmp	r0, #1
 800d7f2:	d009      	beq.n	800d808 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x1c>
 800d7f4:	2802      	cmp	r0, #2
 800d7f6:	d00d      	beq.n	800d814 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x28>
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	d10d      	bne.n	800d818 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x2c>
			set_DAC_Voltage(1.5);
 800d7fc:	20ff      	movs	r0, #255	; 0xff
 800d7fe:	0580      	lsls	r0, r0, #22
 800d800:	f7ff ff16 	bl	800d630 <set_DAC_Voltage(float)>

		default:
			return 1;
	}
	return 0;
}
 800d804:	0020      	movs	r0, r4
 800d806:	bd10      	pop	{r4, pc}
			set_DAC_Voltage(2.0);
 800d808:	2080      	movs	r0, #128	; 0x80
 800d80a:	05c0      	lsls	r0, r0, #23
			set_DAC_Voltage(3.2);
 800d80c:	f7ff ff10 	bl	800d630 <set_DAC_Voltage(float)>
	return 0;
 800d810:	2400      	movs	r4, #0
			break;
 800d812:	e7f7      	b.n	800d804 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x18>
			set_DAC_Voltage(3.2);
 800d814:	4801      	ldr	r0, [pc, #4]	; (800d81c <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x30>)
 800d816:	e7f9      	b.n	800d80c <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x20>
	switch(value)
 800d818:	2401      	movs	r4, #1
 800d81a:	e7f3      	b.n	800d804 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x18>
 800d81c:	404ccccd 	.word	0x404ccccd

0800d820 <Control_Interface_Board::set_DO_Status(unsigned char, bool)>:

uint8_t Control_Interface_Board::set_DO_Status(uint8_t index, bool enable)
{
 800d820:	0002      	movs	r2, r0
 800d822:	b570      	push	{r4, r5, r6, lr}
	if(index >= digital_channel_count) return 1;
 800d824:	2001      	movs	r0, #1
 800d826:	2a07      	cmp	r2, #7
 800d828:	d816      	bhi.n	800d858 <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x38>

	auto &target = digital_output_info[index];
	
	if(enable)
	{
		target.gpio->ODR |= target.init.Pin;
 800d82a:	3017      	adds	r0, #23
 800d82c:	4350      	muls	r0, r2
 800d82e:	4b0d      	ldr	r3, [pc, #52]	; (800d864 <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x44>)
		led_value |= _BV(index);
 800d830:	4d0d      	ldr	r5, [pc, #52]	; (800d868 <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x48>)
		target.gpio->ODR |= target.init.Pin;
 800d832:	58c4      	ldr	r4, [r0, r3]
 800d834:	181b      	adds	r3, r3, r0
		led_value |= _BV(index);
 800d836:	2001      	movs	r0, #1
 800d838:	4090      	lsls	r0, r2
		target.gpio->ODR |= target.init.Pin;
 800d83a:	685e      	ldr	r6, [r3, #4]
		led_value |= _BV(index);
 800d83c:	b203      	sxth	r3, r0
 800d83e:	2200      	movs	r2, #0
 800d840:	5ea8      	ldrsh	r0, [r5, r2]
		target.gpio->ODR |= target.init.Pin;
 800d842:	6962      	ldr	r2, [r4, #20]
	if(enable)
 800d844:	2900      	cmp	r1, #0
 800d846:	d008      	beq.n	800d85a <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x3a>
		target.gpio->ODR |= target.init.Pin;
 800d848:	4332      	orrs	r2, r6
 800d84a:	6162      	str	r2, [r4, #20]
		led_value |= _BV(index);
 800d84c:	4318      	orrs	r0, r3
	}
	else
	{
		target.gpio->ODR &= ~target.init.Pin;
		led_value &= ~_BV(index);
 800d84e:	b280      	uxth	r0, r0
 800d850:	8028      	strh	r0, [r5, #0]
	}
	set_LED_Driver_Value(led_value);
 800d852:	f7ff fdf7 	bl	800d444 <set_LED_Driver_Value(unsigned short)>
 800d856:	2000      	movs	r0, #0

	return 0;
}
 800d858:	bd70      	pop	{r4, r5, r6, pc}
		target.gpio->ODR &= ~target.init.Pin;
 800d85a:	43b2      	bics	r2, r6
 800d85c:	6162      	str	r2, [r4, #20]
		led_value &= ~_BV(index);
 800d85e:	4398      	bics	r0, r3
 800d860:	e7f5      	b.n	800d84e <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x2e>
 800d862:	46c0      	nop			; (mov r8, r8)
 800d864:	2000029c 	.word	0x2000029c
 800d868:	20000b88 	.word	0x20000b88

0800d86c <Control_Interface_Board::get_DI_Status(unsigned char)>:
	}
	printf("\n");
}

bool Control_Interface_Board::get_DI_Status(uint8_t index)
{
 800d86c:	0001      	movs	r1, r0
	if(index >= digital_channel_count) return 1;
 800d86e:	2001      	movs	r0, #1
 800d870:	2907      	cmp	r1, #7
 800d872:	d80a      	bhi.n	800d88a <Control_Interface_Board::get_DI_Status(unsigned char)+0x1e>

	auto &target = digital_input_info[index];

	return (target.gpio->IDR & target.init.Pin);
 800d874:	2218      	movs	r2, #24
 800d876:	434a      	muls	r2, r1
 800d878:	4b04      	ldr	r3, [pc, #16]	; (800d88c <Control_Interface_Board::get_DI_Status(unsigned char)+0x20>)
 800d87a:	58d1      	ldr	r1, [r2, r3]
 800d87c:	189b      	adds	r3, r3, r2
 800d87e:	6858      	ldr	r0, [r3, #4]
 800d880:	6909      	ldr	r1, [r1, #16]
 800d882:	4008      	ands	r0, r1
 800d884:	1e43      	subs	r3, r0, #1
 800d886:	4198      	sbcs	r0, r3
 800d888:	b2c0      	uxtb	r0, r0
}
 800d88a:	4770      	bx	lr
 800d88c:	200001dc 	.word	0x200001dc

0800d890 <Control_Interface_Board::get_DO_Status(unsigned char)>:

bool Control_Interface_Board::get_DO_Status(uint8_t index)
{
 800d890:	0001      	movs	r1, r0
	if(index >= digital_channel_count) return false;
 800d892:	2000      	movs	r0, #0
 800d894:	2907      	cmp	r1, #7
 800d896:	d80a      	bhi.n	800d8ae <Control_Interface_Board::get_DO_Status(unsigned char)+0x1e>

	auto &target = digital_output_info[index];	

	return (target.gpio->ODR & target.init.Pin);
 800d898:	2218      	movs	r2, #24
 800d89a:	434a      	muls	r2, r1
 800d89c:	4b04      	ldr	r3, [pc, #16]	; (800d8b0 <Control_Interface_Board::get_DO_Status(unsigned char)+0x20>)
 800d89e:	58d1      	ldr	r1, [r2, r3]
 800d8a0:	189b      	adds	r3, r3, r2
 800d8a2:	6858      	ldr	r0, [r3, #4]
 800d8a4:	6949      	ldr	r1, [r1, #20]
 800d8a6:	4008      	ands	r0, r1
 800d8a8:	1e43      	subs	r3, r0, #1
 800d8aa:	4198      	sbcs	r0, r3
 800d8ac:	b2c0      	uxtb	r0, r0
}
 800d8ae:	4770      	bx	lr
 800d8b0:	2000029c 	.word	0x2000029c

0800d8b4 <Control_Interface_Board::get_Manual_Control_Status(unsigned char)>:

bool Control_Interface_Board::get_Manual_Control_Status(uint8_t index)
{
 800d8b4:	0001      	movs	r1, r0
	if(index >= digital_channel_count) return 1;
 800d8b6:	2001      	movs	r0, #1
 800d8b8:	2907      	cmp	r1, #7
 800d8ba:	d80a      	bhi.n	800d8d2 <Control_Interface_Board::get_Manual_Control_Status(unsigned char)+0x1e>

	auto &target = manual_control_input_info[index];

	return (target.gpio->IDR & target.init.Pin);
 800d8bc:	2218      	movs	r2, #24
 800d8be:	434a      	muls	r2, r1
 800d8c0:	4b04      	ldr	r3, [pc, #16]	; (800d8d4 <Control_Interface_Board::get_Manual_Control_Status(unsigned char)+0x20>)
 800d8c2:	58d1      	ldr	r1, [r2, r3]
 800d8c4:	189b      	adds	r3, r3, r2
 800d8c6:	6858      	ldr	r0, [r3, #4]
 800d8c8:	6909      	ldr	r1, [r1, #16]
 800d8ca:	4008      	ands	r0, r1
 800d8cc:	1e43      	subs	r3, r0, #1
 800d8ce:	4198      	sbcs	r0, r3
 800d8d0:	b2c0      	uxtb	r0, r0
}
 800d8d2:	4770      	bx	lr
 800d8d4:	2000035c 	.word	0x2000035c

0800d8d8 <Control_Interface_Board::get_DO_Current_RAW(unsigned char)>:

float Control_Interface_Board::get_DO_Current_RAW(uint8_t index)
{
	return adc.get_Voltage(digital_channel_count - index - 1);
 800d8d8:	2107      	movs	r1, #7
{
 800d8da:	b510      	push	{r4, lr}
	return adc.get_Voltage(digital_channel_count - index - 1);
 800d8dc:	1a09      	subs	r1, r1, r0
 800d8de:	b2c9      	uxtb	r1, r1
 800d8e0:	4801      	ldr	r0, [pc, #4]	; (800d8e8 <Control_Interface_Board::get_DO_Current_RAW(unsigned char)+0x10>)
 800d8e2:	f001 ff43 	bl	800f76c <TLA2528::get_Voltage(unsigned char)>
}
 800d8e6:	bd10      	pop	{r4, pc}
 800d8e8:	20000b38 	.word	0x20000b38

0800d8ec <Control_Interface_Board::get_DO_Current_mA(unsigned char)>:

int16_t Control_Interface_Board::get_DO_Current_mA(uint8_t index)
{
 800d8ec:	b570      	push	{r4, r5, r6, lr}
 800d8ee:	0004      	movs	r4, r0
	int16_t raw_mv = get_DO_Current_RAW(index) * 1000;
 800d8f0:	f7ff fff2 	bl	800d8d8 <Control_Interface_Board::get_DO_Current_RAW(unsigned char)>
 800d8f4:	4911      	ldr	r1, [pc, #68]	; (800d93c <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x50>)
 800d8f6:	f7f7 f8ed 	bl	8004ad4 <__aeabi_fmul>
 800d8fa:	f7f7 fbd5 	bl	80050a8 <__aeabi_f2iz>
 800d8fe:	b205      	sxth	r5, r0
	if(!get_DO_Status(index))
 800d900:	0020      	movs	r0, r4
 800d902:	f7ff ffc5 	bl	800d890 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800d906:	0064      	lsls	r4, r4, #1
 800d908:	4e0d      	ldr	r6, [pc, #52]	; (800d940 <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x54>)
 800d90a:	2800      	cmp	r0, #0
 800d90c:	d100      	bne.n	800d910 <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x24>
	{
		do_current_zero_point_mv[index] = raw_mv;
 800d90e:	5335      	strh	r5, [r6, r4]
	}

	float current_a = ((float)raw_mv - do_current_zero_point_mv[index]) / 132;
 800d910:	0028      	movs	r0, r5
 800d912:	f7f7 fbe9 	bl	80050e8 <__aeabi_i2f>
 800d916:	1c05      	adds	r5, r0, #0
 800d918:	5b30      	ldrh	r0, [r6, r4]
 800d91a:	f7f7 fbe5 	bl	80050e8 <__aeabi_i2f>
 800d91e:	1c01      	adds	r1, r0, #0
 800d920:	1c28      	adds	r0, r5, #0
 800d922:	f7f7 f9fd 	bl	8004d20 <__aeabi_fsub>
 800d926:	4907      	ldr	r1, [pc, #28]	; (800d944 <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x58>)
 800d928:	f7f6 ff0c 	bl	8004744 <__aeabi_fdiv>
	return (current_a * 1000);
 800d92c:	4903      	ldr	r1, [pc, #12]	; (800d93c <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x50>)
 800d92e:	f7f7 f8d1 	bl	8004ad4 <__aeabi_fmul>
 800d932:	f7f7 fbb9 	bl	80050a8 <__aeabi_f2iz>
 800d936:	b200      	sxth	r0, r0
}
 800d938:	bd70      	pop	{r4, r5, r6, pc}
 800d93a:	46c0      	nop			; (mov r8, r8)
 800d93c:	447a0000 	.word	0x447a0000
 800d940:	20000b28 	.word	0x20000b28
 800d944:	43040000 	.word	0x43040000

0800d948 <Control_Interface_Board::update_ADC_Value()>:

uint8_t Control_Interface_Board::update_ADC_Value()
{
 800d948:	b510      	push	{r4, lr}
	return adc.update_Value();
 800d94a:	4802      	ldr	r0, [pc, #8]	; (800d954 <Control_Interface_Board::update_ADC_Value()+0xc>)
 800d94c:	f001 ff18 	bl	800f780 <TLA2528::update_Value()>
}
 800d950:	bd10      	pop	{r4, pc}
 800d952:	46c0      	nop			; (mov r8, r8)
 800d954:	20000b38 	.word	0x20000b38

0800d958 <Control_Interface_Board::update_DI_Status()>:

void Control_Interface_Board::update_DI_Status()
{
 800d958:	b570      	push	{r4, r5, r6, lr}
 800d95a:	240f      	movs	r4, #15
	uint8_t offset = 15;
	for(uint8_t i = 0; i < digital_channel_count; i++)
	{
		if(get_DI_Status(i))
		{
			led_value |= _BV((offset - i));
 800d95c:	2601      	movs	r6, #1
		if(get_DI_Status(i))
 800d95e:	0025      	movs	r5, r4
 800d960:	1b28      	subs	r0, r5, r4
 800d962:	b2c0      	uxtb	r0, r0
 800d964:	f7ff ff82 	bl	800d86c <Control_Interface_Board::get_DI_Status(unsigned char)>
			led_value |= _BV((offset - i));
 800d968:	0033      	movs	r3, r6
 800d96a:	40a3      	lsls	r3, r4
 800d96c:	4a08      	ldr	r2, [pc, #32]	; (800d990 <Control_Interface_Board::update_DI_Status()+0x38>)
 800d96e:	b21b      	sxth	r3, r3
		if(get_DI_Status(i))
 800d970:	2800      	cmp	r0, #0
 800d972:	d009      	beq.n	800d988 <Control_Interface_Board::update_DI_Status()+0x30>
			led_value |= _BV((offset - i));
 800d974:	8810      	ldrh	r0, [r2, #0]
 800d976:	4318      	orrs	r0, r3
 800d978:	b280      	uxth	r0, r0
	for(uint8_t i = 0; i < digital_channel_count; i++)
 800d97a:	3c01      	subs	r4, #1
 800d97c:	8010      	strh	r0, [r2, #0]
 800d97e:	2c07      	cmp	r4, #7
 800d980:	d1ee      	bne.n	800d960 <Control_Interface_Board::update_DI_Status()+0x8>
		else
		{
			led_value &= ~_BV((offset - i));
		}
	}
	set_LED_Driver_Value(led_value);
 800d982:	f7ff fd5f 	bl	800d444 <set_LED_Driver_Value(unsigned short)>
}
 800d986:	bd70      	pop	{r4, r5, r6, pc}
			led_value &= ~_BV((offset - i));
 800d988:	8810      	ldrh	r0, [r2, #0]
 800d98a:	4398      	bics	r0, r3
 800d98c:	e7f5      	b.n	800d97a <Control_Interface_Board::update_DI_Status()+0x22>
 800d98e:	46c0      	nop			; (mov r8, r8)
 800d990:	20000b88 	.word	0x20000b88

0800d994 <Control_Interface_Board::update_DO_Status()>:

void Control_Interface_Board::update_DO_Status()
{
 800d994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static uint32_t last_check_tick = HAL_GetTick();
 800d996:	2601      	movs	r6, #1
 800d998:	4d1e      	ldr	r5, [pc, #120]	; (800da14 <Control_Interface_Board::update_DO_Status()+0x80>)
 800d99a:	4c1f      	ldr	r4, [pc, #124]	; (800da18 <Control_Interface_Board::update_DO_Status()+0x84>)
 800d99c:	682b      	ldr	r3, [r5, #0]
 800d99e:	4233      	tst	r3, r6
 800d9a0:	d103      	bne.n	800d9aa <Control_Interface_Board::update_DO_Status()+0x16>
 800d9a2:	f002 f80f 	bl	800f9c4 <HAL_GetTick>
 800d9a6:	602e      	str	r6, [r5, #0]
 800d9a8:	6020      	str	r0, [r4, #0]
	uint32_t current_tick = HAL_GetTick();
 800d9aa:	f002 f80b 	bl	800f9c4 <HAL_GetTick>
	if((current_tick - last_check_tick) < 300) return;
 800d9ae:	2296      	movs	r2, #150	; 0x96
 800d9b0:	6823      	ldr	r3, [r4, #0]
 800d9b2:	0052      	lsls	r2, r2, #1
 800d9b4:	1ac3      	subs	r3, r0, r3
 800d9b6:	4293      	cmp	r3, r2
 800d9b8:	d32b      	bcc.n	800da12 <Control_Interface_Board::update_DO_Status()+0x7e>
	last_check_tick = current_tick;

	static bool blink_status = false;
	blink_status ^= true;
 800d9ba:	2601      	movs	r6, #1
	last_check_tick = current_tick;
 800d9bc:	6020      	str	r0, [r4, #0]
	blink_status ^= true;
 800d9be:	2400      	movs	r4, #0
 800d9c0:	4d16      	ldr	r5, [pc, #88]	; (800da1c <Control_Interface_Board::update_DO_Status()+0x88>)
 800d9c2:	782b      	ldrb	r3, [r5, #0]
 800d9c4:	4073      	eors	r3, r6
 800d9c6:	702b      	strb	r3, [r5, #0]

	for(uint8_t i = 0; i < digital_channel_count; i++)
 800d9c8:	b2e7      	uxtb	r7, r4
	{
		if(!get_DO_Status(i)) { continue; }
 800d9ca:	0038      	movs	r0, r7
 800d9cc:	f7ff ff60 	bl	800d890 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800d9d0:	2800      	cmp	r0, #0
 800d9d2:	d01b      	beq.n	800da0c <Control_Interface_Board::update_DO_Status()+0x78>

		int16_t value = get_DO_Current_mA(i);
 800d9d4:	0038      	movs	r0, r7
 800d9d6:	f7ff ff89 	bl	800d8ec <Control_Interface_Board::get_DO_Current_mA(unsigned char)>
 800d9da:	1e02      	subs	r2, r0, #0
		if(value < 0) { value *= -1; }
 800d9dc:	da01      	bge.n	800d9e2 <Control_Interface_Board::update_DO_Status()+0x4e>
 800d9de:	4242      	negs	r2, r0
 800d9e0:	b212      	sxth	r2, r2
		//Digital Output Enable, Load NOT Detected, LED Blink
		if(value <= do_load_detect_threshold_ma)
		{
			if(blink_status)
			{
				led_value |= _BV(i);
 800d9e2:	0030      	movs	r0, r6
 800d9e4:	40a0      	lsls	r0, r4
 800d9e6:	490e      	ldr	r1, [pc, #56]	; (800da20 <Control_Interface_Board::update_DO_Status()+0x8c>)
 800d9e8:	b200      	sxth	r0, r0
 800d9ea:	2700      	movs	r7, #0
 800d9ec:	5fcb      	ldrsh	r3, [r1, r7]
		if(value <= do_load_detect_threshold_ma)
 800d9ee:	4f0d      	ldr	r7, [pc, #52]	; (800da24 <Control_Interface_Board::update_DO_Status()+0x90>)
 800d9f0:	883f      	ldrh	r7, [r7, #0]
 800d9f2:	42ba      	cmp	r2, r7
 800d9f4:	dc02      	bgt.n	800d9fc <Control_Interface_Board::update_DO_Status()+0x68>
			if(blink_status)
 800d9f6:	782a      	ldrb	r2, [r5, #0]
 800d9f8:	2a00      	cmp	r2, #0
 800d9fa:	d002      	beq.n	800da02 <Control_Interface_Board::update_DO_Status()+0x6e>
			}
			set_LED_Driver_Value(led_value);
		}
		else
		{
			led_value |= _BV(i);
 800d9fc:	4318      	orrs	r0, r3
 800d9fe:	b280      	uxth	r0, r0
 800da00:	e001      	b.n	800da06 <Control_Interface_Board::update_DO_Status()+0x72>
				led_value &= ~_BV(i);
 800da02:	4383      	bics	r3, r0
 800da04:	b298      	uxth	r0, r3
			led_value |= _BV(i);
 800da06:	8008      	strh	r0, [r1, #0]
			set_LED_Driver_Value(led_value);
 800da08:	f7ff fd1c 	bl	800d444 <set_LED_Driver_Value(unsigned short)>
	for(uint8_t i = 0; i < digital_channel_count; i++)
 800da0c:	3401      	adds	r4, #1
 800da0e:	2c08      	cmp	r4, #8
 800da10:	d1da      	bne.n	800d9c8 <Control_Interface_Board::update_DO_Status()+0x34>
		}
	}
}
 800da12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da14:	20000b20 	.word	0x20000b20
 800da18:	20000b8c 	.word	0x20000b8c
 800da1c:	20000b8a 	.word	0x20000b8a
 800da20:	20000b88 	.word	0x20000b88
 800da24:	2000041c 	.word	0x2000041c

0800da28 <Control_Interface_Board::update_Manual_Switch_Status()>:

void Control_Interface_Board::update_Manual_Switch_Status()
{
 800da28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	static uint32_t last_check_tick = HAL_GetTick();
 800da2a:	2601      	movs	r6, #1
 800da2c:	4d1a      	ldr	r5, [pc, #104]	; (800da98 <Control_Interface_Board::update_Manual_Switch_Status()+0x70>)
 800da2e:	4c1b      	ldr	r4, [pc, #108]	; (800da9c <Control_Interface_Board::update_Manual_Switch_Status()+0x74>)
 800da30:	682b      	ldr	r3, [r5, #0]
 800da32:	4233      	tst	r3, r6
 800da34:	d103      	bne.n	800da3e <Control_Interface_Board::update_Manual_Switch_Status()+0x16>
 800da36:	f001 ffc5 	bl	800f9c4 <HAL_GetTick>
 800da3a:	602e      	str	r6, [r5, #0]
 800da3c:	6020      	str	r0, [r4, #0]
	uint32_t current_tick = HAL_GetTick();
 800da3e:	f001 ffc1 	bl	800f9c4 <HAL_GetTick>
	if((current_tick - last_check_tick) < 100) return;
 800da42:	6823      	ldr	r3, [r4, #0]
 800da44:	1ac3      	subs	r3, r0, r3
 800da46:	2b63      	cmp	r3, #99	; 0x63
 800da48:	d921      	bls.n	800da8e <Control_Interface_Board::update_Manual_Switch_Status()+0x66>
	last_check_tick = current_tick;
 800da4a:	6020      	str	r0, [r4, #0]
		{
			if(!(last_switch_value & _BV(i)))
			{
				set_DO_Status(i, !get_DO_Status(i));
			}
			last_switch_value |= _BV(i);
 800da4c:	2601      	movs	r6, #1
	last_check_tick = current_tick;
 800da4e:	2400      	movs	r4, #0
 800da50:	b2e7      	uxtb	r7, r4
		if(get_Manual_Control_Status(i))
 800da52:	0038      	movs	r0, r7
 800da54:	f7ff ff2e 	bl	800d8b4 <Control_Interface_Board::get_Manual_Control_Status(unsigned char)>
			last_switch_value |= _BV(i);
 800da58:	0033      	movs	r3, r6
 800da5a:	40a3      	lsls	r3, r4
 800da5c:	4d10      	ldr	r5, [pc, #64]	; (800daa0 <Control_Interface_Board::update_Manual_Switch_Status()+0x78>)
 800da5e:	b21b      	sxth	r3, r3
 800da60:	9301      	str	r3, [sp, #4]
			if(!(last_switch_value & _BV(i)))
 800da62:	882b      	ldrh	r3, [r5, #0]
		if(get_Manual_Control_Status(i))
 800da64:	2800      	cmp	r0, #0
 800da66:	d013      	beq.n	800da90 <Control_Interface_Board::update_Manual_Switch_Status()+0x68>
			if(!(last_switch_value & _BV(i)))
 800da68:	4123      	asrs	r3, r4
 800da6a:	4233      	tst	r3, r6
 800da6c:	d107      	bne.n	800da7e <Control_Interface_Board::update_Manual_Switch_Status()+0x56>
				set_DO_Status(i, !get_DO_Status(i));
 800da6e:	0038      	movs	r0, r7
 800da70:	f7ff ff0e 	bl	800d890 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800da74:	4070      	eors	r0, r6
 800da76:	b2c1      	uxtb	r1, r0
 800da78:	0038      	movs	r0, r7
 800da7a:	f7ff fed1 	bl	800d820 <Control_Interface_Board::set_DO_Status(unsigned char, bool)>
			last_switch_value |= _BV(i);
 800da7e:	882b      	ldrh	r3, [r5, #0]
 800da80:	9a01      	ldr	r2, [sp, #4]
 800da82:	431a      	orrs	r2, r3
 800da84:	0013      	movs	r3, r2
	for(uint8_t i = 0; i < digital_channel_count; i++)
 800da86:	3401      	adds	r4, #1
		}
		else
		{
			last_switch_value &= ~_BV(i);
 800da88:	802b      	strh	r3, [r5, #0]
	for(uint8_t i = 0; i < digital_channel_count; i++)
 800da8a:	2c08      	cmp	r4, #8
 800da8c:	d1e0      	bne.n	800da50 <Control_Interface_Board::update_Manual_Switch_Status()+0x28>
		}
	}
}
 800da8e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			last_switch_value &= ~_BV(i);
 800da90:	9a01      	ldr	r2, [sp, #4]
 800da92:	4393      	bics	r3, r2
 800da94:	e7f7      	b.n	800da86 <Control_Interface_Board::update_Manual_Switch_Status()+0x5e>
 800da96:	46c0      	nop			; (mov r8, r8)
 800da98:	20000b24 	.word	0x20000b24
 800da9c:	20000b90 	.word	0x20000b90
 800daa0:	200001d8 	.word	0x200001d8

0800daa4 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:

uint8_t Control_Interface_Board::Received_Packet_Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800daa4:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch(request->header.command)
 800daa6:	7848      	ldrb	r0, [r1, #1]
{
 800daa8:	000e      	movs	r6, r1
 800daaa:	0015      	movs	r5, r2
 800daac:	b08b      	sub	sp, #44	; 0x2c
	switch(request->header.command)
 800daae:	2833      	cmp	r0, #51	; 0x33
 800dab0:	d80a      	bhi.n	800dac8 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24>
 800dab2:	2402      	movs	r4, #2
 800dab4:	282f      	cmp	r0, #47	; 0x2f
 800dab6:	d94c      	bls.n	800db52 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
 800dab8:	3831      	subs	r0, #49	; 0x31
 800daba:	788c      	ldrb	r4, [r1, #2]
 800dabc:	2802      	cmp	r0, #2
 800dabe:	d81e      	bhi.n	800dafe <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x5a>
 800dac0:	f7f6 f97e 	bl	8003dc0 <__gnu_thumb1_case_uqi>
 800dac4:	4a37      	.short	0x4a37
 800dac6:	7b          	.byte	0x7b
 800dac7:	00          	.byte	0x00
 800dac8:	2842      	cmp	r0, #66	; 0x42
 800daca:	d100      	bne.n	800dace <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2a>
 800dacc:	e08b      	b.n	800dbe6 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x142>
 800dace:	2402      	movs	r4, #2
 800dad0:	2844      	cmp	r0, #68	; 0x44
 800dad2:	d13e      	bne.n	800db52 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
			break;
		}

		case Protocol::COMMAND::DO_WRITE_ALL:
		{
			if(request->header.data_length != digital_channel_count) return 1;
 800dad4:	788b      	ldrb	r3, [r1, #2]
 800dad6:	2b08      	cmp	r3, #8
 800dad8:	d12d      	bne.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
 800dada:	2700      	movs	r7, #0

			for(uint8_t i = 0; i < digital_channel_count; i++)
			{
				if(Control_Interface_Board::set_DO_Status(i, request->data[i])) return 1;
 800dadc:	1cf3      	adds	r3, r6, #3
 800dade:	5dd9      	ldrb	r1, [r3, r7]
 800dae0:	b2f8      	uxtb	r0, r7
 800dae2:	1e4b      	subs	r3, r1, #1
 800dae4:	4199      	sbcs	r1, r3
 800dae6:	b2c9      	uxtb	r1, r1
 800dae8:	f7ff fe9a 	bl	800d820 <Control_Interface_Board::set_DO_Status(unsigned char, bool)>
 800daec:	1e04      	subs	r4, r0, #0
 800daee:	d122      	bne.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			for(uint8_t i = 0; i < digital_channel_count; i++)
 800daf0:	3701      	adds	r7, #1
 800daf2:	2f08      	cmp	r7, #8
 800daf4:	d1f2      	bne.n	800dadc <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x38>
			}
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800daf6:	2324      	movs	r3, #36	; 0x24
			printf("DO Write All Request\n");
 800daf8:	4851      	ldr	r0, [pc, #324]	; (800dc40 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x19c>)
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800dafa:	706b      	strb	r3, [r5, #1]
			printf("DO Write All Request\n");
 800dafc:	e09c      	b.n	800dc38 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x194>
			if(request->header.data_length != 1) return 1;
 800dafe:	2c01      	cmp	r4, #1
 800db00:	d119      	bne.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			uint8_t number = request->data[0];
 800db02:	78ce      	ldrb	r6, [r1, #3]
			if(!number || (number > digital_channel_count)) return 1;
 800db04:	1e70      	subs	r0, r6, #1
 800db06:	b2c0      	uxtb	r0, r0
 800db08:	2807      	cmp	r0, #7
 800db0a:	d814      	bhi.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::DI_RESPONSE;
 800db0c:	2340      	movs	r3, #64	; 0x40
 800db0e:	7053      	strb	r3, [r2, #1]
			bool value = Control_Interface_Board::get_DI_Status(number - 1);
 800db10:	f7ff feac 	bl	800d86c <Control_Interface_Board::get_DI_Status(unsigned char)>
 800db14:	ab02      	add	r3, sp, #8
			response.init_Data((uint8_t*)&value, 1);
 800db16:	0019      	movs	r1, r3
			bool value = Control_Interface_Board::get_DI_Status(number - 1);
 800db18:	7018      	strb	r0, [r3, #0]
			response.init_Data((uint8_t*)&value, 1);
 800db1a:	0022      	movs	r2, r4
 800db1c:	0028      	movs	r0, r5
 800db1e:	f000 fe32 	bl	800e786 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			printf("DI%d Read Request, Status: %d\n", number, value);
 800db22:	ab02      	add	r3, sp, #8
 800db24:	0031      	movs	r1, r6
 800db26:	781a      	ldrb	r2, [r3, #0]
 800db28:	4846      	ldr	r0, [pc, #280]	; (800dc44 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a0>)
 800db2a:	f7fa f9a1 	bl	8007e70 <iprintf>
		}

		default:
			return 2;
	}
	return 0;
 800db2e:	2400      	movs	r4, #0
 800db30:	e00f      	b.n	800db52 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
			if(request->header.data_length != 1) return 1;
 800db32:	2c01      	cmp	r4, #1
 800db34:	d001      	beq.n	800db3a <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x96>
			if(request->header.data_length) return 1;
 800db36:	2401      	movs	r4, #1
 800db38:	e00b      	b.n	800db52 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
			uint8_t value = request->data[0];
 800db3a:	78ce      	ldrb	r6, [r1, #3]
			if(Control_Interface_Board::set_DI_Threshold_Voltage((Control_Interface_Board::DI_THRESHOLD)value)) return 1;
 800db3c:	0030      	movs	r0, r6
 800db3e:	f7ff fe55 	bl	800d7ec <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)>
 800db42:	1e04      	subs	r4, r0, #0
 800db44:	d1f7      	bne.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800db46:	2324      	movs	r3, #36	; 0x24
			printf("DI Threshold Write Request, Value: %d\n", value);
 800db48:	0031      	movs	r1, r6
 800db4a:	483f      	ldr	r0, [pc, #252]	; (800dc48 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a4>)
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800db4c:	706b      	strb	r3, [r5, #1]
			printf("DI Threshold Write Request, Value: %d\n", value);
 800db4e:	f7fa f98f 	bl	8007e70 <iprintf>
 800db52:	0020      	movs	r0, r4
 800db54:	b00b      	add	sp, #44	; 0x2c
 800db56:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if(request->header.data_length != 1) return 1;
 800db58:	2c01      	cmp	r4, #1
 800db5a:	d1ec      	bne.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			uint8_t number = request->data[0];
 800db5c:	78cc      	ldrb	r4, [r1, #3]
			if(!number || (number > digital_channel_count)) return 1;
 800db5e:	1e67      	subs	r7, r4, #1
 800db60:	b2ff      	uxtb	r7, r7
 800db62:	2f07      	cmp	r7, #7
 800db64:	d8e7      	bhi.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::DO_RESPONSE;
 800db66:	2341      	movs	r3, #65	; 0x41
 800db68:	7053      	strb	r3, [r2, #1]
			uint8_t buffer[3] = {};
 800db6a:	4b38      	ldr	r3, [pc, #224]	; (800dc4c <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a8>)
 800db6c:	aa02      	add	r2, sp, #8
 800db6e:	781b      	ldrb	r3, [r3, #0]
 800db70:	1c56      	adds	r6, r2, #1
 800db72:	2100      	movs	r1, #0
 800db74:	7013      	strb	r3, [r2, #0]
 800db76:	0030      	movs	r0, r6
 800db78:	2202      	movs	r2, #2
 800db7a:	f7f9 fa7d 	bl	8007078 <memset>
			buffer[0] = Control_Interface_Board::get_DO_Status(number - 1);
 800db7e:	0038      	movs	r0, r7
 800db80:	f7ff fe86 	bl	800d890 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800db84:	ab02      	add	r3, sp, #8
 800db86:	7018      	strb	r0, [r3, #0]
			*((int16_t*)&buffer[1]) = get_DO_Current_mA(number - 1);
 800db88:	0038      	movs	r0, r7
 800db8a:	f7ff feaf 	bl	800d8ec <Control_Interface_Board::get_DO_Current_mA(unsigned char)>
 800db8e:	b283      	uxth	r3, r0
 800db90:	0a1b      	lsrs	r3, r3, #8
 800db92:	7030      	strb	r0, [r6, #0]
 800db94:	7073      	strb	r3, [r6, #1]
			response.init_Data(buffer, sizeof(buffer));
 800db96:	0028      	movs	r0, r5
 800db98:	a902      	add	r1, sp, #8
 800db9a:	2203      	movs	r2, #3
 800db9c:	f000 fdf3 	bl	800e786 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			printf("DO%d Read Request, Status: %d, %d\n", number, buffer[0], *((int16_t*)&buffer[1]));
 800dba0:	7873      	ldrb	r3, [r6, #1]
 800dba2:	7831      	ldrb	r1, [r6, #0]
 800dba4:	021b      	lsls	r3, r3, #8
 800dba6:	430b      	orrs	r3, r1
 800dba8:	aa02      	add	r2, sp, #8
 800dbaa:	041b      	lsls	r3, r3, #16
 800dbac:	0021      	movs	r1, r4
 800dbae:	7812      	ldrb	r2, [r2, #0]
 800dbb0:	141b      	asrs	r3, r3, #16
 800dbb2:	4827      	ldr	r0, [pc, #156]	; (800dc50 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1ac>)
 800dbb4:	f7fa f95c 	bl	8007e70 <iprintf>
 800dbb8:	e7b9      	b.n	800db2e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x8a>
			if(request->header.data_length != 2) return 1;
 800dbba:	2c02      	cmp	r4, #2
 800dbbc:	d1bb      	bne.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			bool value = request->data[1];
 800dbbe:	790e      	ldrb	r6, [r1, #4]
			uint8_t number = request->data[0];
 800dbc0:	78cf      	ldrb	r7, [r1, #3]
			bool value = request->data[1];
 800dbc2:	1e73      	subs	r3, r6, #1
 800dbc4:	419e      	sbcs	r6, r3
			if(Control_Interface_Board::set_DO_Status(number - 1, value)) return 1;
 800dbc6:	1e78      	subs	r0, r7, #1
			bool value = request->data[1];
 800dbc8:	b2f6      	uxtb	r6, r6
			if(Control_Interface_Board::set_DO_Status(number - 1, value)) return 1;
 800dbca:	0031      	movs	r1, r6
 800dbcc:	b2c0      	uxtb	r0, r0
 800dbce:	f7ff fe27 	bl	800d820 <Control_Interface_Board::set_DO_Status(unsigned char, bool)>
 800dbd2:	1e04      	subs	r4, r0, #0
 800dbd4:	d1af      	bne.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800dbd6:	2324      	movs	r3, #36	; 0x24
			printf("DO%d Write Request, Status: %d\n", number, value);
 800dbd8:	0032      	movs	r2, r6
 800dbda:	0039      	movs	r1, r7
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800dbdc:	706b      	strb	r3, [r5, #1]
			printf("DO%d Write Request, Status: %d\n", number, value);
 800dbde:	481d      	ldr	r0, [pc, #116]	; (800dc54 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1b0>)
 800dbe0:	f7fa f946 	bl	8007e70 <iprintf>
			break;
 800dbe4:	e7b5      	b.n	800db52 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
			if(request->header.data_length) return 1;
 800dbe6:	788c      	ldrb	r4, [r1, #2]
 800dbe8:	2c00      	cmp	r4, #0
 800dbea:	d1a4      	bne.n	800db36 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::DI_DO_READ_ALL_RESPONSE;
 800dbec:	2343      	movs	r3, #67	; 0x43
			for(uint8_t i = 0; i < digital_channel_count; i++)
 800dbee:	0026      	movs	r6, r4
			response.header.command = Protocol::COMMAND::DI_DO_READ_ALL_RESPONSE;
 800dbf0:	7053      	strb	r3, [r2, #1]
			uint8_t buffer[(digital_channel_count * 2) + (digital_channel_count * sizeof(uint16_t))] = {}; //(DI * 8) + (DO * 8) + (DO Current(uint16_t) * 8)
 800dbf2:	0021      	movs	r1, r4
 800dbf4:	221c      	movs	r2, #28
 800dbf6:	a803      	add	r0, sp, #12
 800dbf8:	9402      	str	r4, [sp, #8]
 800dbfa:	f7f9 fa3d 	bl	8007078 <memset>
			for(uint8_t i = 0; i < digital_channel_count; i++)
 800dbfe:	ab06      	add	r3, sp, #24
 800dc00:	af02      	add	r7, sp, #8
 800dc02:	9301      	str	r3, [sp, #4]
				buffer[i] = Control_Interface_Board::get_DI_Status(i);
 800dc04:	0030      	movs	r0, r6
 800dc06:	f7ff fe31 	bl	800d86c <Control_Interface_Board::get_DI_Status(unsigned char)>
 800dc0a:	7038      	strb	r0, [r7, #0]
				buffer[i + digital_channel_count] = Control_Interface_Board::get_DO_Status(i);
 800dc0c:	0030      	movs	r0, r6
 800dc0e:	f7ff fe3f 	bl	800d890 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800dc12:	7238      	strb	r0, [r7, #8]
				current_data_ptr[i] = get_DO_Current_mA(i);
 800dc14:	0030      	movs	r0, r6
 800dc16:	f7ff fe69 	bl	800d8ec <Control_Interface_Board::get_DO_Current_mA(unsigned char)>
 800dc1a:	9b01      	ldr	r3, [sp, #4]
			for(uint8_t i = 0; i < digital_channel_count; i++)
 800dc1c:	3601      	adds	r6, #1
				current_data_ptr[i] = get_DO_Current_mA(i);
 800dc1e:	8018      	strh	r0, [r3, #0]
			for(uint8_t i = 0; i < digital_channel_count; i++)
 800dc20:	b2f6      	uxtb	r6, r6
 800dc22:	3302      	adds	r3, #2
 800dc24:	3701      	adds	r7, #1
 800dc26:	9301      	str	r3, [sp, #4]
 800dc28:	2e08      	cmp	r6, #8
 800dc2a:	d1eb      	bne.n	800dc04 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x160>
			response.init_Data(buffer, sizeof(buffer));
 800dc2c:	0028      	movs	r0, r5
 800dc2e:	2220      	movs	r2, #32
 800dc30:	a902      	add	r1, sp, #8
 800dc32:	f000 fda8 	bl	800e786 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			printf("DI DO DO_Current Read All Request\n");
 800dc36:	4808      	ldr	r0, [pc, #32]	; (800dc58 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1b4>)
			printf("DO Write All Request\n");
 800dc38:	f7fa f9a4 	bl	8007f84 <puts>
			break;
 800dc3c:	e789      	b.n	800db52 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
 800dc3e:	46c0      	nop			; (mov r8, r8)
 800dc40:	08012f6b 	.word	0x08012f6b
 800dc44:	08012ec0 	.word	0x08012ec0
 800dc48:	08012edf 	.word	0x08012edf
 800dc4c:	08012800 	.word	0x08012800
 800dc50:	08012f06 	.word	0x08012f06
 800dc54:	08012f29 	.word	0x08012f29
 800dc58:	08012f49 	.word	0x08012f49

0800dc5c <_GLOBAL__sub_I__ZN23Control_Interface_Board3adcE>:
 800dc5c:	b510      	push	{r4, lr}
TLA2528 Control_Interface_Board::adc = TLA2528();
 800dc5e:	2250      	movs	r2, #80	; 0x50
 800dc60:	2100      	movs	r1, #0
 800dc62:	4802      	ldr	r0, [pc, #8]	; (800dc6c <_GLOBAL__sub_I__ZN23Control_Interface_Board3adcE+0x10>)
 800dc64:	f7f9 fa08 	bl	8007078 <memset>
 800dc68:	bd10      	pop	{r4, pc}
 800dc6a:	46c0      	nop			; (mov r8, r8)
 800dc6c:	20000b38 	.word	0x20000b38

0800dc70 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:
uint32_t Firmware_Manager::address_offset = 0;
uint8_t Firmware_Manager::buffer[sector_size + 32] = {};
uint16_t Firmware_Manager::buffer_count = 0;

uint8_t Firmware_Manager::Received_Packet_Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800dc70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc72:	b085      	sub	sp, #20
 800dc74:	9100      	str	r1, [sp, #0]
	switch(request->header.command)
 800dc76:	784b      	ldrb	r3, [r1, #1]
{
 800dc78:	0015      	movs	r5, r2
	switch(request->header.command)
 800dc7a:	2ba0      	cmp	r3, #160	; 0xa0
 800dc7c:	d057      	beq.n	800dd2e <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xbe>
 800dc7e:	2402      	movs	r4, #2
 800dc80:	2ba2      	cmp	r3, #162	; 0xa2
 800dc82:	d166      	bne.n	800dd52 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe2>
			break;
		}

		case Protocol::COMMAND::FIRMWARE_REQUEST:
		{
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800dc84:	2324      	movs	r3, #36	; 0x24
 800dc86:	7053      	strb	r3, [r2, #1]
			Intel_HEX_Record *record = (Intel_HEX_Record*)request->data;
			switch(record->type)
 800dc88:	9a00      	ldr	r2, [sp, #0]
 800dc8a:	9b00      	ldr	r3, [sp, #0]
 800dc8c:	7994      	ldrb	r4, [r2, #6]
 800dc8e:	3303      	adds	r3, #3
 800dc90:	2c01      	cmp	r4, #1
 800dc92:	d100      	bne.n	800dc96 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x26>
 800dc94:	e09b      	b.n	800ddce <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x15e>
 800dc96:	2c04      	cmp	r4, #4
 800dc98:	d100      	bne.n	800dc9c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2c>
 800dc9a:	e0c6      	b.n	800de2a <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1ba>
 800dc9c:	2c00      	cmp	r4, #0
 800dc9e:	d000      	beq.n	800dca2 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x32>
 800dca0:	e093      	b.n	800ddca <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x15a>
			{
				case Intel_HEX_Record::TYPE::DATA:
				{
					uint32_t target_address = address_offset;
					target_address |= __builtin_bswap16(record->address_msb_first);
 800dca2:	789d      	ldrb	r5, [r3, #2]
 800dca4:	785a      	ldrb	r2, [r3, #1]
					uint32_t target_address = address_offset;
 800dca6:	4e68      	ldr	r6, [pc, #416]	; (800de48 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1d8>)
					target_address |= __builtin_bswap16(record->address_msb_first);
 800dca8:	022d      	lsls	r5, r5, #8
 800dcaa:	4315      	orrs	r5, r2
 800dcac:	6833      	ldr	r3, [r6, #0]
 800dcae:	ba6d      	rev16	r5, r5
 800dcb0:	b2ad      	uxth	r5, r5
 800dcb2:	431d      	orrs	r5, r3
					if(target_address == SystemConfig::get_Main_Firmware_Start_Address())
 800dcb4:	f001 fc2a 	bl	800f50c <SystemConfig::get_Main_Firmware_Start_Address()>
 800dcb8:	4f64      	ldr	r7, [pc, #400]	; (800de4c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1dc>)
 800dcba:	42a8      	cmp	r0, r5
 800dcbc:	d14c      	bne.n	800dd58 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe8>
					{
						buffer_count = 0;
 800dcbe:	4b64      	ldr	r3, [pc, #400]	; (800de50 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
						record_count = 1;
						address_offset = target_address;
 800dcc0:	6030      	str	r0, [r6, #0]
						buffer_count = 0;
 800dcc2:	801c      	strh	r4, [r3, #0]
						record_count = 1;
 800dcc4:	2301      	movs	r3, #1
 800dcc6:	803b      	strh	r3, [r7, #0]
						printf("Firmware Download Start, Firmware Area Size: 0x%04lX\n", SystemConfig::get_Firmware_Size());
 800dcc8:	f001 fc18 	bl	800f4fc <SystemConfig::get_Firmware_Size()>
 800dccc:	0001      	movs	r1, r0
 800dcce:	4861      	ldr	r0, [pc, #388]	; (800de54 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e4>)
 800dcd0:	f7fa f8ce 	bl	8007e70 <iprintf>
					{
						memset((void*)&buffer[buffer_count], 0x00, padding);
						buffer_count += padding;
					}
				
					memcpy((void*)&buffer[buffer_count], record->data, record->length);
 800dcd4:	4b5e      	ldr	r3, [pc, #376]	; (800de50 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
 800dcd6:	4f60      	ldr	r7, [pc, #384]	; (800de58 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
 800dcd8:	881d      	ldrh	r5, [r3, #0]
 800dcda:	9b00      	ldr	r3, [sp, #0]
 800dcdc:	19e8      	adds	r0, r5, r7
 800dcde:	78da      	ldrb	r2, [r3, #3]
 800dce0:	1dd9      	adds	r1, r3, #7
 800dce2:	f7f9 f977 	bl	8006fd4 <memcpy>
					buffer_count += record->length;
 800dce6:	9b00      	ldr	r3, [sp, #0]
					record_count++;
 800dce8:	4a58      	ldr	r2, [pc, #352]	; (800de4c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1dc>)
					buffer_count += record->length;
 800dcea:	78db      	ldrb	r3, [r3, #3]
 800dcec:	18ed      	adds	r5, r5, r3
 800dcee:	4b58      	ldr	r3, [pc, #352]	; (800de50 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
 800dcf0:	b2ad      	uxth	r5, r5
 800dcf2:	801d      	strh	r5, [r3, #0]
					record_count++;
 800dcf4:	4b55      	ldr	r3, [pc, #340]	; (800de4c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1dc>)
 800dcf6:	881b      	ldrh	r3, [r3, #0]
 800dcf8:	3301      	adds	r3, #1
 800dcfa:	8013      	strh	r3, [r2, #0]
					if(buffer_count >= sector_size)
 800dcfc:	2dff      	cmp	r5, #255	; 0xff
 800dcfe:	d928      	bls.n	800dd52 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe2>
					{
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800dd00:	f001 fbfc 	bl	800f4fc <SystemConfig::get_Firmware_Size()>

						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800dd04:	2280      	movs	r2, #128	; 0x80
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800dd06:	6833      	ldr	r3, [r6, #0]
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800dd08:	0052      	lsls	r2, r2, #1
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800dd0a:	18c5      	adds	r5, r0, r3
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800dd0c:	0029      	movs	r1, r5
 800dd0e:	4853      	ldr	r0, [pc, #332]	; (800de5c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1ec>)
 800dd10:	f7fa f8ae 	bl	8007e70 <iprintf>
						if(SystemConfig::set_Flash_Data(tmp_address, (uint64_t)buffer))
 800dd14:	003a      	movs	r2, r7
 800dd16:	0028      	movs	r0, r5
 800dd18:	17fb      	asrs	r3, r7, #31
 800dd1a:	f001 fcb5 	bl	800f688 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)>
 800dd1e:	9000      	str	r0, [sp, #0]
 800dd20:	2800      	cmp	r0, #0
 800dd22:	d03d      	beq.n	800dda0 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x130>
						{
							record_count = 0;
 800dd24:	2300      	movs	r3, #0
 800dd26:	4a49      	ldr	r2, [pc, #292]	; (800de4c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1dc>)
							printf("Flash Write Failed, Firmware Download Cancel\n");
 800dd28:	484d      	ldr	r0, [pc, #308]	; (800de60 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1f0>)
							record_count = 0;
 800dd2a:	8013      	strh	r3, [r2, #0]
							printf("Flash Write Failed, Firmware Download Cancel\n");
 800dd2c:	e01f      	b.n	800dd6e <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
			if(request->header.data_length) return 1;
 800dd2e:	9b00      	ldr	r3, [sp, #0]
 800dd30:	789c      	ldrb	r4, [r3, #2]
 800dd32:	2c00      	cmp	r4, #0
 800dd34:	d001      	beq.n	800dd3a <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xca>
						return 1;
 800dd36:	2401      	movs	r4, #1
 800dd38:	e00b      	b.n	800dd52 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe2>
			uint8_t buffer[] = {VERSION_MAJOR, VERSION_MINOR, VERSION_PATCH};
 800dd3a:	2203      	movs	r2, #3
 800dd3c:	4949      	ldr	r1, [pc, #292]	; (800de64 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1f4>)
 800dd3e:	a803      	add	r0, sp, #12
 800dd40:	f7f9 f948 	bl	8006fd4 <memcpy>
			response.init_Data(buffer, sizeof(buffer));
 800dd44:	2203      	movs	r2, #3
 800dd46:	0028      	movs	r0, r5
 800dd48:	a903      	add	r1, sp, #12
 800dd4a:	f000 fd1c 	bl	800e786 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			response.header.command = Protocol::COMMAND::FIRMWARE_VERSION_RESPONSE;
 800dd4e:	23a1      	movs	r3, #161	; 0xa1
 800dd50:	706b      	strb	r3, [r5, #1]
		default:
			return 2;
	}

	return 0;
 800dd52:	0020      	movs	r0, r4
 800dd54:	b005      	add	sp, #20
 800dd56:	bdf0      	pop	{r4, r5, r6, r7, pc}
					else if(!record_count)
 800dd58:	883b      	ldrh	r3, [r7, #0]
						printf("Invalid Start Address\n");
 800dd5a:	4843      	ldr	r0, [pc, #268]	; (800de68 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1f8>)
					else if(!record_count)
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d006      	beq.n	800dd6e <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
					else if((target_address < SystemConfig::get_Main_Firmware_Start_Address()) || (target_address > SystemConfig::get_Downloaded_Firmware_Start_Address()))
 800dd60:	f001 fbd4 	bl	800f50c <SystemConfig::get_Main_Firmware_Start_Address()>
 800dd64:	42a8      	cmp	r0, r5
 800dd66:	d905      	bls.n	800dd74 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x104>
						record_count = 0;
 800dd68:	2300      	movs	r3, #0
						printf("Invalid Address, Firmware Download Cancel\n");
 800dd6a:	4840      	ldr	r0, [pc, #256]	; (800de6c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1fc>)
						record_count = 0;
 800dd6c:	803b      	strh	r3, [r7, #0]
						printf("Invalid Address, Firmware Download Cancel\n");
 800dd6e:	f7fa f909 	bl	8007f84 <puts>
 800dd72:	e7e0      	b.n	800dd36 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xc6>
					else if((target_address < SystemConfig::get_Main_Firmware_Start_Address()) || (target_address > SystemConfig::get_Downloaded_Firmware_Start_Address()))
 800dd74:	f001 fbc6 	bl	800f504 <SystemConfig::get_Downloaded_Firmware_Start_Address()>
 800dd78:	42a8      	cmp	r0, r5
 800dd7a:	d3f5      	bcc.n	800dd68 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf8>
					else if(auto padding = (target_address - address_offset) - buffer_count; padding)
 800dd7c:	4b34      	ldr	r3, [pc, #208]	; (800de50 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
 800dd7e:	881f      	ldrh	r7, [r3, #0]
 800dd80:	6833      	ldr	r3, [r6, #0]
 800dd82:	18fb      	adds	r3, r7, r3
 800dd84:	1aea      	subs	r2, r5, r3
 800dd86:	9201      	str	r2, [sp, #4]
 800dd88:	429d      	cmp	r5, r3
 800dd8a:	d0a3      	beq.n	800dcd4 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x64>
						memset((void*)&buffer[buffer_count], 0x00, padding);
 800dd8c:	4832      	ldr	r0, [pc, #200]	; (800de58 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
 800dd8e:	2100      	movs	r1, #0
 800dd90:	19c0      	adds	r0, r0, r7
 800dd92:	f7f9 f971 	bl	8007078 <memset>
						buffer_count += padding;
 800dd96:	9b01      	ldr	r3, [sp, #4]
 800dd98:	18ff      	adds	r7, r7, r3
 800dd9a:	4b2d      	ldr	r3, [pc, #180]	; (800de50 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
 800dd9c:	801f      	strh	r7, [r3, #0]
 800dd9e:	e799      	b.n	800dcd4 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x64>
						buffer_count -= sector_size;
 800dda0:	4b2b      	ldr	r3, [pc, #172]	; (800de50 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
 800dda2:	881d      	ldrh	r5, [r3, #0]
 800dda4:	3d01      	subs	r5, #1
 800dda6:	3dff      	subs	r5, #255	; 0xff
 800dda8:	b2ad      	uxth	r5, r5
 800ddaa:	801d      	strh	r5, [r3, #0]
						address_offset += sector_size;
 800ddac:	6833      	ldr	r3, [r6, #0]
 800ddae:	3301      	adds	r3, #1
 800ddb0:	33ff      	adds	r3, #255	; 0xff
 800ddb2:	6033      	str	r3, [r6, #0]
						if(buffer_count)
 800ddb4:	2d00      	cmp	r5, #0
 800ddb6:	d0cc      	beq.n	800dd52 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe2>
							memcpy((void*)buffer, (void*)&buffer[sector_size], buffer_count);
 800ddb8:	492d      	ldr	r1, [pc, #180]	; (800de70 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x200>)
 800ddba:	002a      	movs	r2, r5
 800ddbc:	0038      	movs	r0, r7
 800ddbe:	f7f9 f909 	bl	8006fd4 <memcpy>
							printf("Page Overflow: %d\n", buffer_count);
 800ddc2:	0029      	movs	r1, r5
 800ddc4:	482b      	ldr	r0, [pc, #172]	; (800de74 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x204>)
					printf("Firmware Firmware Complete: %d, Update Request and Reset Request Flag Set\n", record_count);
 800ddc6:	f7fa f853 	bl	8007e70 <iprintf>
					break;
 800ddca:	2400      	movs	r4, #0
 800ddcc:	e7c1      	b.n	800dd52 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe2>
					if(!record_count) return 1;
 800ddce:	4e1f      	ldr	r6, [pc, #124]	; (800de4c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1dc>)
 800ddd0:	8833      	ldrh	r3, [r6, #0]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d0bd      	beq.n	800dd52 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe2>
					record_count = 0;
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	8033      	strh	r3, [r6, #0]
					if(buffer_count)
 800ddda:	4b1d      	ldr	r3, [pc, #116]	; (800de50 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
 800dddc:	8818      	ldrh	r0, [r3, #0]
 800ddde:	2800      	cmp	r0, #0
 800dde0:	d108      	bne.n	800ddf4 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x184>
					SystemConfig::set_Update_Request_Flag(true);
 800dde2:	2001      	movs	r0, #1
 800dde4:	f001 fc30 	bl	800f648 <SystemConfig::set_Update_Request_Flag(bool)>
					SystemConfig::set_Reset_Request_Flag(true);
 800dde8:	2001      	movs	r0, #1
 800ddea:	f001 fba3 	bl	800f534 <SystemConfig::set_Reset_Request_Flag(bool)>
					printf("Firmware Firmware Complete: %d, Update Request and Reset Request Flag Set\n", record_count);
 800ddee:	8831      	ldrh	r1, [r6, #0]
 800ddf0:	4821      	ldr	r0, [pc, #132]	; (800de78 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x208>)
 800ddf2:	e7e8      	b.n	800ddc6 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x156>
						memset(&buffer[buffer_count], 0xFF, sizeof(buffer) - buffer_count);
 800ddf4:	2290      	movs	r2, #144	; 0x90
 800ddf6:	4d18      	ldr	r5, [pc, #96]	; (800de58 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
 800ddf8:	0052      	lsls	r2, r2, #1
 800ddfa:	1a12      	subs	r2, r2, r0
 800ddfc:	21ff      	movs	r1, #255	; 0xff
 800ddfe:	1940      	adds	r0, r0, r5
 800de00:	f7f9 f93a 	bl	8007078 <memset>
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800de04:	f001 fb7a 	bl	800f4fc <SystemConfig::get_Firmware_Size()>
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800de08:	2280      	movs	r2, #128	; 0x80
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800de0a:	4b0f      	ldr	r3, [pc, #60]	; (800de48 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1d8>)
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800de0c:	0052      	lsls	r2, r2, #1
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800de0e:	681f      	ldr	r7, [r3, #0]
 800de10:	19c7      	adds	r7, r0, r7
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800de12:	0039      	movs	r1, r7
 800de14:	4811      	ldr	r0, [pc, #68]	; (800de5c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1ec>)
 800de16:	f7fa f82b 	bl	8007e70 <iprintf>
						if(SystemConfig::set_Flash_Data(tmp_address, (uint64_t)buffer)) return 1;
 800de1a:	002a      	movs	r2, r5
 800de1c:	0038      	movs	r0, r7
 800de1e:	17eb      	asrs	r3, r5, #31
 800de20:	f001 fc32 	bl	800f688 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)>
 800de24:	2800      	cmp	r0, #0
 800de26:	d0dc      	beq.n	800dde2 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x172>
 800de28:	e793      	b.n	800dd52 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe2>
					address_offset = (uint32_t)__builtin_bswap16(new_address) << 16;
 800de2a:	9b00      	ldr	r3, [sp, #0]
 800de2c:	4a06      	ldr	r2, [pc, #24]	; (800de48 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1d8>)
 800de2e:	79d9      	ldrb	r1, [r3, #7]
 800de30:	7a1b      	ldrb	r3, [r3, #8]
 800de32:	021b      	lsls	r3, r3, #8
 800de34:	430b      	orrs	r3, r1
 800de36:	ba5b      	rev16	r3, r3
 800de38:	041b      	lsls	r3, r3, #16
 800de3a:	6013      	str	r3, [r2, #0]
					record_count++;
 800de3c:	4a03      	ldr	r2, [pc, #12]	; (800de4c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1dc>)
 800de3e:	8813      	ldrh	r3, [r2, #0]
 800de40:	3301      	adds	r3, #1
 800de42:	8013      	strh	r3, [r2, #0]
					break;
 800de44:	e7c1      	b.n	800ddca <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x15a>
 800de46:	46c0      	nop			; (mov r8, r8)
 800de48:	20000b98 	.word	0x20000b98
 800de4c:	20000b96 	.word	0x20000b96
 800de50:	20000b94 	.word	0x20000b94
 800de54:	08012f80 	.word	0x08012f80
 800de58:	20000ba0 	.word	0x20000ba0
 800de5c:	08012ff6 	.word	0x08012ff6
 800de60:	08013018 	.word	0x08013018
 800de64:	080130a3 	.word	0x080130a3
 800de68:	08012fb6 	.word	0x08012fb6
 800de6c:	08012fcc 	.word	0x08012fcc
 800de70:	20000ca0 	.word	0x20000ca0
 800de74:	08013045 	.word	0x08013045
 800de78:	08013058 	.word	0x08013058

0800de7c <GPS_Parser::get_Data()>:
}

const GPS_Parser::Data& GPS_Parser::get_Data()
{
	return gps_data;
}
 800de7c:	4770      	bx	lr
	...

0800de80 <GPS_Parser::update()>:

void GPS_Parser::update()
{
 800de80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(!data_buffer_count) return;
 800de82:	0002      	movs	r2, r0
 800de84:	32aa      	adds	r2, #170	; 0xaa
 800de86:	7813      	ldrb	r3, [r2, #0]
{
 800de88:	0004      	movs	r4, r0
	if(!data_buffer_count) return;
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d100      	bne.n	800de90 <GPS_Parser::update()+0x10>
 800de8e:	e0a6      	b.n	800dfde <GPS_Parser::update()+0x15e>
	for(auto &target : data_buffer)
 800de90:	0003      	movs	r3, r0
 800de92:	332a      	adds	r3, #42	; 0x2a
 800de94:	0019      	movs	r1, r3
	{
		if(target != ',') { continue; }

		target = 0x00;
 800de96:	2000      	movs	r0, #0
	for(auto &target : data_buffer)
 800de98:	4293      	cmp	r3, r2
 800de9a:	d005      	beq.n	800dea8 <GPS_Parser::update()+0x28>
		if(target != ',') { continue; }
 800de9c:	781d      	ldrb	r5, [r3, #0]
 800de9e:	2d2c      	cmp	r5, #44	; 0x2c
 800dea0:	d100      	bne.n	800dea4 <GPS_Parser::update()+0x24>
		target = 0x00;
 800dea2:	7018      	strb	r0, [r3, #0]
	for(auto &target : data_buffer)
 800dea4:	3301      	adds	r3, #1
 800dea6:	e7f7      	b.n	800de98 <GPS_Parser::update()+0x18>
	}

	char *tmp_ptr = (char*)data_buffer;
	gps_data.hour = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800dea8:	780a      	ldrb	r2, [r1, #0]
 800deaa:	230a      	movs	r3, #10
 800deac:	0021      	movs	r1, r4
 800deae:	3a30      	subs	r2, #48	; 0x30
 800deb0:	435a      	muls	r2, r3
 800deb2:	312b      	adds	r1, #43	; 0x2b
 800deb4:	7809      	ldrb	r1, [r1, #0]
 800deb6:	3930      	subs	r1, #48	; 0x30
 800deb8:	1852      	adds	r2, r2, r1
 800deba:	7022      	strb	r2, [r4, #0]
	tmp_ptr += 2;
	gps_data.minute = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800debc:	0022      	movs	r2, r4
 800debe:	0021      	movs	r1, r4
 800dec0:	322c      	adds	r2, #44	; 0x2c
 800dec2:	7812      	ldrb	r2, [r2, #0]
 800dec4:	312d      	adds	r1, #45	; 0x2d
 800dec6:	3a30      	subs	r2, #48	; 0x30
 800dec8:	435a      	muls	r2, r3
 800deca:	7809      	ldrb	r1, [r1, #0]
 800decc:	3930      	subs	r1, #48	; 0x30
 800dece:	1852      	adds	r2, r2, r1
 800ded0:	7062      	strb	r2, [r4, #1]
	tmp_ptr += 2;
	gps_data.second = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800ded2:	0022      	movs	r2, r4
 800ded4:	322e      	adds	r2, #46	; 0x2e
 800ded6:	7812      	ldrb	r2, [r2, #0]
 800ded8:	3a30      	subs	r2, #48	; 0x30
 800deda:	4353      	muls	r3, r2
 800dedc:	0022      	movs	r2, r4
 800dede:	322f      	adds	r2, #47	; 0x2f
 800dee0:	7812      	ldrb	r2, [r2, #0]
 800dee2:	3a30      	subs	r2, #48	; 0x30
 800dee4:	189b      	adds	r3, r3, r2
 800dee6:	70a3      	strb	r3, [r4, #2]
	tmp_ptr += 2;
 800dee8:	0023      	movs	r3, r4
 800deea:	3330      	adds	r3, #48	; 0x30
 800deec:	001a      	movs	r2, r3
	while(*tmp_ptr++);
 800deee:	3301      	adds	r3, #1
 800def0:	1e59      	subs	r1, r3, #1
 800def2:	7809      	ldrb	r1, [r1, #0]
 800def4:	2900      	cmp	r1, #0
 800def6:	d1f9      	bne.n	800deec <GPS_Parser::update()+0x6c>
	// printf("%02d:%02d:%02d\n", gps_data.hour, gps_data.minute, gps_data.second);

	uint16_t tmp_latitude = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800def8:	250a      	movs	r5, #10
 800defa:	7819      	ldrb	r1, [r3, #0]
 800defc:	785b      	ldrb	r3, [r3, #1]
 800defe:	3930      	subs	r1, #48	; 0x30
 800df00:	434d      	muls	r5, r1
 800df02:	3b30      	subs	r3, #48	; 0x30
 800df04:	18ed      	adds	r5, r5, r3
 800df06:	b2ab      	uxth	r3, r5
	tmp_ptr += 2;
 800df08:	1cd5      	adds	r5, r2, #3
	gps_data.latitude = atof(tmp_ptr) / 60 + tmp_latitude;
 800df0a:	0028      	movs	r0, r5
	uint16_t tmp_latitude = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800df0c:	9301      	str	r3, [sp, #4]
	gps_data.latitude = atof(tmp_ptr) / 60 + tmp_latitude;
 800df0e:	f7f9 f81f 	bl	8006f50 <atof>
 800df12:	2200      	movs	r2, #0
 800df14:	4b32      	ldr	r3, [pc, #200]	; (800dfe0 <GPS_Parser::update()+0x160>)
 800df16:	f7f7 fcb3 	bl	8005880 <__aeabi_ddiv>
 800df1a:	0006      	movs	r6, r0
 800df1c:	9801      	ldr	r0, [sp, #4]
 800df1e:	000f      	movs	r7, r1
 800df20:	f7f8 fee4 	bl	8006cec <__aeabi_i2d>
 800df24:	0002      	movs	r2, r0
 800df26:	000b      	movs	r3, r1
 800df28:	0030      	movs	r0, r6
 800df2a:	0039      	movs	r1, r7
 800df2c:	f7f7 f96c 	bl	8005208 <__aeabi_dadd>
 800df30:	002b      	movs	r3, r5
 800df32:	0a02      	lsrs	r2, r0, #8
 800df34:	7122      	strb	r2, [r4, #4]
 800df36:	0c02      	lsrs	r2, r0, #16
 800df38:	7162      	strb	r2, [r4, #5]
 800df3a:	0a0a      	lsrs	r2, r1, #8
 800df3c:	70e0      	strb	r0, [r4, #3]
 800df3e:	71e1      	strb	r1, [r4, #7]
 800df40:	0e00      	lsrs	r0, r0, #24
 800df42:	7222      	strb	r2, [r4, #8]
 800df44:	0c0a      	lsrs	r2, r1, #16
 800df46:	0e09      	lsrs	r1, r1, #24
 800df48:	71a0      	strb	r0, [r4, #6]
 800df4a:	7262      	strb	r2, [r4, #9]
 800df4c:	72a1      	strb	r1, [r4, #10]
	while(*tmp_ptr++);
 800df4e:	3301      	adds	r3, #1
 800df50:	1e5a      	subs	r2, r3, #1
 800df52:	7812      	ldrb	r2, [r2, #0]
 800df54:	2a00      	cmp	r2, #0
 800df56:	d1fa      	bne.n	800df4e <GPS_Parser::update()+0xce>

	gps_data.south_flag = (*tmp_ptr == 'S');
 800df58:	781a      	ldrb	r2, [r3, #0]
 800df5a:	3a53      	subs	r2, #83	; 0x53
 800df5c:	4251      	negs	r1, r2
 800df5e:	414a      	adcs	r2, r1
 800df60:	72e2      	strb	r2, [r4, #11]
 800df62:	001a      	movs	r2, r3
	while(*tmp_ptr++);
 800df64:	3301      	adds	r3, #1
 800df66:	1e59      	subs	r1, r3, #1
 800df68:	7809      	ldrb	r1, [r1, #0]
 800df6a:	2900      	cmp	r1, #0
 800df6c:	d1f9      	bne.n	800df62 <GPS_Parser::update()+0xe2>

	uint16_t tmp_longitude = (tmp_ptr[0] - '0') * 100 + (tmp_ptr[1] - '0') * 10 + (tmp_ptr[2] - '0');
 800df6e:	2564      	movs	r5, #100	; 0x64
 800df70:	7819      	ldrb	r1, [r3, #0]
 800df72:	3930      	subs	r1, #48	; 0x30
 800df74:	434d      	muls	r5, r1
 800df76:	7899      	ldrb	r1, [r3, #2]
 800df78:	3930      	subs	r1, #48	; 0x30
 800df7a:	186d      	adds	r5, r5, r1
 800df7c:	7859      	ldrb	r1, [r3, #1]
 800df7e:	230a      	movs	r3, #10
 800df80:	3930      	subs	r1, #48	; 0x30
 800df82:	434b      	muls	r3, r1
 800df84:	18ed      	adds	r5, r5, r3
 800df86:	b2ab      	uxth	r3, r5
	tmp_ptr += 3;
 800df88:	1d15      	adds	r5, r2, #4
	gps_data.longitude = atof(tmp_ptr) / 60 + tmp_longitude;
 800df8a:	0028      	movs	r0, r5
	uint16_t tmp_longitude = (tmp_ptr[0] - '0') * 100 + (tmp_ptr[1] - '0') * 10 + (tmp_ptr[2] - '0');
 800df8c:	9301      	str	r3, [sp, #4]
	gps_data.longitude = atof(tmp_ptr) / 60 + tmp_longitude;
 800df8e:	f7f8 ffdf 	bl	8006f50 <atof>
 800df92:	2200      	movs	r2, #0
 800df94:	4b12      	ldr	r3, [pc, #72]	; (800dfe0 <GPS_Parser::update()+0x160>)
 800df96:	f7f7 fc73 	bl	8005880 <__aeabi_ddiv>
 800df9a:	0006      	movs	r6, r0
 800df9c:	9801      	ldr	r0, [sp, #4]
 800df9e:	000f      	movs	r7, r1
 800dfa0:	f7f8 fea4 	bl	8006cec <__aeabi_i2d>
 800dfa4:	000b      	movs	r3, r1
 800dfa6:	0002      	movs	r2, r0
 800dfa8:	0039      	movs	r1, r7
 800dfaa:	0030      	movs	r0, r6
 800dfac:	f7f7 f92c 	bl	8005208 <__aeabi_dadd>
 800dfb0:	002b      	movs	r3, r5
 800dfb2:	60e0      	str	r0, [r4, #12]
 800dfb4:	6121      	str	r1, [r4, #16]
	while(*tmp_ptr++);
 800dfb6:	3301      	adds	r3, #1
 800dfb8:	1e5a      	subs	r2, r3, #1
 800dfba:	7812      	ldrb	r2, [r2, #0]
 800dfbc:	2a00      	cmp	r2, #0
 800dfbe:	d1fa      	bne.n	800dfb6 <GPS_Parser::update()+0x136>

	gps_data.west_flag = (*tmp_ptr == 'W');
 800dfc0:	781a      	ldrb	r2, [r3, #0]
 800dfc2:	3a57      	subs	r2, #87	; 0x57
 800dfc4:	4251      	negs	r1, r2
 800dfc6:	414a      	adcs	r2, r1
 800dfc8:	7522      	strb	r2, [r4, #20]
	while(*tmp_ptr++);
 800dfca:	3301      	adds	r3, #1
 800dfcc:	1e5a      	subs	r2, r3, #1
 800dfce:	7812      	ldrb	r2, [r2, #0]
 800dfd0:	2a00      	cmp	r2, #0
 800dfd2:	d1fa      	bne.n	800dfca <GPS_Parser::update()+0x14a>

	gps_data.position_fix_flag = (*tmp_ptr != '0');
 800dfd4:	781b      	ldrb	r3, [r3, #0]
 800dfd6:	3b30      	subs	r3, #48	; 0x30
 800dfd8:	1e5a      	subs	r2, r3, #1
 800dfda:	4193      	sbcs	r3, r2
 800dfdc:	7563      	strb	r3, [r4, #21]
	while(*tmp_ptr++);

	// printf("%f %c, %f %c, %d\n", gps_data.latitude, (gps_data.south_flag ? 'S' : 'N'), gps_data.longitude, (gps_data.west_flag ? 'W' : 'E'), gps_data.position_fix_flag);
 800dfde:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800dfe0:	404e0000 	.word	0x404e0000

0800dfe4 <GPS_Parser::set_Data(unsigned char)>:
{
 800dfe4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(data == start_char)
 800dfe6:	7e03      	ldrb	r3, [r0, #24]
{
 800dfe8:	0004      	movs	r4, r0
 800dfea:	1c46      	adds	r6, r0, #1
	if(data == start_char)
 800dfec:	428b      	cmp	r3, r1
 800dfee:	d104      	bne.n	800dffa <GPS_Parser::set_Data(unsigned char)+0x16>
		id_buffer_count = 0;
 800dff0:	2300      	movs	r3, #0
 800dff2:	3429      	adds	r4, #41	; 0x29
 800dff4:	7023      	strb	r3, [r4, #0]
			gngga_start_flag = true;
 800dff6:	77f3      	strb	r3, [r6, #31]
}
 800dff8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	if(!gngga_start_flag)
 800dffa:	7ff3      	ldrb	r3, [r6, #31]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d114      	bne.n	800e02a <GPS_Parser::set_Data(unsigned char)+0x46>
		id_buffer[id_buffer_count++] = data;
 800e000:	3029      	adds	r0, #41	; 0x29
 800e002:	7803      	ldrb	r3, [r0, #0]
 800e004:	1c5a      	adds	r2, r3, #1
 800e006:	18e3      	adds	r3, r4, r3
 800e008:	3302      	adds	r3, #2
 800e00a:	b2d2      	uxtb	r2, r2
 800e00c:	7002      	strb	r2, [r0, #0]
 800e00e:	77d9      	strb	r1, [r3, #31]
		if(data != token) return;
 800e010:	7da3      	ldrb	r3, [r4, #22]
 800e012:	428b      	cmp	r3, r1
 800e014:	d1f0      	bne.n	800dff8 <GPS_Parser::set_Data(unsigned char)+0x14>
		if(!strncmp((char*)id_buffer, gngga_id, id_buffer_count))
 800e016:	69e1      	ldr	r1, [r4, #28]
 800e018:	3808      	subs	r0, #8
 800e01a:	f7fa fa25 	bl	8008468 <strncmp>
 800e01e:	2800      	cmp	r0, #0
 800e020:	d1ea      	bne.n	800dff8 <GPS_Parser::set_Data(unsigned char)+0x14>
			data_buffer_count = 0;
 800e022:	34aa      	adds	r4, #170	; 0xaa
			gngga_start_flag = true;
 800e024:	2301      	movs	r3, #1
			data_buffer_count = 0;
 800e026:	7020      	strb	r0, [r4, #0]
			gngga_start_flag = true;
 800e028:	e7e5      	b.n	800dff6 <GPS_Parser::set_Data(unsigned char)+0x12>
	data_buffer[data_buffer_count++] = data;
 800e02a:	0003      	movs	r3, r0
 800e02c:	33aa      	adds	r3, #170	; 0xaa
 800e02e:	9300      	str	r3, [sp, #0]
 800e030:	781a      	ldrb	r2, [r3, #0]
 800e032:	9800      	ldr	r0, [sp, #0]
 800e034:	1c53      	adds	r3, r2, #1
 800e036:	18a2      	adds	r2, r4, r2
 800e038:	322a      	adds	r2, #42	; 0x2a
 800e03a:	b2db      	uxtb	r3, r3
 800e03c:	7003      	strb	r3, [r0, #0]
 800e03e:	7011      	strb	r1, [r2, #0]
	if(data == checksum_token) { checksum_start_index = data_buffer_count; }
 800e040:	7de2      	ldrb	r2, [r4, #23]
 800e042:	428a      	cmp	r2, r1
 800e044:	d102      	bne.n	800e04c <GPS_Parser::set_Data(unsigned char)+0x68>
 800e046:	0022      	movs	r2, r4
 800e048:	32ab      	adds	r2, #171	; 0xab
 800e04a:	7013      	strb	r3, [r2, #0]
	if(data != '\n') return;
 800e04c:	290a      	cmp	r1, #10
 800e04e:	d1d3      	bne.n	800dff8 <GPS_Parser::set_Data(unsigned char)+0x14>
	data_buffer[data_buffer_count -1] = 0;
 800e050:	2500      	movs	r5, #0
	data_buffer[checksum_start_index - 1] = 0;
 800e052:	0027      	movs	r7, r4
	data_buffer[data_buffer_count -1] = 0;
 800e054:	18e3      	adds	r3, r4, r3
 800e056:	3329      	adds	r3, #41	; 0x29
 800e058:	701d      	strb	r5, [r3, #0]
	data_buffer[checksum_start_index - 1] = 0;
 800e05a:	37ab      	adds	r7, #171	; 0xab
 800e05c:	783b      	ldrb	r3, [r7, #0]
	uint8_t checksum = get_XOR_Checksum(id_buffer, id_buffer_count, 0x00);
 800e05e:	0020      	movs	r0, r4
	data_buffer[checksum_start_index - 1] = 0;
 800e060:	18e3      	adds	r3, r4, r3
 800e062:	3329      	adds	r3, #41	; 0x29
 800e064:	701d      	strb	r5, [r3, #0]
	gngga_start_flag = false;
 800e066:	77f5      	strb	r5, [r6, #31]
	uint8_t checksum = get_XOR_Checksum(id_buffer, id_buffer_count, 0x00);
 800e068:	0026      	movs	r6, r4
 800e06a:	3629      	adds	r6, #41	; 0x29
 800e06c:	002a      	movs	r2, r5
 800e06e:	7831      	ldrb	r1, [r6, #0]
 800e070:	3021      	adds	r0, #33	; 0x21
 800e072:	f7ff fb6d 	bl	800d750 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800e076:	0002      	movs	r2, r0
	checksum = get_XOR_Checksum(data_buffer, checksum_start_index, checksum);
 800e078:	0020      	movs	r0, r4
 800e07a:	7839      	ldrb	r1, [r7, #0]
 800e07c:	302a      	adds	r0, #42	; 0x2a
 800e07e:	f7ff fb67 	bl	800d750 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800e082:	9001      	str	r0, [sp, #4]
	char *checksum_ptr = (char*)&data_buffer[checksum_start_index];
 800e084:	7838      	ldrb	r0, [r7, #0]
	uint8_t checksum_value = strtol(checksum_ptr, NULL, 16);
 800e086:	2210      	movs	r2, #16
	char *checksum_ptr = (char*)&data_buffer[checksum_start_index];
 800e088:	302a      	adds	r0, #42	; 0x2a
	uint8_t checksum_value = strtol(checksum_ptr, NULL, 16);
 800e08a:	0029      	movs	r1, r5
	char *checksum_ptr = (char*)&data_buffer[checksum_start_index];
 800e08c:	1820      	adds	r0, r4, r0
	uint8_t checksum_value = strtol(checksum_ptr, NULL, 16);
 800e08e:	f7fb fb7f 	bl	8009790 <strtol>
	if(checksum != checksum_value)
 800e092:	9b01      	ldr	r3, [sp, #4]
 800e094:	b2c0      	uxtb	r0, r0
 800e096:	4283      	cmp	r3, r0
 800e098:	d003      	beq.n	800e0a2 <GPS_Parser::set_Data(unsigned char)+0xbe>
		data_buffer_count = 0;
 800e09a:	9b00      	ldr	r3, [sp, #0]
		id_buffer_count = 0;
 800e09c:	7035      	strb	r5, [r6, #0]
		data_buffer_count = 0;
 800e09e:	701d      	strb	r5, [r3, #0]
		return;
 800e0a0:	e7aa      	b.n	800dff8 <GPS_Parser::set_Data(unsigned char)+0x14>
	update();
 800e0a2:	0020      	movs	r0, r4
 800e0a4:	f7ff feec 	bl	800de80 <GPS_Parser::update()>
 800e0a8:	e7a6      	b.n	800dff8 <GPS_Parser::set_Data(unsigned char)+0x14>

0800e0aa <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:
    return len;
}
#endif

uint8_t Received_Packet_Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800e0aa:	b570      	push	{r4, r5, r6, lr}
 800e0ac:	0005      	movs	r5, r0
 800e0ae:	000e      	movs	r6, r1
 800e0b0:	0014      	movs	r4, r2
	uint8_t handler_ret = 2;
	switch(get_Interface_Board_Type())
 800e0b2:	f7ff f965 	bl	800d380 <get_Interface_Board_Type()>
 800e0b6:	2800      	cmp	r0, #0
 800e0b8:	d01b      	beq.n	800e0f2 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x48>
 800e0ba:	2801      	cmp	r0, #1
 800e0bc:	d106      	bne.n	800e0cc <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x22>
	{
		case INTERFACE_BOARD_TYPE::CONTROL:
			handler_ret = Control_Interface_Board::Received_Packet_Handler(manager, request, response);
 800e0be:	0022      	movs	r2, r4
 800e0c0:	0031      	movs	r1, r6
 800e0c2:	0028      	movs	r0, r5
 800e0c4:	f7ff fcee 	bl	800daa4 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>

		case INTERFACE_BOARD_TYPE::SENSOR:
			handler_ret = Sensor_Interface_Board::Received_Packet_Handler(manager, request, response);
			break;
	}
	if(handler_ret == 2) { handler_ret = Firmware_Manager::Received_Packet_Handler(manager, request, response); }
 800e0c8:	2802      	cmp	r0, #2
 800e0ca:	d118      	bne.n	800e0fe <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x54>
 800e0cc:	0022      	movs	r2, r4
 800e0ce:	0031      	movs	r1, r6
 800e0d0:	0028      	movs	r0, r5
 800e0d2:	f7ff fdcd 	bl	800dc70 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>
	if(handler_ret == 2) { handler_ret = OnBoard_Packet_Handler::Handler(manager, request, response); }
 800e0d6:	2802      	cmp	r0, #2
 800e0d8:	d111      	bne.n	800e0fe <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x54>
 800e0da:	0022      	movs	r2, r4
 800e0dc:	0031      	movs	r1, r6
 800e0de:	0028      	movs	r0, r5
 800e0e0:	f000 f9ce 	bl	800e480 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>

	switch(handler_ret)
 800e0e4:	2801      	cmp	r0, #1
 800e0e6:	d00c      	beq.n	800e102 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x58>
 800e0e8:	3802      	subs	r0, #2
 800e0ea:	4243      	negs	r3, r0
 800e0ec:	4158      	adcs	r0, r3
			return 1;

		default:
			break;
	}
	return 0;
 800e0ee:	b2c0      	uxtb	r0, r0
}
 800e0f0:	bd70      	pop	{r4, r5, r6, pc}
			handler_ret = Sensor_Interface_Board::Received_Packet_Handler(manager, request, response);
 800e0f2:	0022      	movs	r2, r4
 800e0f4:	0031      	movs	r1, r6
 800e0f6:	0028      	movs	r0, r5
 800e0f8:	f000 ff1e 	bl	800ef38 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>
			break;
 800e0fc:	e7e4      	b.n	800e0c8 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e>
	switch(handler_ret)
 800e0fe:	2801      	cmp	r0, #1
 800e100:	d101      	bne.n	800e106 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x5c>
			response.header.command = Protocol::COMMAND::REQUEST_FAILED;
 800e102:	2323      	movs	r3, #35	; 0x23
 800e104:	7063      	strb	r3, [r4, #1]
	switch(handler_ret)
 800e106:	2000      	movs	r0, #0
 800e108:	e7f2      	b.n	800e0f0 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x46>
	...

0800e10c <HAL_UART_RxCpltCallback>:
	if(huart->Instance == USART1)
 800e10c:	4b1b      	ldr	r3, [pc, #108]	; (800e17c <HAL_UART_RxCpltCallback+0x70>)
 800e10e:	6802      	ldr	r2, [r0, #0]
{
 800e110:	b510      	push	{r4, lr}
 800e112:	0004      	movs	r4, r0
	if(huart->Instance == USART1)
 800e114:	429a      	cmp	r2, r3
 800e116:	d109      	bne.n	800e12c <HAL_UART_RxCpltCallback+0x20>
		set_UART_Receive_Start(0);
 800e118:	2000      	movs	r0, #0
 800e11a:	f7ff f8f5 	bl	800d308 <set_UART_Receive_Start(unsigned char)>
		manager.set_Received_Data(get_UART_Received_Byte(0));
 800e11e:	2000      	movs	r0, #0
 800e120:	f7ff f948 	bl	800d3b4 <get_UART_Received_Byte(unsigned char)>
 800e124:	0001      	movs	r1, r0
 800e126:	4816      	ldr	r0, [pc, #88]	; (800e180 <HAL_UART_RxCpltCallback+0x74>)
 800e128:	f000 fa6e 	bl	800e608 <Packet_Manager::set_Received_Data(unsigned char)>
	if(huart->Instance == USART2)
 800e12c:	6823      	ldr	r3, [r4, #0]
 800e12e:	4a15      	ldr	r2, [pc, #84]	; (800e184 <HAL_UART_RxCpltCallback+0x78>)
 800e130:	4293      	cmp	r3, r2
 800e132:	d108      	bne.n	800e146 <HAL_UART_RxCpltCallback+0x3a>
		set_UART_Receive_Start(1);
 800e134:	2001      	movs	r0, #1
 800e136:	f7ff f8e7 	bl	800d308 <set_UART_Receive_Start(unsigned char)>
		OnBoard_Packet_Handler::set_GPS_Data(get_UART_Received_Byte(1));
 800e13a:	2001      	movs	r0, #1
 800e13c:	f7ff f93a 	bl	800d3b4 <get_UART_Received_Byte(unsigned char)>
 800e140:	f000 f996 	bl	800e470 <OnBoard_Packet_Handler::set_GPS_Data(unsigned char)>
}
 800e144:	bd10      	pop	{r4, pc}
	else if(huart->Instance == USART3)
 800e146:	4a10      	ldr	r2, [pc, #64]	; (800e188 <HAL_UART_RxCpltCallback+0x7c>)
 800e148:	4293      	cmp	r3, r2
 800e14a:	d10a      	bne.n	800e162 <HAL_UART_RxCpltCallback+0x56>
		set_UART_Receive_Start(2);
 800e14c:	2002      	movs	r0, #2
 800e14e:	f7ff f8db 	bl	800d308 <set_UART_Receive_Start(unsigned char)>
		auto data = get_UART_Received_Byte(2);
 800e152:	2002      	movs	r0, #2
 800e154:	f7ff f92e 	bl	800d3b4 <get_UART_Received_Byte(unsigned char)>
 800e158:	0001      	movs	r1, r0
		Sensor_Interface_Board::set_Interface_RX_Data(1, data);
 800e15a:	2001      	movs	r0, #1
		Sensor_Interface_Board::set_Interface_RX_Data(0, data);
 800e15c:	f000 fdb8 	bl	800ecd0 <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)>
}
 800e160:	e7f0      	b.n	800e144 <HAL_UART_RxCpltCallback+0x38>
	else if(huart->Instance == USART5)
 800e162:	4a0a      	ldr	r2, [pc, #40]	; (800e18c <HAL_UART_RxCpltCallback+0x80>)
 800e164:	4293      	cmp	r3, r2
 800e166:	d1ed      	bne.n	800e144 <HAL_UART_RxCpltCallback+0x38>
		set_UART_Receive_Start(3);
 800e168:	2003      	movs	r0, #3
 800e16a:	f7ff f8cd 	bl	800d308 <set_UART_Receive_Start(unsigned char)>
		auto data = get_UART_Received_Byte(3);
 800e16e:	2003      	movs	r0, #3
 800e170:	f7ff f920 	bl	800d3b4 <get_UART_Received_Byte(unsigned char)>
 800e174:	0001      	movs	r1, r0
		Sensor_Interface_Board::set_Interface_RX_Data(0, data);
 800e176:	2000      	movs	r0, #0
 800e178:	e7f0      	b.n	800e15c <HAL_UART_RxCpltCallback+0x50>
 800e17a:	46c0      	nop			; (mov r8, r8)
 800e17c:	40013800 	.word	0x40013800
 800e180:	20000cc0 	.word	0x20000cc0
 800e184:	40004400 	.word	0x40004400
 800e188:	40004800 	.word	0x40004800
 800e18c:	40005000 	.word	0x40005000

0800e190 <main>:
	}

}

int main()
{
 800e190:	b573      	push	{r0, r1, r4, r5, r6, lr}
#ifndef STDOUT_TO_UART_ENABLE
	SEGGER_RTT_Init();
 800e192:	f004 fad7 	bl	8012744 <SEGGER_RTT_Init>
	setbuf(stdout, NULL);
 800e196:	4b40      	ldr	r3, [pc, #256]	; (800e298 <main+0x108>)
 800e198:	2100      	movs	r1, #0
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	6898      	ldr	r0, [r3, #8]
 800e19e:	f7f9 ff0d 	bl	8007fbc <setbuf>
#endif

	HAL_Init();
 800e1a2:	f001 fbef 	bl	800f984 <HAL_Init>
	init_Clock();
 800e1a6:	f7fe ff37 	bl	800d018 <init_Clock()>
	init_GPIO();
 800e1aa:	f7ff f987 	bl	800d4bc <init_GPIO()>
	init_DAC();
 800e1ae:	f7fe ffb3 	bl	800d118 <init_DAC()>
	init_I2C();
 800e1b2:	f7fe ffdb 	bl	800d16c <init_I2C()>
	init_UART();
 800e1b6:	f7ff f80d 	bl	800d1d4 <init_UART()>
#ifndef DEBUG
	init_Watchdog();
#endif
	uint64_t serial_number = HAL_GetUIDw1();
 800e1ba:	f001 fc21 	bl	800fa00 <HAL_GetUIDw1>
 800e1be:	0004      	movs	r4, r0
	serial_number <<= 32;
	serial_number |= HAL_GetUIDw0();
 800e1c0:	f001 fc18 	bl	800f9f4 <HAL_GetUIDw0>
 800e1c4:	0006      	movs	r6, r0
	manager.init(get_UART_Handle(0), serial_number, Received_Packet_Handler);
 800e1c6:	2000      	movs	r0, #0
 800e1c8:	f7ff f8ca 	bl	800d360 <get_UART_Handle(unsigned char)>
 800e1cc:	4b33      	ldr	r3, [pc, #204]	; (800e29c <main+0x10c>)
 800e1ce:	4d34      	ldr	r5, [pc, #208]	; (800e2a0 <main+0x110>)
 800e1d0:	0001      	movs	r1, r0
 800e1d2:	0032      	movs	r2, r6
 800e1d4:	0028      	movs	r0, r5
 800e1d6:	9300      	str	r3, [sp, #0]
 800e1d8:	0023      	movs	r3, r4
 800e1da:	f000 f99f 	bl	800e51c <Packet_Manager::init(__UART_HandleTypeDef*, unsigned long long, unsigned char (*)(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&))>
	printf("SmartFarm ST32 %s - %s\n", VERSION, COMMIT_HASH);
 800e1de:	4a31      	ldr	r2, [pc, #196]	; (800e2a4 <main+0x114>)
 800e1e0:	4931      	ldr	r1, [pc, #196]	; (800e2a8 <main+0x118>)
 800e1e2:	4832      	ldr	r0, [pc, #200]	; (800e2ac <main+0x11c>)
 800e1e4:	f7f9 fe44 	bl	8007e70 <iprintf>
	printf("System Clock: %ldMhz, Node SN (HEX): %08lX%08lX\n",  (HAL_RCC_GetSysClockFreq() / 1000000), (uint32_t)(serial_number >> 32), (uint32_t)(serial_number));
 800e1e8:	f002 fdf6 	bl	8010dd8 <HAL_RCC_GetSysClockFreq>
 800e1ec:	4930      	ldr	r1, [pc, #192]	; (800e2b0 <main+0x120>)
 800e1ee:	f7f5 fdfb 	bl	8003de8 <__udivsi3>
 800e1f2:	0033      	movs	r3, r6
 800e1f4:	0022      	movs	r2, r4
 800e1f6:	0001      	movs	r1, r0
 800e1f8:	482e      	ldr	r0, [pc, #184]	; (800e2b4 <main+0x124>)
 800e1fa:	f7f9 fe39 	bl	8007e70 <iprintf>

	printf("System Configuration Vaild Status: %d\n", SystemConfig::get_Valid_Status());
 800e1fe:	f001 f989 	bl	800f514 <SystemConfig::get_Valid_Status()>
 800e202:	0001      	movs	r1, r0
 800e204:	482c      	ldr	r0, [pc, #176]	; (800e2b8 <main+0x128>)
 800e206:	f7f9 fe33 	bl	8007e70 <iprintf>

	set_GPS_Reset(false);
 800e20a:	2000      	movs	r0, #0
 800e20c:	f7ff fa36 	bl	800d67c <set_GPS_Reset(bool)>
	set_UART_Receive_Start(0);
 800e210:	2000      	movs	r0, #0
 800e212:	f7ff f879 	bl	800d308 <set_UART_Receive_Start(unsigned char)>
	set_UART_Receive_Start(1);
 800e216:	2001      	movs	r0, #1
 800e218:	f7ff f876 	bl	800d308 <set_UART_Receive_Start(unsigned char)>

	if(get_Interface_Board_Type() == INTERFACE_BOARD_TYPE::CONTROL)
 800e21c:	f7ff f8b0 	bl	800d380 <get_Interface_Board_Type()>
 800e220:	2801      	cmp	r0, #1
 800e222:	d111      	bne.n	800e248 <main+0xb8>
	{
		printf("Control Interface Board Connected, Version: %d\n", get_Interface_Board_Version());
 800e224:	f7ff f8b2 	bl	800d38c <get_Interface_Board_Version()>
 800e228:	0001      	movs	r1, r0
 800e22a:	4824      	ldr	r0, [pc, #144]	; (800e2bc <main+0x12c>)
 800e22c:	f7f9 fe20 	bl	8007e70 <iprintf>
		Control_Interface_Board::init();
 800e230:	f7ff fa9a 	bl	800d768 <Control_Interface_Board::init()>
	{
		printf("Sensor Interface Board Connected, Version: %d\n", get_Interface_Board_Version());
		Sensor_Interface_Board::init();
	}

	set_LED_Driver_Enable(true);
 800e234:	2001      	movs	r0, #1
 800e236:	f7ff f8f1 	bl	800d41c <set_LED_Driver_Enable(bool)>
	while(1)
	{
#ifndef DEBUG
		set_Watchdog_Timer_Reset();
#endif
		if(SystemConfig::get_Reset_Request_Flag())
 800e23a:	f001 f975 	bl	800f528 <SystemConfig::get_Reset_Request_Flag()>
 800e23e:	2800      	cmp	r0, #0
 800e240:	d00b      	beq.n	800e25a <main+0xca>
		{
			init_Watchdog();
 800e242:	f7ff f84b 	bl	800d2dc <init_Watchdog()>
			while(1); //Wait For Reset by WDT
 800e246:	e7fe      	b.n	800e246 <main+0xb6>
		printf("Sensor Interface Board Connected, Version: %d\n", get_Interface_Board_Version());
 800e248:	f7ff f8a0 	bl	800d38c <get_Interface_Board_Version()>
 800e24c:	0001      	movs	r1, r0
 800e24e:	481c      	ldr	r0, [pc, #112]	; (800e2c0 <main+0x130>)
 800e250:	f7f9 fe0e 	bl	8007e70 <iprintf>
		Sensor_Interface_Board::init();
 800e254:	f000 fc38 	bl	800eac8 <Sensor_Interface_Board::init()>
 800e258:	e7ec      	b.n	800e234 <main+0xa4>
		}

		update_Status_LED();
 800e25a:	f7ff fa2b 	bl	800d6b4 <update_Status_LED()>
		manager.update_Received_Packet();
 800e25e:	0028      	movs	r0, r5
 800e260:	f000 f992 	bl	800e588 <Packet_Manager::update_Received_Packet()>
		manager.update_Transmit_Packet();
 800e264:	0028      	movs	r0, r5
 800e266:	f000 fa6d 	bl	800e744 <Packet_Manager::update_Transmit_Packet()>
		switch(get_Interface_Board_Type())
 800e26a:	f7ff f889 	bl	800d380 <get_Interface_Board_Type()>
 800e26e:	2800      	cmp	r0, #0
 800e270:	d00e      	beq.n	800e290 <main+0x100>
 800e272:	2801      	cmp	r0, #1
 800e274:	d107      	bne.n	800e286 <main+0xf6>
		{
			case INTERFACE_BOARD_TYPE::CONTROL:
				Control_Interface_Board::update_DO_Status();
 800e276:	f7ff fb8d 	bl	800d994 <Control_Interface_Board::update_DO_Status()>
				Control_Interface_Board::update_DI_Status();
 800e27a:	f7ff fb6d 	bl	800d958 <Control_Interface_Board::update_DI_Status()>
				Control_Interface_Board::update_Manual_Switch_Status();
 800e27e:	f7ff fbd3 	bl	800da28 <Control_Interface_Board::update_Manual_Switch_Status()>
				Control_Interface_Board::update_ADC_Value();
 800e282:	f7ff fb61 	bl	800d948 <Control_Interface_Board::update_ADC_Value()>

		}
#ifdef STATUS_TEST_LOOP_ENABLE
		update_Test_Loop();
#endif
	Switch_Fan_init();
 800e286:	f001 f915 	bl	800f4b4 <Switch_Fan_init()>
	Switch_Fan();
 800e28a:	f001 f923 	bl	800f4d4 <Switch_Fan()>
		if(SystemConfig::get_Reset_Request_Flag())
 800e28e:	e7d4      	b.n	800e23a <main+0xaa>
				Sensor_Interface_Board::update_ADC_Value();
 800e290:	f000 fe24 	bl	800eedc <Sensor_Interface_Board::update_ADC_Value()>
				break;
 800e294:	e7f7      	b.n	800e286 <main+0xf6>
 800e296:	46c0      	nop			; (mov r8, r8)
 800e298:	20000004 	.word	0x20000004
 800e29c:	0800e0ab 	.word	0x0800e0ab
 800e2a0:	20000cc0 	.word	0x20000cc0
 800e2a4:	080130a6 	.word	0x080130a6
 800e2a8:	080130a7 	.word	0x080130a7
 800e2ac:	080130ae 	.word	0x080130ae
 800e2b0:	000f4240 	.word	0x000f4240
 800e2b4:	080130c6 	.word	0x080130c6
 800e2b8:	080130f7 	.word	0x080130f7
 800e2bc:	0801311e 	.word	0x0801311e
 800e2c0:	0801314e 	.word	0x0801314e

0800e2c4 <_GLOBAL__sub_I_uart_test_message>:

#include <stdint.h>
#include <protocol.h>
#include <board_io.h>

class Packet_Manager
 800e2c4:	2182      	movs	r1, #130	; 0x82
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	4b03      	ldr	r3, [pc, #12]	; (800e2d8 <_GLOBAL__sub_I_uart_test_message+0x14>)
 800e2ca:	0089      	lsls	r1, r1, #2
 800e2cc:	545a      	strb	r2, [r3, r1]
 800e2ce:	3110      	adds	r1, #16
 800e2d0:	801a      	strh	r2, [r3, #0]
 800e2d2:	709a      	strb	r2, [r3, #2]
 800e2d4:	505a      	str	r2, [r3, r1]
	}
 800e2d6:	4770      	bx	lr
 800e2d8:	20000cc0 	.word	0x20000cc0

0800e2dc <MXC6655::get_Value(MXC6655::Value*)>:
 */

#include <mxc6655.h>

uint8_t MXC6655::get_Value(Value *output)
{
 800e2dc:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t read_start_address = 0x03;
 800e2de:	270f      	movs	r7, #15
 800e2e0:	2303      	movs	r3, #3
{
 800e2e2:	0006      	movs	r6, r0
	uint8_t rx_buffer[6] = {};
 800e2e4:	2000      	movs	r0, #0
{
 800e2e6:	b087      	sub	sp, #28
	uint8_t read_start_address = 0x03;
 800e2e8:	446f      	add	r7, sp
	uint8_t rx_buffer[6] = {};
 800e2ea:	ad04      	add	r5, sp, #16
{
 800e2ec:	000c      	movs	r4, r1
	uint8_t read_start_address = 0x03;
 800e2ee:	703b      	strb	r3, [r7, #0]
	uint8_t rx_buffer[6] = {};
 800e2f0:	9004      	str	r0, [sp, #16]
 800e2f2:	80a8      	strh	r0, [r5, #4]

	if(HAL_I2C_Master_Transmit(get_I2C_Handle(0), target_address, &read_start_address, 1, 100) != HAL_OK)
 800e2f4:	f7ff f828 	bl	800d348 <get_I2C_Handle(unsigned char)>
 800e2f8:	2364      	movs	r3, #100	; 0x64
 800e2fa:	7931      	ldrb	r1, [r6, #4]
 800e2fc:	003a      	movs	r2, r7
 800e2fe:	9300      	str	r3, [sp, #0]
 800e300:	3b63      	subs	r3, #99	; 0x63
 800e302:	f002 f8ef 	bl	80104e4 <HAL_I2C_Master_Transmit>
 800e306:	2800      	cmp	r0, #0
 800e308:	d007      	beq.n	800e31a <MXC6655::get_Value(MXC6655::Value*)+0x3e>
	{
		printf("%s: ERROR\n", __FUNCTION__);
 800e30a:	4920      	ldr	r1, [pc, #128]	; (800e38c <MXC6655::get_Value(MXC6655::Value*)+0xb0>)
 800e30c:	4820      	ldr	r0, [pc, #128]	; (800e390 <MXC6655::get_Value(MXC6655::Value*)+0xb4>)
 800e30e:	f7f9 fdaf 	bl	8007e70 <iprintf>
		return 1;
 800e312:	2601      	movs	r6, #1
				output->z_g = value_g;
				break;
		}
	}
	return 0;
}
 800e314:	0030      	movs	r0, r6
 800e316:	b007      	add	sp, #28
 800e318:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(HAL_I2C_Master_Receive(get_I2C_Handle(0), target_address, rx_buffer, sizeof(rx_buffer), 100) != HAL_OK)
 800e31a:	f7ff f815 	bl	800d348 <get_I2C_Handle(unsigned char)>
 800e31e:	2364      	movs	r3, #100	; 0x64
 800e320:	7931      	ldrb	r1, [r6, #4]
 800e322:	002a      	movs	r2, r5
 800e324:	9300      	str	r3, [sp, #0]
 800e326:	3b5e      	subs	r3, #94	; 0x5e
 800e328:	f002 f984 	bl	8010634 <HAL_I2C_Master_Receive>
 800e32c:	1e06      	subs	r6, r0, #0
 800e32e:	d1ec      	bne.n	800e30a <MXC6655::get_Value(MXC6655::Value*)+0x2e>
		float value_g = (float)((int16_t)value) / 1024;
 800e330:	8828      	ldrh	r0, [r5, #0]
 800e332:	bac0      	revsh	r0, r0
 800e334:	f7f6 fed8 	bl	80050e8 <__aeabi_i2f>
 800e338:	21ea      	movs	r1, #234	; 0xea
 800e33a:	0589      	lsls	r1, r1, #22
 800e33c:	f7f6 fbca 	bl	8004ad4 <__aeabi_fmul>
				output->x_g = value_g;
 800e340:	0a03      	lsrs	r3, r0, #8
 800e342:	7020      	strb	r0, [r4, #0]
 800e344:	7063      	strb	r3, [r4, #1]
 800e346:	0c03      	lsrs	r3, r0, #16
 800e348:	0e00      	lsrs	r0, r0, #24
 800e34a:	70e0      	strb	r0, [r4, #3]
		float value_g = (float)((int16_t)value) / 1024;
 800e34c:	8868      	ldrh	r0, [r5, #2]
				output->x_g = value_g;
 800e34e:	70a3      	strb	r3, [r4, #2]
		float value_g = (float)((int16_t)value) / 1024;
 800e350:	bac0      	revsh	r0, r0
 800e352:	f7f6 fec9 	bl	80050e8 <__aeabi_i2f>
 800e356:	21ea      	movs	r1, #234	; 0xea
 800e358:	0589      	lsls	r1, r1, #22
 800e35a:	f7f6 fbbb 	bl	8004ad4 <__aeabi_fmul>
				output->y_g = value_g;
 800e35e:	0a03      	lsrs	r3, r0, #8
 800e360:	7120      	strb	r0, [r4, #4]
 800e362:	7163      	strb	r3, [r4, #5]
 800e364:	0c03      	lsrs	r3, r0, #16
 800e366:	0e00      	lsrs	r0, r0, #24
 800e368:	71e0      	strb	r0, [r4, #7]
		float value_g = (float)((int16_t)value) / 1024;
 800e36a:	88a8      	ldrh	r0, [r5, #4]
				output->y_g = value_g;
 800e36c:	71a3      	strb	r3, [r4, #6]
		float value_g = (float)((int16_t)value) / 1024;
 800e36e:	bac0      	revsh	r0, r0
 800e370:	f7f6 feba 	bl	80050e8 <__aeabi_i2f>
 800e374:	21ea      	movs	r1, #234	; 0xea
 800e376:	0589      	lsls	r1, r1, #22
 800e378:	f7f6 fbac 	bl	8004ad4 <__aeabi_fmul>
				output->z_g = value_g;
 800e37c:	0a03      	lsrs	r3, r0, #8
 800e37e:	7220      	strb	r0, [r4, #8]
 800e380:	7263      	strb	r3, [r4, #9]
 800e382:	0c03      	lsrs	r3, r0, #16
 800e384:	0e00      	lsrs	r0, r0, #24
 800e386:	72a3      	strb	r3, [r4, #10]
 800e388:	72e0      	strb	r0, [r4, #11]
	for(uint8_t i = 0; i < (sizeof(rx_buffer) / 2); i++)
 800e38a:	e7c3      	b.n	800e314 <MXC6655::get_Value(MXC6655::Value*)+0x38>
 800e38c:	0801317d 	.word	0x0801317d
 800e390:	080132f1 	.word	0x080132f1

0800e394 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)>:

uint8_t MXC6655::get_Angular_Displacement(Angular_Displacement *output)
{
 800e394:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e396:	b087      	sub	sp, #28
 800e398:	000c      	movs	r4, r1
 800e39a:	0005      	movs	r5, r0
	Value value = {};
 800e39c:	220c      	movs	r2, #12
 800e39e:	2100      	movs	r1, #0
 800e3a0:	a803      	add	r0, sp, #12
 800e3a2:	f7f8 fe69 	bl	8007078 <memset>
	if(!output || get_Value(&value)) return 1;
 800e3a6:	2c00      	cmp	r4, #0
 800e3a8:	d103      	bne.n	800e3b2 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0x1e>
 800e3aa:	2501      	movs	r5, #1

	output->roll = 180 * atan2(value.y_g, sqrt(value.x_g*value.x_g + value.z_g*value.z_g)) / M_PI;
	output->pitch = 180 * atan2(value.x_g, sqrt(value.y_g*value.y_g + value.z_g*value.z_g)) / M_PI;

	return 0;
}
 800e3ac:	0028      	movs	r0, r5
 800e3ae:	b007      	add	sp, #28
 800e3b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(!output || get_Value(&value)) return 1;
 800e3b2:	0028      	movs	r0, r5
 800e3b4:	a903      	add	r1, sp, #12
 800e3b6:	f7ff ff91 	bl	800e2dc <MXC6655::get_Value(MXC6655::Value*)>
 800e3ba:	1e05      	subs	r5, r0, #0
 800e3bc:	d1f5      	bne.n	800e3aa <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0x16>
	output->roll = 180 * atan2(value.y_g, sqrt(value.x_g*value.x_g + value.z_g*value.z_g)) / M_PI;
 800e3be:	9b04      	ldr	r3, [sp, #16]
 800e3c0:	9f05      	ldr	r7, [sp, #20]
 800e3c2:	9301      	str	r3, [sp, #4]
 800e3c4:	9b03      	ldr	r3, [sp, #12]
 800e3c6:	1c19      	adds	r1, r3, #0
 800e3c8:	1c18      	adds	r0, r3, #0
 800e3ca:	9300      	str	r3, [sp, #0]
 800e3cc:	f7f6 fb82 	bl	8004ad4 <__aeabi_fmul>
 800e3d0:	1c39      	adds	r1, r7, #0
 800e3d2:	1c06      	adds	r6, r0, #0
 800e3d4:	1c38      	adds	r0, r7, #0
 800e3d6:	f7f6 fb7d 	bl	8004ad4 <__aeabi_fmul>
 800e3da:	1c01      	adds	r1, r0, #0
 800e3dc:	1c30      	adds	r0, r6, #0
 800e3de:	f7f6 f813 	bl	8004408 <__aeabi_fadd>
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 800e3e2:	f7f5 fabd 	bl	8003960 <sqrtf>
 800e3e6:	1c01      	adds	r1, r0, #0
  { return __builtin_atan2f(__y, __x); }
 800e3e8:	9801      	ldr	r0, [sp, #4]
 800e3ea:	f7f5 fab5 	bl	8003958 <atan2f>
 800e3ee:	491d      	ldr	r1, [pc, #116]	; (800e464 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd0>)
 800e3f0:	f7f6 fb70 	bl	8004ad4 <__aeabi_fmul>
 800e3f4:	f7f8 fcaa 	bl	8006d4c <__aeabi_f2d>
 800e3f8:	4a1b      	ldr	r2, [pc, #108]	; (800e468 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd4>)
 800e3fa:	4b1c      	ldr	r3, [pc, #112]	; (800e46c <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd8>)
 800e3fc:	f7f7 fa40 	bl	8005880 <__aeabi_ddiv>
 800e400:	f7f8 fcec 	bl	8006ddc <__aeabi_d2f>
 800e404:	0a03      	lsrs	r3, r0, #8
 800e406:	7020      	strb	r0, [r4, #0]
 800e408:	7063      	strb	r3, [r4, #1]
 800e40a:	0c03      	lsrs	r3, r0, #16
 800e40c:	0e00      	lsrs	r0, r0, #24
 800e40e:	70e0      	strb	r0, [r4, #3]
	output->pitch = 180 * atan2(value.x_g, sqrt(value.y_g*value.y_g + value.z_g*value.z_g)) / M_PI;
 800e410:	9804      	ldr	r0, [sp, #16]
	output->roll = 180 * atan2(value.y_g, sqrt(value.x_g*value.x_g + value.z_g*value.z_g)) / M_PI;
 800e412:	70a3      	strb	r3, [r4, #2]
	output->pitch = 180 * atan2(value.x_g, sqrt(value.y_g*value.y_g + value.z_g*value.z_g)) / M_PI;
 800e414:	9b03      	ldr	r3, [sp, #12]
 800e416:	1c01      	adds	r1, r0, #0
 800e418:	9300      	str	r3, [sp, #0]
 800e41a:	f7f6 fb5b 	bl	8004ad4 <__aeabi_fmul>
 800e41e:	9f05      	ldr	r7, [sp, #20]
 800e420:	1c06      	adds	r6, r0, #0
 800e422:	1c39      	adds	r1, r7, #0
 800e424:	1c38      	adds	r0, r7, #0
 800e426:	f7f6 fb55 	bl	8004ad4 <__aeabi_fmul>
 800e42a:	1c01      	adds	r1, r0, #0
 800e42c:	1c30      	adds	r0, r6, #0
 800e42e:	f7f5 ffeb 	bl	8004408 <__aeabi_fadd>
  { return __builtin_sqrtf(__x); }
 800e432:	f7f5 fa95 	bl	8003960 <sqrtf>
 800e436:	1c01      	adds	r1, r0, #0
  { return __builtin_atan2f(__y, __x); }
 800e438:	9800      	ldr	r0, [sp, #0]
 800e43a:	f7f5 fa8d 	bl	8003958 <atan2f>
 800e43e:	4909      	ldr	r1, [pc, #36]	; (800e464 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd0>)
 800e440:	f7f6 fb48 	bl	8004ad4 <__aeabi_fmul>
 800e444:	f7f8 fc82 	bl	8006d4c <__aeabi_f2d>
 800e448:	4b08      	ldr	r3, [pc, #32]	; (800e46c <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd8>)
 800e44a:	4a07      	ldr	r2, [pc, #28]	; (800e468 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd4>)
 800e44c:	f7f7 fa18 	bl	8005880 <__aeabi_ddiv>
 800e450:	f7f8 fcc4 	bl	8006ddc <__aeabi_d2f>
 800e454:	0a03      	lsrs	r3, r0, #8
 800e456:	7120      	strb	r0, [r4, #4]
 800e458:	7163      	strb	r3, [r4, #5]
 800e45a:	0c03      	lsrs	r3, r0, #16
 800e45c:	0e00      	lsrs	r0, r0, #24
 800e45e:	71a3      	strb	r3, [r4, #6]
 800e460:	71e0      	strb	r0, [r4, #7]
	return 0;
 800e462:	e7a3      	b.n	800e3ac <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0x18>
 800e464:	43340000 	.word	0x43340000
 800e468:	54442d18 	.word	0x54442d18
 800e46c:	400921fb 	.word	0x400921fb

0800e470 <OnBoard_Packet_Handler::set_GPS_Data(unsigned char)>:
#include <onboard_packet_handler.h>

GPS_Parser OnBoard_Packet_Handler::gps;

void OnBoard_Packet_Handler::set_GPS_Data(uint8_t data)
{
 800e470:	b510      	push	{r4, lr}
 800e472:	0001      	movs	r1, r0
	gps.set_Data(data);
 800e474:	4801      	ldr	r0, [pc, #4]	; (800e47c <OnBoard_Packet_Handler::set_GPS_Data(unsigned char)+0xc>)
 800e476:	f7ff fdb5 	bl	800dfe4 <GPS_Parser::set_Data(unsigned char)>
}
 800e47a:	bd10      	pop	{r4, pc}
 800e47c:	20000ee0 	.word	0x20000ee0

0800e480 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:

uint8_t OnBoard_Packet_Handler::Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800e480:	b570      	push	{r4, r5, r6, lr}
	switch(request->header.command)
 800e482:	784b      	ldrb	r3, [r1, #1]
{
 800e484:	0015      	movs	r5, r2
 800e486:	b086      	sub	sp, #24
	switch(request->header.command)
 800e488:	2b90      	cmp	r3, #144	; 0x90
 800e48a:	d009      	beq.n	800e4a0 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x20>
 800e48c:	2402      	movs	r4, #2
 800e48e:	2b92      	cmp	r3, #146	; 0x92
 800e490:	d103      	bne.n	800e49a <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a>
			break;
		}

		case Protocol::COMMAND::GPS_READ:
		{
			if(request->header.data_length) return 1;
 800e492:	788c      	ldrb	r4, [r1, #2]
 800e494:	2c00      	cmp	r4, #0
 800e496:	d01c      	beq.n	800e4d2 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x52>
 800e498:	2401      	movs	r4, #1

		default:
			return 2;
	}
	return 0;
 800e49a:	0020      	movs	r0, r4
 800e49c:	b006      	add	sp, #24
 800e49e:	bd70      	pop	{r4, r5, r6, pc}
			if(request->header.data_length) return 1;
 800e4a0:	788e      	ldrb	r6, [r1, #2]
 800e4a2:	2e00      	cmp	r6, #0
 800e4a4:	d1f8      	bne.n	800e498 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x18>
			auto target = get_Accel_Object();
 800e4a6:	f7fe ff67 	bl	800d378 <get_Accel_Object()>
 800e4aa:	0004      	movs	r4, r0
			MXC6655::Angular_Displacement value = {};
 800e4ac:	2208      	movs	r2, #8
 800e4ae:	0031      	movs	r1, r6
 800e4b0:	4668      	mov	r0, sp
 800e4b2:	f7f8 fde1 	bl	8007078 <memset>
			if(target->get_Angular_Displacement(&value)) return 1;
 800e4b6:	0020      	movs	r0, r4
 800e4b8:	4669      	mov	r1, sp
 800e4ba:	f7ff ff6b 	bl	800e394 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)>
 800e4be:	1e04      	subs	r4, r0, #0
 800e4c0:	d1ea      	bne.n	800e498 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x18>
			response.init_Data((uint8_t*)&value, sizeof(value));
 800e4c2:	2208      	movs	r2, #8
 800e4c4:	4669      	mov	r1, sp
 800e4c6:	0028      	movs	r0, r5
 800e4c8:	f000 f95d 	bl	800e786 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			response.header.command = Protocol::COMMAND::ACCEL_RESPONSE;
 800e4cc:	2391      	movs	r3, #145	; 0x91
			response.header.command = Protocol::COMMAND::GPS_RESPONSE;
 800e4ce:	706b      	strb	r3, [r5, #1]
			break;	
 800e4d0:	e7e3      	b.n	800e49a <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a>
			auto value = gps.get_Data();
 800e4d2:	4807      	ldr	r0, [pc, #28]	; (800e4f0 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x70>)
 800e4d4:	f7ff fcd2 	bl	800de7c <GPS_Parser::get_Data()>
 800e4d8:	2216      	movs	r2, #22
 800e4da:	0001      	movs	r1, r0
 800e4dc:	4668      	mov	r0, sp
 800e4de:	f7f8 fd79 	bl	8006fd4 <memcpy>
			response.init_Data((uint8_t*)&value, sizeof(value));
 800e4e2:	2216      	movs	r2, #22
 800e4e4:	4669      	mov	r1, sp
 800e4e6:	0028      	movs	r0, r5
 800e4e8:	f000 f94d 	bl	800e786 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			response.header.command = Protocol::COMMAND::GPS_RESPONSE;
 800e4ec:	2393      	movs	r3, #147	; 0x93
 800e4ee:	e7ee      	b.n	800e4ce <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x4e>
 800e4f0:	20000ee0 	.word	0x20000ee0

0800e4f4 <_GLOBAL__sub_I__ZN22OnBoard_Packet_Handler3gpsE>:
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include <checksum.h>

class GPS_Parser
 800e4f4:	4b06      	ldr	r3, [pc, #24]	; (800e510 <_GLOBAL__sub_I__ZN22OnBoard_Packet_Handler3gpsE+0x1c>)
 800e4f6:	4a07      	ldr	r2, [pc, #28]	; (800e514 <_GLOBAL__sub_I__ZN22OnBoard_Packet_Handler3gpsE+0x20>)
 800e4f8:	0019      	movs	r1, r3
 800e4fa:	82da      	strh	r2, [r3, #22]
 800e4fc:	2224      	movs	r2, #36	; 0x24
 800e4fe:	761a      	strb	r2, [r3, #24]
 800e500:	4a05      	ldr	r2, [pc, #20]	; (800e518 <_GLOBAL__sub_I__ZN22OnBoard_Packet_Handler3gpsE+0x24>)
 800e502:	3129      	adds	r1, #41	; 0x29
 800e504:	61da      	str	r2, [r3, #28]
 800e506:	2200      	movs	r2, #0
 800e508:	33aa      	adds	r3, #170	; 0xaa
 800e50a:	700a      	strb	r2, [r1, #0]
 800e50c:	801a      	strh	r2, [r3, #0]
 800e50e:	4770      	bx	lr
 800e510:	20000ee0 	.word	0x20000ee0
 800e514:	00002a2c 	.word	0x00002a2c
 800e518:	08013187 	.word	0x08013187

0800e51c <Packet_Manager::init(__UART_HandleTypeDef*, unsigned long long, unsigned char (*)(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&))>:
 */

#include <packet_manager.h>

void Packet_Manager::init(UART_HandleTypeDef *uart, uint64_t serial_number, Packet_Handler handler)
{
 800e51c:	b570      	push	{r4, r5, r6, lr}
 800e51e:	001d      	movs	r5, r3
	target_uart = uart;
 800e520:	2383      	movs	r3, #131	; 0x83
{
 800e522:	0014      	movs	r4, r2
	target_uart = uart;
 800e524:	009b      	lsls	r3, r3, #2
 800e526:	50c1      	str	r1, [r0, r3]
	node_serial_number = serial_number;
 800e528:	3304      	adds	r3, #4
 800e52a:	18c3      	adds	r3, r0, r3
 800e52c:	601c      	str	r4, [r3, #0]
 800e52e:	605d      	str	r5, [r3, #4]
	packet_handler = handler;
 800e530:	2386      	movs	r3, #134	; 0x86
 800e532:	9a04      	ldr	r2, [sp, #16]
 800e534:	009b      	lsls	r3, r3, #2
 800e536:	50c2      	str	r2, [r0, r3]
	set_Isolated_RS485_TX_Enable(false);
 800e538:	2000      	movs	r0, #0
 800e53a:	f7ff f8ad 	bl	800d698 <set_Isolated_RS485_TX_Enable(bool)>
}
 800e53e:	bd70      	pop	{r4, r5, r6, pc}

0800e540 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)>:
{
	return node_selected;
}

void Packet_Manager::set_Transmit_Data(uint8_t *data, uint16_t length)
{
 800e540:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e542:	0004      	movs	r4, r0
	set_Isolated_RS485_TX_Enable(true);
 800e544:	2001      	movs	r0, #1
{
 800e546:	0016      	movs	r6, r2
 800e548:	000d      	movs	r5, r1
	set_Isolated_RS485_TX_Enable(true);
 800e54a:	f7ff f8a5 	bl	800d698 <set_Isolated_RS485_TX_Enable(bool)>
	volatile uint16_t delay = 0xFFF;
 800e54e:	466b      	mov	r3, sp
 800e550:	1d9a      	adds	r2, r3, #6
 800e552:	4b0c      	ldr	r3, [pc, #48]	; (800e584 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x44>)
 800e554:	8013      	strh	r3, [r2, #0]
	while(delay--); //wait for switching
 800e556:	8813      	ldrh	r3, [r2, #0]
 800e558:	1e59      	subs	r1, r3, #1
 800e55a:	b289      	uxth	r1, r1
 800e55c:	b29f      	uxth	r7, r3
 800e55e:	8011      	strh	r1, [r2, #0]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d1f8      	bne.n	800e556 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x16>

	HAL_UART_Transmit(target_uart, data, length, -1);
 800e564:	2083      	movs	r0, #131	; 0x83
 800e566:	0080      	lsls	r0, r0, #2
 800e568:	0032      	movs	r2, r6
 800e56a:	0029      	movs	r1, r5
 800e56c:	3b01      	subs	r3, #1
 800e56e:	5820      	ldr	r0, [r4, r0]
 800e570:	f003 fdb6 	bl	80120e0 <HAL_UART_Transmit>
	set_UART_Receive_Start(0);
 800e574:	0038      	movs	r0, r7
 800e576:	f7fe fec7 	bl	800d308 <set_UART_Receive_Start(unsigned char)>
	set_Isolated_RS485_TX_Enable(false);
 800e57a:	0038      	movs	r0, r7
 800e57c:	f7ff f88c 	bl	800d698 <set_Isolated_RS485_TX_Enable(bool)>
}
 800e580:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800e582:	46c0      	nop			; (mov r8, r8)
 800e584:	00000fff 	.word	0x00000fff

0800e588 <Packet_Manager::update_Received_Packet()>:
	node_selected = false;
	update_Status_LED();
}

void Packet_Manager::update_Received_Packet()
{
 800e588:	b513      	push	{r0, r1, r4, lr}
	if(!packet_received_flag || !packet_handler) return;
 800e58a:	7843      	ldrb	r3, [r0, #1]
{
 800e58c:	0004      	movs	r4, r0
	if(!packet_received_flag || !packet_handler) return;
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d02b      	beq.n	800e5ea <Packet_Manager::update_Received_Packet()+0x62>
 800e592:	2386      	movs	r3, #134	; 0x86
 800e594:	009b      	lsls	r3, r3, #2
 800e596:	58c3      	ldr	r3, [r0, r3]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d026      	beq.n	800e5ea <Packet_Manager::update_Received_Packet()+0x62>
		};
	};
	
	const uint8_t start_byte_value = 0x7E;

	struct [[gnu::packed]] Header
 800e59c:	227e      	movs	r2, #126	; 0x7e
 800e59e:	4669      	mov	r1, sp
 800e5a0:	700a      	strb	r2, [r1, #0]
	auto request = (Protocol::Packet_Ptr*)receive_buffer.data;

	Protocol::Command_Response_Packet response;
	if(packet_handler(this, request, response))
 800e5a2:	466a      	mov	r2, sp
	auto request = (Protocol::Packet_Ptr*)receive_buffer.data;
 800e5a4:	1d81      	adds	r1, r0, #6
	if(packet_handler(this, request, response))
 800e5a6:	4798      	blx	r3
 800e5a8:	2800      	cmp	r0, #0
 800e5aa:	d002      	beq.n	800e5b2 <Packet_Manager::update_Received_Packet()+0x2a>
	{
		response.header.command = Protocol::COMMAND::ERROR_INVALID_REQUEST;
 800e5ac:	2322      	movs	r3, #34	; 0x22
 800e5ae:	466a      	mov	r2, sp
 800e5b0:	7053      	strb	r3, [r2, #1]
	}
	response.get_Buffer(transmit_buffer.data, sizeof(transmit_buffer.data));
 800e5b2:	0021      	movs	r1, r4
 800e5b4:	2280      	movs	r2, #128	; 0x80
 800e5b6:	3109      	adds	r1, #9
 800e5b8:	31ff      	adds	r1, #255	; 0xff
 800e5ba:	0052      	lsls	r2, r2, #1
 800e5bc:	4668      	mov	r0, sp
 800e5be:	f000 f918 	bl	800e7f2 <Protocol::Command_Response_Packet::get_Buffer(unsigned char*, unsigned short)>
	transmit_buffer.count = response.get_Size();
 800e5c2:	4668      	mov	r0, sp
 800e5c4:	f000 f938 	bl	800e838 <Protocol::Command_Response_Packet::get_Size()>
 800e5c8:	0023      	movs	r3, r4
 800e5ca:	33fe      	adds	r3, #254	; 0xfe
 800e5cc:	8118      	strh	r0, [r3, #8]
	packet_received_flag = false;
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	7063      	strb	r3, [r4, #1]
		Header header;
		uint8_t *data;
		uint8_t checksum;

		~Command_Response_Packet() { deinit(); }
		void deinit() { if(header.data_length) { delete[] data; header.data_length = 0; } }
 800e5d2:	466b      	mov	r3, sp
 800e5d4:	789b      	ldrb	r3, [r3, #2]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d007      	beq.n	800e5ea <Packet_Manager::update_Received_Packet()+0x62>
 800e5da:	466b      	mov	r3, sp
 800e5dc:	9801      	ldr	r0, [sp, #4]
 800e5de:	78db      	ldrb	r3, [r3, #3]
 800e5e0:	0200      	lsls	r0, r0, #8
 800e5e2:	4318      	orrs	r0, r3
 800e5e4:	d001      	beq.n	800e5ea <Packet_Manager::update_Received_Packet()+0x62>
 800e5e6:	f004 f8ba 	bl	801275e <operator delete[](void*)>
}
 800e5ea:	bd13      	pop	{r0, r1, r4, pc}

0800e5ec <Packet_Manager::update_Status_LED()>:

void Packet_Manager::update_Status_LED()
{
 800e5ec:	b570      	push	{r4, r5, r6, lr}
	set_Status_LED(STATUS_LED_TYPE::BLUE, node_selected);
 800e5ee:	2582      	movs	r5, #130	; 0x82
{
 800e5f0:	0004      	movs	r4, r0
	set_Status_LED(STATUS_LED_TYPE::BLUE, node_selected);
 800e5f2:	00ad      	lsls	r5, r5, #2
 800e5f4:	5d41      	ldrb	r1, [r0, r5]
 800e5f6:	2004      	movs	r0, #4
 800e5f8:	f7fe fee6 	bl	800d3c8 <set_Status_LED(STATUS_LED_TYPE, bool)>
	set_Status_LED(STATUS_LED_TYPE::RS485_ACT, node_selected);
 800e5fc:	5d61      	ldrb	r1, [r4, r5]
 800e5fe:	2006      	movs	r0, #6
 800e600:	f7fe fee2 	bl	800d3c8 <set_Status_LED(STATUS_LED_TYPE, bool)>
 800e604:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e608 <Packet_Manager::set_Received_Data(unsigned char)>:
{
 800e608:	b5f0      	push	{r4, r5, r6, r7, lr}
	static uint32_t last_received_tick = HAL_GetTick();
 800e60a:	2701      	movs	r7, #1
 800e60c:	4e48      	ldr	r6, [pc, #288]	; (800e730 <Packet_Manager::set_Received_Data(unsigned char)+0x128>)
{
 800e60e:	b085      	sub	sp, #20
	static uint32_t last_received_tick = HAL_GetTick();
 800e610:	6833      	ldr	r3, [r6, #0]
{
 800e612:	0004      	movs	r4, r0
 800e614:	4d47      	ldr	r5, [pc, #284]	; (800e734 <Packet_Manager::set_Received_Data(unsigned char)+0x12c>)
 800e616:	9101      	str	r1, [sp, #4]
	static uint32_t last_received_tick = HAL_GetTick();
 800e618:	423b      	tst	r3, r7
 800e61a:	d103      	bne.n	800e624 <Packet_Manager::set_Received_Data(unsigned char)+0x1c>
 800e61c:	f001 f9d2 	bl	800f9c4 <HAL_GetTick>
 800e620:	6037      	str	r7, [r6, #0]
 800e622:	6028      	str	r0, [r5, #0]
	uint32_t current_tick = HAL_GetTick();
 800e624:	f001 f9ce 	bl	800f9c4 <HAL_GetTick>
	if(packet_started_flag && ((current_tick - last_received_tick) > 100))
 800e628:	7823      	ldrb	r3, [r4, #0]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d005      	beq.n	800e63a <Packet_Manager::set_Received_Data(unsigned char)+0x32>
 800e62e:	682b      	ldr	r3, [r5, #0]
 800e630:	1ac3      	subs	r3, r0, r3
 800e632:	2b64      	cmp	r3, #100	; 0x64
 800e634:	d901      	bls.n	800e63a <Packet_Manager::set_Received_Data(unsigned char)+0x32>
		packet_started_flag = false;
 800e636:	2300      	movs	r3, #0
 800e638:	7023      	strb	r3, [r4, #0]
	if(!packet_started_flag)
 800e63a:	7823      	ldrb	r3, [r4, #0]
	last_received_tick = current_tick;
 800e63c:	6028      	str	r0, [r5, #0]
	if(!packet_started_flag)
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d105      	bne.n	800e64e <Packet_Manager::set_Received_Data(unsigned char)+0x46>
		if(data != Protocol::start_byte_value) return;
 800e642:	9a01      	ldr	r2, [sp, #4]
 800e644:	2a7e      	cmp	r2, #126	; 0x7e
 800e646:	d10d      	bne.n	800e664 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
		packet_started_flag = true;
 800e648:	3a7d      	subs	r2, #125	; 0x7d
 800e64a:	7022      	strb	r2, [r4, #0]
		receive_buffer.count = 0;
 800e64c:	80a3      	strh	r3, [r4, #4]
	receive_buffer.data[receive_buffer.count++] = data;
 800e64e:	88a1      	ldrh	r1, [r4, #4]
 800e650:	9801      	ldr	r0, [sp, #4]
 800e652:	1c4b      	adds	r3, r1, #1
 800e654:	b29b      	uxth	r3, r3
 800e656:	1862      	adds	r2, r4, r1
 800e658:	80a3      	strh	r3, [r4, #4]
 800e65a:	7190      	strb	r0, [r2, #6]
	if(receive_buffer.count == sizeof(Protocol::Header))
 800e65c:	2b03      	cmp	r3, #3
 800e65e:	d103      	bne.n	800e668 <Packet_Manager::set_Received_Data(unsigned char)+0x60>
		packet_data_length = ((Protocol::Header*)receive_buffer.data)->data_length;
 800e660:	7a23      	ldrb	r3, [r4, #8]
 800e662:	70a3      	strb	r3, [r4, #2]
}
 800e664:	b005      	add	sp, #20
 800e666:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(receive_buffer.count != (sizeof(Protocol::Header) + packet_data_length + 1)) return; //Header + Data Length + Checksum
 800e668:	78a2      	ldrb	r2, [r4, #2]
 800e66a:	3204      	adds	r2, #4
 800e66c:	4293      	cmp	r3, r2
 800e66e:	d1f9      	bne.n	800e664 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
	packet_started_flag = false;
 800e670:	2200      	movs	r2, #0
	uint8_t checksum = get_XOR_Checksum(receive_buffer.data, receive_buffer.count - 1);
 800e672:	1da5      	adds	r5, r4, #6
	packet_started_flag = false;
 800e674:	7022      	strb	r2, [r4, #0]
	uint8_t checksum = get_XOR_Checksum(receive_buffer.data, receive_buffer.count - 1);
 800e676:	0028      	movs	r0, r5
 800e678:	f7ff f86a 	bl	800d750 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
	if(checksum != receive_buffer.data[receive_buffer.count - 1])
 800e67c:	88a3      	ldrh	r3, [r4, #4]
	uint8_t checksum = get_XOR_Checksum(receive_buffer.data, receive_buffer.count - 1);
 800e67e:	0001      	movs	r1, r0
	if(checksum != receive_buffer.data[receive_buffer.count - 1])
 800e680:	18e3      	adds	r3, r4, r3
 800e682:	795a      	ldrb	r2, [r3, #5]
 800e684:	4282      	cmp	r2, r0
 800e686:	d003      	beq.n	800e690 <Packet_Manager::set_Received_Data(unsigned char)+0x88>
		printf("CheckSum Failed, 0x%02X != 0x%02X\n", checksum, receive_buffer.data[receive_buffer.count - 1]);
 800e688:	482b      	ldr	r0, [pc, #172]	; (800e738 <Packet_Manager::set_Received_Data(unsigned char)+0x130>)
 800e68a:	f7f9 fbf1 	bl	8007e70 <iprintf>
		return;
 800e68e:	e7e9      	b.n	800e664 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
	switch(header->command)
 800e690:	786b      	ldrb	r3, [r5, #1]
 800e692:	2b20      	cmp	r3, #32
 800e694:	d144      	bne.n	800e720 <Packet_Manager::set_Received_Data(unsigned char)+0x118>
			if(request->serial_number != node_serial_number)
 800e696:	792b      	ldrb	r3, [r5, #4]
 800e698:	78ea      	ldrb	r2, [r5, #3]
 800e69a:	7969      	ldrb	r1, [r5, #5]
 800e69c:	021b      	lsls	r3, r3, #8
 800e69e:	431a      	orrs	r2, r3
 800e6a0:	79ab      	ldrb	r3, [r5, #6]
 800e6a2:	0409      	lsls	r1, r1, #16
 800e6a4:	7a28      	ldrb	r0, [r5, #8]
 800e6a6:	4311      	orrs	r1, r2
 800e6a8:	061b      	lsls	r3, r3, #24
 800e6aa:	7a6a      	ldrb	r2, [r5, #9]
 800e6ac:	4319      	orrs	r1, r3
 800e6ae:	79eb      	ldrb	r3, [r5, #7]
 800e6b0:	0200      	lsls	r0, r0, #8
 800e6b2:	4318      	orrs	r0, r3
 800e6b4:	0412      	lsls	r2, r2, #16
 800e6b6:	4310      	orrs	r0, r2
 800e6b8:	2284      	movs	r2, #132	; 0x84
 800e6ba:	7aab      	ldrb	r3, [r5, #10]
 800e6bc:	0092      	lsls	r2, r2, #2
 800e6be:	061b      	lsls	r3, r3, #24
 800e6c0:	4303      	orrs	r3, r0
 800e6c2:	18a0      	adds	r0, r4, r2
 800e6c4:	6805      	ldr	r5, [r0, #0]
 800e6c6:	3a08      	subs	r2, #8
 800e6c8:	428d      	cmp	r5, r1
 800e6ca:	d102      	bne.n	800e6d2 <Packet_Manager::set_Received_Data(unsigned char)+0xca>
 800e6cc:	6841      	ldr	r1, [r0, #4]
 800e6ce:	4299      	cmp	r1, r3
 800e6d0:	d005      	beq.n	800e6de <Packet_Manager::set_Received_Data(unsigned char)+0xd6>
				node_selected = false;
 800e6d2:	2300      	movs	r3, #0
				update_Status_LED();
 800e6d4:	0020      	movs	r0, r4
				node_selected = false;
 800e6d6:	54a3      	strb	r3, [r4, r2]
				update_Status_LED();
 800e6d8:	f7ff ff88 	bl	800e5ec <Packet_Manager::update_Status_LED()>
				return;
 800e6dc:	e7c2      	b.n	800e664 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
			else if(!node_selected)
 800e6de:	5ca3      	ldrb	r3, [r4, r2]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d119      	bne.n	800e718 <Packet_Manager::set_Received_Data(unsigned char)+0x110>
				node_selected = true;
 800e6e4:	3301      	adds	r3, #1
				update_Status_LED();
 800e6e6:	0020      	movs	r0, r4
				node_selected = true;
 800e6e8:	54a3      	strb	r3, [r4, r2]
				update_Status_LED();
 800e6ea:	f7ff ff7f 	bl	800e5ec <Packet_Manager::update_Status_LED()>
	struct [[gnu::packed]] Node_Select_Response
 800e6ee:	2203      	movs	r2, #3
 800e6f0:	4912      	ldr	r1, [pc, #72]	; (800e73c <Packet_Manager::set_Received_Data(unsigned char)+0x134>)
 800e6f2:	a802      	add	r0, sp, #8
 800e6f4:	f7f8 fc6e 	bl	8006fd4 <memcpy>
			response.status = Protocol::SELECT_STATUS::OK;
 800e6f8:	2301      	movs	r3, #1
 800e6fa:	aa02      	add	r2, sp, #8
 800e6fc:	70d3      	strb	r3, [r2, #3]
			response.checksum = get_XOR_Checksum((uint8_t*)&response, (sizeof(response) - 1));
 800e6fe:	2104      	movs	r1, #4
 800e700:	2200      	movs	r2, #0
 800e702:	a802      	add	r0, sp, #8
 800e704:	f7ff f824 	bl	800d750 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800e708:	ab02      	add	r3, sp, #8
 800e70a:	7118      	strb	r0, [r3, #4]
			set_Transmit_Data((uint8_t*)&response, sizeof(response));
 800e70c:	2205      	movs	r2, #5
 800e70e:	0019      	movs	r1, r3
 800e710:	0020      	movs	r0, r4
 800e712:	f7ff ff15 	bl	800e540 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)>
			break;
 800e716:	e7a5      	b.n	800e664 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
				printf("Node Already Selected\n");
 800e718:	4809      	ldr	r0, [pc, #36]	; (800e740 <Packet_Manager::set_Received_Data(unsigned char)+0x138>)
 800e71a:	f7f9 fc33 	bl	8007f84 <puts>
 800e71e:	e7e6      	b.n	800e6ee <Packet_Manager::set_Received_Data(unsigned char)+0xe6>
			if(!node_selected) return;
 800e720:	2382      	movs	r3, #130	; 0x82
 800e722:	009b      	lsls	r3, r3, #2
 800e724:	5ce3      	ldrb	r3, [r4, r3]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d09c      	beq.n	800e664 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
			packet_received_flag = true;
 800e72a:	2301      	movs	r3, #1
 800e72c:	7063      	strb	r3, [r4, #1]
			break;
 800e72e:	e799      	b.n	800e664 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
 800e730:	20000f8c 	.word	0x20000f8c
 800e734:	20000f90 	.word	0x20000f90
 800e738:	0801318e 	.word	0x0801318e
 800e73c:	08012803 	.word	0x08012803
 800e740:	080131b1 	.word	0x080131b1

0800e744 <Packet_Manager::update_Transmit_Packet()>:
{
 800e744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(!transmit_buffer.count) return;
 800e746:	0006      	movs	r6, r0
 800e748:	36fe      	adds	r6, #254	; 0xfe
 800e74a:	8935      	ldrh	r5, [r6, #8]
{
 800e74c:	0004      	movs	r4, r0
	if(!transmit_buffer.count) return;
 800e74e:	2d00      	cmp	r5, #0
 800e750:	d018      	beq.n	800e784 <Packet_Manager::update_Transmit_Packet()+0x40>
	transmit_buffer.data[transmit_buffer.count - 1] = get_XOR_Checksum(transmit_buffer.data, (transmit_buffer.count - 1));
 800e752:	0007      	movs	r7, r0
 800e754:	3709      	adds	r7, #9
 800e756:	37ff      	adds	r7, #255	; 0xff
 800e758:	1e69      	subs	r1, r5, #1
 800e75a:	2200      	movs	r2, #0
 800e75c:	b289      	uxth	r1, r1
 800e75e:	0038      	movs	r0, r7
 800e760:	f7fe fff6 	bl	800d750 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800e764:	1965      	adds	r5, r4, r5
 800e766:	35ff      	adds	r5, #255	; 0xff
 800e768:	7228      	strb	r0, [r5, #8]
	set_Transmit_Data(transmit_buffer.data, transmit_buffer.count);
 800e76a:	8932      	ldrh	r2, [r6, #8]
 800e76c:	0020      	movs	r0, r4
 800e76e:	0039      	movs	r1, r7
 800e770:	f7ff fee6 	bl	800e540 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)>
	node_selected = false;
 800e774:	2282      	movs	r2, #130	; 0x82
	transmit_buffer.count = 0;
 800e776:	2300      	movs	r3, #0
	node_selected = false;
 800e778:	0092      	lsls	r2, r2, #2
	transmit_buffer.count = 0;
 800e77a:	8133      	strh	r3, [r6, #8]
	update_Status_LED();
 800e77c:	0020      	movs	r0, r4
	node_selected = false;
 800e77e:	54a3      	strb	r3, [r4, r2]
	update_Status_LED();
 800e780:	f7ff ff34 	bl	800e5ec <Packet_Manager::update_Status_LED()>
}
 800e784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e786 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>:
#include <protocol.h>

using namespace Protocol;

void Command_Response_Packet::init_Data(uint8_t *data, uint8_t length)
{
 800e786:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		void deinit() { if(header.data_length) { delete[] data; header.data_length = 0; } }
 800e788:	7883      	ldrb	r3, [r0, #2]
 800e78a:	0004      	movs	r4, r0
 800e78c:	000e      	movs	r6, r1
 800e78e:	0015      	movs	r5, r2
 800e790:	2b00      	cmp	r3, #0
 800e792:	d00e      	beq.n	800e7b2 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)+0x2c>
 800e794:	7923      	ldrb	r3, [r4, #4]
 800e796:	78c0      	ldrb	r0, [r0, #3]
 800e798:	7962      	ldrb	r2, [r4, #5]
 800e79a:	021b      	lsls	r3, r3, #8
 800e79c:	4303      	orrs	r3, r0
 800e79e:	79a0      	ldrb	r0, [r4, #6]
 800e7a0:	0412      	lsls	r2, r2, #16
 800e7a2:	4313      	orrs	r3, r2
 800e7a4:	0600      	lsls	r0, r0, #24
 800e7a6:	4318      	orrs	r0, r3
 800e7a8:	d001      	beq.n	800e7ae <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)+0x28>
 800e7aa:	f003 ffd8 	bl	801275e <operator delete[](void*)>
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	70a3      	strb	r3, [r4, #2]
	deinit();
	if(!length) return;
 800e7b2:	2d00      	cmp	r5, #0
 800e7b4:	d01c      	beq.n	800e7f0 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)+0x6a>

	this->header.data_length = length;
	this->data = new uint8_t[length];
 800e7b6:	0028      	movs	r0, r5
	this->header.data_length = length;
 800e7b8:	70a5      	strb	r5, [r4, #2]
	this->data = new uint8_t[length];
 800e7ba:	f003 ffd4 	bl	8012766 <operator new[](unsigned int)>
 800e7be:	2700      	movs	r7, #0
 800e7c0:	0a02      	lsrs	r2, r0, #8
 800e7c2:	7122      	strb	r2, [r4, #4]
 800e7c4:	0c02      	lsrs	r2, r0, #16
 800e7c6:	7162      	strb	r2, [r4, #5]
 800e7c8:	0e02      	lsrs	r2, r0, #24
	memcpy(this->data, data, length);
 800e7ca:	0031      	movs	r1, r6
	this->data = new uint8_t[length];
 800e7cc:	71a2      	strb	r2, [r4, #6]
 800e7ce:	70e0      	strb	r0, [r4, #3]
	memcpy(this->data, data, length);
 800e7d0:	002a      	movs	r2, r5
 800e7d2:	f7f8 fbff 	bl	8006fd4 <memcpy>

	checksum = 0x00;
	checksum = get_XOR_Checksum((uint8_t*)&header, sizeof(header));
 800e7d6:	003a      	movs	r2, r7
 800e7d8:	2103      	movs	r1, #3
 800e7da:	0020      	movs	r0, r4
	checksum = 0x00;
 800e7dc:	71e7      	strb	r7, [r4, #7]
	checksum = get_XOR_Checksum((uint8_t*)&header, sizeof(header));
 800e7de:	f7fe ffb7 	bl	800d750 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
	checksum = get_XOR_Checksum(data, header.data_length, checksum);
 800e7e2:	78a1      	ldrb	r1, [r4, #2]
	checksum = get_XOR_Checksum((uint8_t*)&header, sizeof(header));
 800e7e4:	0002      	movs	r2, r0
 800e7e6:	71e0      	strb	r0, [r4, #7]
	checksum = get_XOR_Checksum(data, header.data_length, checksum);
 800e7e8:	0030      	movs	r0, r6
 800e7ea:	f7fe ffb1 	bl	800d750 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800e7ee:	71e0      	strb	r0, [r4, #7]
}
 800e7f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e7f2 <Protocol::Command_Response_Packet::get_Buffer(unsigned char*, unsigned short)>:

uint8_t Command_Response_Packet::get_Buffer(uint8_t *buffer, uint16_t buffer_size)
{
 800e7f2:	b570      	push	{r4, r5, r6, lr}
 800e7f4:	0004      	movs	r4, r0
 800e7f6:	000d      	movs	r5, r1
	if(!buffer || (buffer_size <= get_Size())) return 1;
 800e7f8:	2001      	movs	r0, #1
 800e7fa:	2900      	cmp	r1, #0
 800e7fc:	d01b      	beq.n	800e836 <Protocol::Command_Response_Packet::get_Buffer(unsigned char*, unsigned short)+0x44>
	return 0;
}

uint16_t Command_Response_Packet::get_Size()
{
	return (sizeof(header) + header.data_length + sizeof(checksum));
 800e7fe:	78a3      	ldrb	r3, [r4, #2]
	if(!buffer || (buffer_size <= get_Size())) return 1;
 800e800:	3304      	adds	r3, #4
 800e802:	429a      	cmp	r2, r3
 800e804:	d917      	bls.n	800e836 <Protocol::Command_Response_Packet::get_Buffer(unsigned char*, unsigned short)+0x44>
	memcpy(tmp_ptr, &header, sizeof(header));
 800e806:	2203      	movs	r2, #3
 800e808:	0021      	movs	r1, r4
 800e80a:	0028      	movs	r0, r5
 800e80c:	f7f8 fbe2 	bl	8006fd4 <memcpy>
	memcpy(tmp_ptr, data, header.data_length);
 800e810:	7923      	ldrb	r3, [r4, #4]
 800e812:	78e1      	ldrb	r1, [r4, #3]
 800e814:	7960      	ldrb	r0, [r4, #5]
 800e816:	021b      	lsls	r3, r3, #8
 800e818:	430b      	orrs	r3, r1
 800e81a:	79a1      	ldrb	r1, [r4, #6]
 800e81c:	0400      	lsls	r0, r0, #16
 800e81e:	4303      	orrs	r3, r0
	tmp_ptr += sizeof(header);
 800e820:	3503      	adds	r5, #3
	memcpy(tmp_ptr, data, header.data_length);
 800e822:	0609      	lsls	r1, r1, #24
 800e824:	78a2      	ldrb	r2, [r4, #2]
 800e826:	4319      	orrs	r1, r3
 800e828:	0028      	movs	r0, r5
 800e82a:	f7f8 fbd3 	bl	8006fd4 <memcpy>
	return 0;
 800e82e:	2000      	movs	r0, #0
 800e830:	79e2      	ldrb	r2, [r4, #7]
	tmp_ptr += header.data_length;
 800e832:	78a3      	ldrb	r3, [r4, #2]
	memcpy(tmp_ptr, &checksum, sizeof(checksum));
 800e834:	54ea      	strb	r2, [r5, r3]
}
 800e836:	bd70      	pop	{r4, r5, r6, pc}

0800e838 <Protocol::Command_Response_Packet::get_Size()>:
	return (sizeof(header) + header.data_length + sizeof(checksum));
 800e838:	7880      	ldrb	r0, [r0, #2]
 800e83a:	3004      	adds	r0, #4
 800e83c:	4770      	bx	lr
	...

0800e840 <Sensor_Interface_Board::set_Power_Output(bool)>:
	set_Interface_Mode(1, INTERFACE_MODE::RS232);
	
}

void Sensor_Interface_Board::set_Power_Output(bool enable)
{
 800e840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e842:	2103      	movs	r1, #3
			led_value |= relay_led_pos;
		}
		else
		{
			target.gpio->ODR &= ~target.init.Pin;
			led_value &= ~relay_led_pos;
 800e844:	27e0      	movs	r7, #224	; 0xe0
 800e846:	4e0e      	ldr	r6, [pc, #56]	; (800e880 <Sensor_Interface_Board::set_Power_Output(bool)+0x40>)
{
 800e848:	9001      	str	r0, [sp, #4]
 800e84a:	4b0e      	ldr	r3, [pc, #56]	; (800e884 <Sensor_Interface_Board::set_Power_Output(bool)+0x44>)
 800e84c:	8830      	ldrh	r0, [r6, #0]
			target.gpio->ODR |= target.init.Pin;
 800e84e:	685d      	ldr	r5, [r3, #4]
 800e850:	681a      	ldr	r2, [r3, #0]
		if(enable)
 800e852:	9c01      	ldr	r4, [sp, #4]
			target.gpio->ODR |= target.init.Pin;
 800e854:	46ac      	mov	ip, r5
 800e856:	6955      	ldr	r5, [r2, #20]
		if(enable)
 800e858:	2c00      	cmp	r4, #0
 800e85a:	d00b      	beq.n	800e874 <Sensor_Interface_Board::set_Power_Output(bool)+0x34>
			target.gpio->ODR |= target.init.Pin;
 800e85c:	4664      	mov	r4, ip
 800e85e:	4325      	orrs	r5, r4
 800e860:	6155      	str	r5, [r2, #20]
			led_value |= relay_led_pos;
 800e862:	4338      	orrs	r0, r7
	for(auto &target : power_relay_info)
 800e864:	3901      	subs	r1, #1
 800e866:	3318      	adds	r3, #24
 800e868:	2900      	cmp	r1, #0
 800e86a:	d1f0      	bne.n	800e84e <Sensor_Interface_Board::set_Power_Output(bool)+0xe>
		}
	}

	set_LED_Driver_Value(led_value);
}
 800e86c:	8030      	strh	r0, [r6, #0]
	set_LED_Driver_Value(led_value);
 800e86e:	f7fe fde9 	bl	800d444 <set_LED_Driver_Value(unsigned short)>
}
 800e872:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			target.gpio->ODR &= ~target.init.Pin;
 800e874:	4664      	mov	r4, ip
 800e876:	43a5      	bics	r5, r4
 800e878:	6155      	str	r5, [r2, #20]
			led_value &= ~relay_led_pos;
 800e87a:	43b8      	bics	r0, r7
 800e87c:	e7f2      	b.n	800e864 <Sensor_Interface_Board::set_Power_Output(bool)+0x24>
 800e87e:	46c0      	nop			; (mov r8, r8)
 800e880:	200011f8 	.word	0x200011f8
 800e884:	20000434 	.word	0x20000434

0800e888 <Sensor_Interface_Board::set_System_Power(bool)>:


uint8_t Sensor_Interface_Board::set_System_Power(bool enable)
{
	for(uint8_t i = 1; i <= 4; i++)
 800e888:	4b18      	ldr	r3, [pc, #96]	; (800e8ec <Sensor_Interface_Board::set_System_Power(bool)+0x64>)
{
 800e88a:	b570      	push	{r4, r5, r6, lr}
 800e88c:	0005      	movs	r5, r0
 800e88e:	2404      	movs	r4, #4
 800e890:	001e      	movs	r6, r3
	{
		auto &target = power_generate_info[i];
		if(enable)
		{
			target.gpio->ODR |= target.init.Pin;
 800e892:	699a      	ldr	r2, [r3, #24]
 800e894:	69d8      	ldr	r0, [r3, #28]
 800e896:	6951      	ldr	r1, [r2, #20]
		if(enable)
 800e898:	2d00      	cmp	r5, #0
 800e89a:	d01a      	beq.n	800e8d2 <Sensor_Interface_Board::set_System_Power(bool)+0x4a>
			target.gpio->ODR |= target.init.Pin;
 800e89c:	4301      	orrs	r1, r0
	for(uint8_t i = 1; i <= 4; i++)
 800e89e:	3c01      	subs	r4, #1
 800e8a0:	b2e4      	uxtb	r4, r4
		}
		else
		{
			target.gpio->ODR &= ~target.init.Pin;
 800e8a2:	6151      	str	r1, [r2, #20]
	for(uint8_t i = 1; i <= 4; i++)
 800e8a4:	3318      	adds	r3, #24
 800e8a6:	2c00      	cmp	r4, #0
 800e8a8:	d1f3      	bne.n	800e892 <Sensor_Interface_Board::set_System_Power(bool)+0xa>
		}
	}
	HAL_Delay(30);
 800e8aa:	201e      	movs	r0, #30
 800e8ac:	f001 f890 	bl	800f9d0 <HAL_Delay>
	auto &sys_pg = power_generate_info[0];
	if(enable && !(sys_pg.gpio->IDR & sys_pg.init.Pin))
 800e8b0:	2d00      	cmp	r5, #0
 800e8b2:	d010      	beq.n	800e8d6 <Sensor_Interface_Board::set_System_Power(bool)+0x4e>
 800e8b4:	6833      	ldr	r3, [r6, #0]
 800e8b6:	6872      	ldr	r2, [r6, #4]
 800e8b8:	691b      	ldr	r3, [r3, #16]
 800e8ba:	421a      	tst	r2, r3
 800e8bc:	d10b      	bne.n	800e8d6 <Sensor_Interface_Board::set_System_Power(bool)+0x4e>
	{
		printf("%s: 12V_SYS_PG, Failed, PowerOff\n", __FUNCTION__);
 800e8be:	490c      	ldr	r1, [pc, #48]	; (800e8f0 <Sensor_Interface_Board::set_System_Power(bool)+0x68>)
 800e8c0:	480c      	ldr	r0, [pc, #48]	; (800e8f4 <Sensor_Interface_Board::set_System_Power(bool)+0x6c>)
 800e8c2:	f7f9 fad5 	bl	8007e70 <iprintf>
		set_System_Power(false);
 800e8c6:	0020      	movs	r0, r4
 800e8c8:	f7ff ffde 	bl	800e888 <Sensor_Interface_Board::set_System_Power(bool)>
		return 1;
 800e8cc:	3401      	adds	r4, #1
	}

	adc.init(get_I2C_Handle(1), 0x28, 5.0);
	
	return 0;
}
 800e8ce:	0020      	movs	r0, r4
 800e8d0:	bd70      	pop	{r4, r5, r6, pc}
			target.gpio->ODR &= ~target.init.Pin;
 800e8d2:	4381      	bics	r1, r0
 800e8d4:	e7e3      	b.n	800e89e <Sensor_Interface_Board::set_System_Power(bool)+0x16>
	adc.init(get_I2C_Handle(1), 0x28, 5.0);
 800e8d6:	2001      	movs	r0, #1
 800e8d8:	f7fe fd36 	bl	800d348 <get_I2C_Handle(unsigned char)>
 800e8dc:	2228      	movs	r2, #40	; 0x28
 800e8de:	0001      	movs	r1, r0
 800e8e0:	4b05      	ldr	r3, [pc, #20]	; (800e8f8 <Sensor_Interface_Board::set_System_Power(bool)+0x70>)
 800e8e2:	4806      	ldr	r0, [pc, #24]	; (800e8fc <Sensor_Interface_Board::set_System_Power(bool)+0x74>)
 800e8e4:	f000 fefc 	bl	800f6e0 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)>
	return 0;
 800e8e8:	e7f1      	b.n	800e8ce <Sensor_Interface_Board::set_System_Power(bool)+0x46>
 800e8ea:	46c0      	nop			; (mov r8, r8)
 800e8ec:	2000050c 	.word	0x2000050c
 800e8f0:	080131c7 	.word	0x080131c7
 800e8f4:	080131d8 	.word	0x080131d8
 800e8f8:	40a00000 	.word	0x40a00000
 800e8fc:	200011a8 	.word	0x200011a8

0800e900 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)>:

uint8_t Sensor_Interface_Board::set_UART_Mux(uint8_t index, bool enable)
{
 800e900:	0003      	movs	r3, r0
	if(index >= uart_channel_count) return 1;
 800e902:	2001      	movs	r0, #1
 800e904:	4283      	cmp	r3, r0
 800e906:	d80b      	bhi.n	800e920 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)+0x20>

	auto &target = uart_mux_enable_info[index];
	if(enable)
	{
		target.gpio->ODR |= target.init.Pin;
 800e908:	3017      	adds	r0, #23
 800e90a:	4358      	muls	r0, r3
 800e90c:	4a07      	ldr	r2, [pc, #28]	; (800e92c <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)+0x2c>)
 800e90e:	5883      	ldr	r3, [r0, r2]
 800e910:	1812      	adds	r2, r2, r0
 800e912:	6850      	ldr	r0, [r2, #4]
 800e914:	695a      	ldr	r2, [r3, #20]
	if(enable)
 800e916:	2900      	cmp	r1, #0
 800e918:	d003      	beq.n	800e922 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)+0x22>
		target.gpio->ODR |= target.init.Pin;
 800e91a:	4302      	orrs	r2, r0
 800e91c:	2000      	movs	r0, #0
 800e91e:	615a      	str	r2, [r3, #20]
	else
	{
		target.gpio->ODR &= ~target.init.Pin;
	}
	return 0;
}
 800e920:	4770      	bx	lr
		target.gpio->ODR &= ~target.init.Pin;
 800e922:	4382      	bics	r2, r0
 800e924:	615a      	str	r2, [r3, #20]
 800e926:	0008      	movs	r0, r1
 800e928:	e7fa      	b.n	800e920 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)+0x20>
 800e92a:	46c0      	nop			; (mov r8, r8)
 800e92c:	200005b4 	.word	0x200005b4

0800e930 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)>:

uint8_t Sensor_Interface_Board::set_UART_Mux_Target(uint8_t index, uint8_t target_index)
{
 800e930:	0003      	movs	r3, r0
	if((index >= uart_channel_count) || (target_index >= 4)) return 1;
 800e932:	2001      	movs	r0, #1
{
 800e934:	b570      	push	{r4, r5, r6, lr}
	if((index >= uart_channel_count) || (target_index >= 4)) return 1;
 800e936:	4283      	cmp	r3, r0
 800e938:	d81e      	bhi.n	800e978 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x48>
 800e93a:	2903      	cmp	r1, #3
 800e93c:	d81c      	bhi.n	800e978 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x48>
	
	uint8_t target_offset = (index == 0) ? 0 : 2;
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d000      	beq.n	800e944 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x14>
 800e942:	2302      	movs	r3, #2
	auto &target_a0 = uart_mux_select_info[target_offset];
	auto &target_a1 = uart_mux_select_info[target_offset + 1];
	switch(target_index)
	{
		case 0:
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e944:	2418      	movs	r4, #24
	auto &target_a1 = uart_mux_select_info[target_offset + 1];
 800e946:	1c5e      	adds	r6, r3, #1
 800e948:	b2f6      	uxtb	r6, r6
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e94a:	4363      	muls	r3, r4
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
 800e94c:	4374      	muls	r4, r6
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e94e:	4812      	ldr	r0, [pc, #72]	; (800e998 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x68>)
 800e950:	581a      	ldr	r2, [r3, r0]
 800e952:	18c3      	adds	r3, r0, r3
 800e954:	685d      	ldr	r5, [r3, #4]
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
 800e956:	5823      	ldr	r3, [r4, r0]
 800e958:	1900      	adds	r0, r0, r4
 800e95a:	6840      	ldr	r0, [r0, #4]
	switch(target_index)
 800e95c:	2902      	cmp	r1, #2
 800e95e:	d010      	beq.n	800e982 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x52>
 800e960:	2903      	cmp	r1, #3
 800e962:	d014      	beq.n	800e98e <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x5e>
 800e964:	43c4      	mvns	r4, r0
 800e966:	2901      	cmp	r1, #1
 800e968:	d007      	beq.n	800e97a <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x4a>
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e96a:	6951      	ldr	r1, [r2, #20]
 800e96c:	43a9      	bics	r1, r5
 800e96e:	6151      	str	r1, [r2, #20]
			break;

		case 1:
			target_a0.gpio->ODR |= target_a0.init.Pin;
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
 800e970:	6958      	ldr	r0, [r3, #20]
 800e972:	4020      	ands	r0, r4
			target_a1.gpio->ODR |= target_a1.init.Pin;
			break;

		case 3:
			target_a0.gpio->ODR |= target_a0.init.Pin;
			target_a1.gpio->ODR |= target_a1.init.Pin;
 800e974:	6158      	str	r0, [r3, #20]
			break;
 800e976:	2000      	movs	r0, #0
	}

	return 0;
}
 800e978:	bd70      	pop	{r4, r5, r6, pc}
			target_a0.gpio->ODR |= target_a0.init.Pin;
 800e97a:	6951      	ldr	r1, [r2, #20]
 800e97c:	430d      	orrs	r5, r1
 800e97e:	6155      	str	r5, [r2, #20]
 800e980:	e7f6      	b.n	800e970 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x40>
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e982:	6951      	ldr	r1, [r2, #20]
 800e984:	43a9      	bics	r1, r5
 800e986:	6151      	str	r1, [r2, #20]
			target_a1.gpio->ODR |= target_a1.init.Pin;
 800e988:	695a      	ldr	r2, [r3, #20]
 800e98a:	4310      	orrs	r0, r2
 800e98c:	e7f2      	b.n	800e974 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x44>
			target_a0.gpio->ODR |= target_a0.init.Pin;
 800e98e:	6951      	ldr	r1, [r2, #20]
 800e990:	430d      	orrs	r5, r1
 800e992:	6155      	str	r5, [r2, #20]
 800e994:	e7f8      	b.n	800e988 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x58>
 800e996:	46c0      	nop			; (mov r8, r8)
 800e998:	200005e4 	.word	0x200005e4

0800e99c <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)>:

uint8_t Sensor_Interface_Board::set_DB9_Mux(uint8_t index, bool enable)
{
 800e99c:	0003      	movs	r3, r0
	if(index >= uart_channel_count) return 1;
 800e99e:	2001      	movs	r0, #1
 800e9a0:	4283      	cmp	r3, r0
 800e9a2:	d80b      	bhi.n	800e9bc <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)+0x20>

	auto &target = db9_mux_enable_info[index];
	if(enable)
	{
		target.gpio->ODR |= target.init.Pin;
 800e9a4:	3017      	adds	r0, #23
 800e9a6:	4358      	muls	r0, r3
 800e9a8:	4a07      	ldr	r2, [pc, #28]	; (800e9c8 <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)+0x2c>)
 800e9aa:	5883      	ldr	r3, [r0, r2]
 800e9ac:	1812      	adds	r2, r2, r0
 800e9ae:	6850      	ldr	r0, [r2, #4]
 800e9b0:	695a      	ldr	r2, [r3, #20]
	if(enable)
 800e9b2:	2900      	cmp	r1, #0
 800e9b4:	d003      	beq.n	800e9be <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)+0x22>
		target.gpio->ODR |= target.init.Pin;
 800e9b6:	4302      	orrs	r2, r0
 800e9b8:	2000      	movs	r0, #0
 800e9ba:	615a      	str	r2, [r3, #20]
	{
		target.gpio->ODR &= ~target.init.Pin;
	}

	return 0;
}
 800e9bc:	4770      	bx	lr
		target.gpio->ODR &= ~target.init.Pin;
 800e9be:	4382      	bics	r2, r0
 800e9c0:	615a      	str	r2, [r3, #20]
 800e9c2:	0008      	movs	r0, r1
 800e9c4:	e7fa      	b.n	800e9bc <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)+0x20>
 800e9c6:	46c0      	nop			; (mov r8, r8)
 800e9c8:	2000047c 	.word	0x2000047c

0800e9cc <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)>:

uint8_t Sensor_Interface_Board::set_DB9_Mux_Target(uint8_t index, uint8_t target_index)
{
 800e9cc:	0003      	movs	r3, r0
	if((index >= uart_channel_count) || (target_index >= 4)) return 1;
 800e9ce:	2001      	movs	r0, #1
{
 800e9d0:	b570      	push	{r4, r5, r6, lr}
	if((index >= uart_channel_count) || (target_index >= 4)) return 1;
 800e9d2:	4283      	cmp	r3, r0
 800e9d4:	d81e      	bhi.n	800ea14 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x48>
 800e9d6:	2903      	cmp	r1, #3
 800e9d8:	d81c      	bhi.n	800ea14 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x48>
	
	uint8_t target_offset = (index == 0) ? 0 : 2;
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d000      	beq.n	800e9e0 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x14>
 800e9de:	2302      	movs	r3, #2
	auto &target_a0 = db9_mux_select_info[target_offset];
	auto &target_a1 = db9_mux_select_info[target_offset + 1];
	switch(target_index)
	{
		case 0:
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e9e0:	2418      	movs	r4, #24
	auto &target_a1 = db9_mux_select_info[target_offset + 1];
 800e9e2:	1c5e      	adds	r6, r3, #1
 800e9e4:	b2f6      	uxtb	r6, r6
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e9e6:	4363      	muls	r3, r4
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
 800e9e8:	4374      	muls	r4, r6
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e9ea:	4812      	ldr	r0, [pc, #72]	; (800ea34 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x68>)
 800e9ec:	581a      	ldr	r2, [r3, r0]
 800e9ee:	18c3      	adds	r3, r0, r3
 800e9f0:	685d      	ldr	r5, [r3, #4]
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
 800e9f2:	5823      	ldr	r3, [r4, r0]
 800e9f4:	1900      	adds	r0, r0, r4
 800e9f6:	6840      	ldr	r0, [r0, #4]
	switch(target_index)
 800e9f8:	2902      	cmp	r1, #2
 800e9fa:	d010      	beq.n	800ea1e <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x52>
 800e9fc:	2903      	cmp	r1, #3
 800e9fe:	d014      	beq.n	800ea2a <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x5e>
 800ea00:	43c4      	mvns	r4, r0
 800ea02:	2901      	cmp	r1, #1
 800ea04:	d007      	beq.n	800ea16 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x4a>
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800ea06:	6951      	ldr	r1, [r2, #20]
 800ea08:	43a9      	bics	r1, r5
 800ea0a:	6151      	str	r1, [r2, #20]
			break;

		case 1:
			target_a0.gpio->ODR |= target_a0.init.Pin;
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
 800ea0c:	6958      	ldr	r0, [r3, #20]
 800ea0e:	4020      	ands	r0, r4
			target_a1.gpio->ODR |= target_a1.init.Pin;
			break;

		case 3:
			target_a0.gpio->ODR |= target_a0.init.Pin;
			target_a1.gpio->ODR |= target_a1.init.Pin;
 800ea10:	6158      	str	r0, [r3, #20]
			break;
 800ea12:	2000      	movs	r0, #0
	}

	return 0;
}
 800ea14:	bd70      	pop	{r4, r5, r6, pc}
			target_a0.gpio->ODR |= target_a0.init.Pin;
 800ea16:	6951      	ldr	r1, [r2, #20]
 800ea18:	430d      	orrs	r5, r1
 800ea1a:	6155      	str	r5, [r2, #20]
 800ea1c:	e7f6      	b.n	800ea0c <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x40>
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800ea1e:	6951      	ldr	r1, [r2, #20]
 800ea20:	43a9      	bics	r1, r5
 800ea22:	6151      	str	r1, [r2, #20]
			target_a1.gpio->ODR |= target_a1.init.Pin;
 800ea24:	695a      	ldr	r2, [r3, #20]
 800ea26:	4310      	orrs	r0, r2
 800ea28:	e7f2      	b.n	800ea10 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x44>
			target_a0.gpio->ODR |= target_a0.init.Pin;
 800ea2a:	6951      	ldr	r1, [r2, #20]
 800ea2c:	430d      	orrs	r5, r1
 800ea2e:	6155      	str	r5, [r2, #20]
 800ea30:	e7f8      	b.n	800ea24 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x58>
 800ea32:	46c0      	nop			; (mov r8, r8)
 800ea34:	200004ac 	.word	0x200004ac

0800ea38 <Sensor_Interface_Board::set_DB9_12V_Output(bool)>:

void Sensor_Interface_Board::set_DB9_12V_Output(bool enable)
{
 800ea38:	b570      	push	{r4, r5, r6, lr}
 800ea3a:	2402      	movs	r4, #2
 800ea3c:	2501      	movs	r5, #1
 800ea3e:	4b08      	ldr	r3, [pc, #32]	; (800ea60 <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x28>)
	for(auto &target : db9_12v_output_enable_info)
	{
		if(enable)
		{
			target.gpio->ODR |= target.init.Pin;
 800ea40:	681a      	ldr	r2, [r3, #0]
 800ea42:	685e      	ldr	r6, [r3, #4]
 800ea44:	6951      	ldr	r1, [r2, #20]
		if(enable)
 800ea46:	2800      	cmp	r0, #0
 800ea48:	d007      	beq.n	800ea5a <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x22>
			target.gpio->ODR |= target.init.Pin;
 800ea4a:	4331      	orrs	r1, r6
		}
		else
		{
			target.gpio->ODR &= ~target.init.Pin;
 800ea4c:	6151      	str	r1, [r2, #20]
	for(auto &target : db9_12v_output_enable_info)
 800ea4e:	3318      	adds	r3, #24
 800ea50:	2c01      	cmp	r4, #1
 800ea52:	d100      	bne.n	800ea56 <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x1e>
		}
	}
}
 800ea54:	bd70      	pop	{r4, r5, r6, pc}
 800ea56:	002c      	movs	r4, r5
 800ea58:	e7f2      	b.n	800ea40 <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x8>
			target.gpio->ODR &= ~target.init.Pin;
 800ea5a:	43b1      	bics	r1, r6
 800ea5c:	e7f6      	b.n	800ea4c <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x14>
 800ea5e:	46c0      	nop			; (mov r8, r8)
 800ea60:	20000674 	.word	0x20000674

0800ea64 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)>:

uint8_t Sensor_Interface_Board::set_Interface_Mode(uint8_t index, INTERFACE_MODE mode)
{
 800ea64:	b570      	push	{r4, r5, r6, lr}
 800ea66:	0004      	movs	r4, r0
	if(index >= uart_channel_count) return 1;
 800ea68:	2001      	movs	r0, #1
{
 800ea6a:	000d      	movs	r5, r1
	if(index >= uart_channel_count) return 1;
 800ea6c:	4284      	cmp	r4, r0
 800ea6e:	d81a      	bhi.n	800eaa6 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x42>

	switch(mode)
 800ea70:	2904      	cmp	r1, #4
 800ea72:	d80d      	bhi.n	800ea90 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x2c>
 800ea74:	0008      	movs	r0, r1
 800ea76:	f7f5 f9a3 	bl	8003dc0 <__gnu_thumb1_case_uqi>
 800ea7a:	1703      	.short	0x1703
 800ea7c:	231d      	.short	0x231d
 800ea7e:	23          	.byte	0x23
 800ea7f:	00          	.byte	0x00
	{
		case INTERFACE_MODE::RS232:
			set_UART_Mux_Target(index, 0);
 800ea80:	2100      	movs	r1, #0
 800ea82:	0020      	movs	r0, r4
 800ea84:	f7ff ff54 	bl	800e930 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)>
			set_DB9_Mux_Target(index, 0);
 800ea88:	2100      	movs	r1, #0
		case INTERFACE_MODE::SDI:
		case INTERFACE_MODE::DDI:
			set_UART_Mux_Target(index, 3);
			//D1.0,  , RX  MUX 2 
			//https://yona.xslab.co.kr//9.DAEEUN/issue/5 
			set_DB9_Mux_Target(index, 2);
 800ea8a:	0020      	movs	r0, r4
 800ea8c:	f7ff ff9e 	bl	800e9cc <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)>
			break;
	}
	set_UART_Mux(index, true);
 800ea90:	2101      	movs	r1, #1
 800ea92:	0020      	movs	r0, r4
 800ea94:	f7ff ff34 	bl	800e900 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)>
	set_DB9_Mux(index, true);
 800ea98:	2101      	movs	r1, #1
 800ea9a:	0020      	movs	r0, r4
 800ea9c:	f7ff ff7e 	bl	800e99c <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)>
	serial_interface[index] = mode;
 800eaa0:	2000      	movs	r0, #0
 800eaa2:	4b08      	ldr	r3, [pc, #32]	; (800eac4 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x60>)
 800eaa4:	551d      	strb	r5, [r3, r4]

	return 0;
}
 800eaa6:	bd70      	pop	{r4, r5, r6, pc}
			set_UART_Mux_Target(index, 1);
 800eaa8:	2101      	movs	r1, #1
 800eaaa:	0020      	movs	r0, r4
 800eaac:	f7ff ff40 	bl	800e930 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)>
			set_DB9_Mux_Target(index, 1);
 800eab0:	2101      	movs	r1, #1
 800eab2:	e7ea      	b.n	800ea8a <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x26>
			set_UART_Mux_Target(index, 2);
 800eab4:	2102      	movs	r1, #2
			set_UART_Mux_Target(index, 3);
 800eab6:	0020      	movs	r0, r4
 800eab8:	f7ff ff3a 	bl	800e930 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)>
			set_DB9_Mux_Target(index, 2);
 800eabc:	2102      	movs	r1, #2
 800eabe:	e7e4      	b.n	800ea8a <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x26>
			set_UART_Mux_Target(index, 3);
 800eac0:	2103      	movs	r1, #3
 800eac2:	e7f8      	b.n	800eab6 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x52>
 800eac4:	20000f9c 	.word	0x20000f9c

0800eac8 <Sensor_Interface_Board::init()>:
{
 800eac8:	b570      	push	{r4, r5, r6, lr}
 800eaca:	4c3e      	ldr	r4, [pc, #248]	; (800ebc4 <Sensor_Interface_Board::init()+0xfc>)
 800eacc:	0025      	movs	r5, r4
 800eace:	3548      	adds	r5, #72	; 0x48
		HAL_GPIO_Init(target.gpio, &target.init);
 800ead0:	6820      	ldr	r0, [r4, #0]
 800ead2:	1d21      	adds	r1, r4, #4
	for(auto &target : power_relay_info)
 800ead4:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800ead6:	f001 fa5b 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : power_relay_info)
 800eada:	42ac      	cmp	r4, r5
 800eadc:	d1f8      	bne.n	800ead0 <Sensor_Interface_Board::init()+0x8>
 800eade:	4c3a      	ldr	r4, [pc, #232]	; (800ebc8 <Sensor_Interface_Board::init()+0x100>)
 800eae0:	0025      	movs	r5, r4
 800eae2:	35a8      	adds	r5, #168	; 0xa8
		HAL_GPIO_Init(target.gpio, &target.init);
 800eae4:	6820      	ldr	r0, [r4, #0]
 800eae6:	1d21      	adds	r1, r4, #4
	for(auto &target : power_generate_info)
 800eae8:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800eaea:	f001 fa51 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : power_generate_info)
 800eaee:	42ac      	cmp	r4, r5
 800eaf0:	d1f8      	bne.n	800eae4 <Sensor_Interface_Board::init()+0x1c>
		HAL_GPIO_Init(target.gpio, &target.init);
 800eaf2:	4c36      	ldr	r4, [pc, #216]	; (800ebcc <Sensor_Interface_Board::init()+0x104>)
 800eaf4:	6820      	ldr	r0, [r4, #0]
 800eaf6:	1d21      	adds	r1, r4, #4
 800eaf8:	f001 fa4a 	bl	800ff90 <HAL_GPIO_Init>
 800eafc:	0021      	movs	r1, r4
 800eafe:	69a0      	ldr	r0, [r4, #24]
 800eb00:	311c      	adds	r1, #28
 800eb02:	f001 fa45 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : uart_mux_select_info)
 800eb06:	4c32      	ldr	r4, [pc, #200]	; (800ebd0 <Sensor_Interface_Board::init()+0x108>)
 800eb08:	0025      	movs	r5, r4
 800eb0a:	3560      	adds	r5, #96	; 0x60
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb0c:	6820      	ldr	r0, [r4, #0]
 800eb0e:	1d21      	adds	r1, r4, #4
	for(auto &target : uart_mux_select_info)
 800eb10:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb12:	f001 fa3d 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : uart_mux_select_info)
 800eb16:	42a5      	cmp	r5, r4
 800eb18:	d1f8      	bne.n	800eb0c <Sensor_Interface_Board::init()+0x44>
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb1a:	4c2e      	ldr	r4, [pc, #184]	; (800ebd4 <Sensor_Interface_Board::init()+0x10c>)
 800eb1c:	6820      	ldr	r0, [r4, #0]
 800eb1e:	1d21      	adds	r1, r4, #4
 800eb20:	f001 fa36 	bl	800ff90 <HAL_GPIO_Init>
 800eb24:	0021      	movs	r1, r4
 800eb26:	69a0      	ldr	r0, [r4, #24]
 800eb28:	311c      	adds	r1, #28
 800eb2a:	f001 fa31 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : db9_mux_select_info)
 800eb2e:	4c2a      	ldr	r4, [pc, #168]	; (800ebd8 <Sensor_Interface_Board::init()+0x110>)
 800eb30:	0025      	movs	r5, r4
 800eb32:	3560      	adds	r5, #96	; 0x60
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb34:	6820      	ldr	r0, [r4, #0]
 800eb36:	1d21      	adds	r1, r4, #4
	for(auto &target : db9_mux_select_info)
 800eb38:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb3a:	f001 fa29 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : db9_mux_select_info)
 800eb3e:	42ac      	cmp	r4, r5
 800eb40:	d1f8      	bne.n	800eb34 <Sensor_Interface_Board::init()+0x6c>
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb42:	4c26      	ldr	r4, [pc, #152]	; (800ebdc <Sensor_Interface_Board::init()+0x114>)
 800eb44:	6820      	ldr	r0, [r4, #0]
 800eb46:	1d21      	adds	r1, r4, #4
 800eb48:	f001 fa22 	bl	800ff90 <HAL_GPIO_Init>
 800eb4c:	0021      	movs	r1, r4
 800eb4e:	69a0      	ldr	r0, [r4, #24]
 800eb50:	311c      	adds	r1, #28
 800eb52:	f001 fa1d 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : db9_rs232_rtscts_enable_info)
 800eb56:	4c22      	ldr	r4, [pc, #136]	; (800ebe0 <Sensor_Interface_Board::init()+0x118>)
 800eb58:	0025      	movs	r5, r4
 800eb5a:	3560      	adds	r5, #96	; 0x60
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb5c:	6820      	ldr	r0, [r4, #0]
 800eb5e:	1d21      	adds	r1, r4, #4
	for(auto &target : db9_rs232_rtscts_enable_info)
 800eb60:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb62:	f001 fa15 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : db9_rs232_rtscts_enable_info)
 800eb66:	42a5      	cmp	r5, r4
 800eb68:	d1f8      	bne.n	800eb5c <Sensor_Interface_Board::init()+0x94>
 800eb6a:	4c1e      	ldr	r4, [pc, #120]	; (800ebe4 <Sensor_Interface_Board::init()+0x11c>)
 800eb6c:	0025      	movs	r5, r4
 800eb6e:	3548      	adds	r5, #72	; 0x48
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb70:	6820      	ldr	r0, [r4, #0]
 800eb72:	1d21      	adds	r1, r4, #4
	for(auto &target : db9_rs485_txrx_enable_info)
 800eb74:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb76:	f001 fa0b 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : db9_rs485_txrx_enable_info)
 800eb7a:	42ac      	cmp	r4, r5
 800eb7c:	d1f8      	bne.n	800eb70 <Sensor_Interface_Board::init()+0xa8>
 800eb7e:	4c1a      	ldr	r4, [pc, #104]	; (800ebe8 <Sensor_Interface_Board::init()+0x120>)
 800eb80:	0025      	movs	r5, r4
 800eb82:	3560      	adds	r5, #96	; 0x60
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb84:	6820      	ldr	r0, [r4, #0]
 800eb86:	1d21      	adds	r1, r4, #4
	for(auto &target : db9_rs422_txrx_enable_info)
 800eb88:	3418      	adds	r4, #24
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb8a:	f001 fa01 	bl	800ff90 <HAL_GPIO_Init>
	for(auto &target : db9_rs422_txrx_enable_info)
 800eb8e:	42ac      	cmp	r4, r5
 800eb90:	d1f8      	bne.n	800eb84 <Sensor_Interface_Board::init()+0xbc>
		HAL_GPIO_Init(target.gpio, &target.init);
 800eb92:	4c16      	ldr	r4, [pc, #88]	; (800ebec <Sensor_Interface_Board::init()+0x124>)
 800eb94:	6820      	ldr	r0, [r4, #0]
 800eb96:	1d21      	adds	r1, r4, #4
 800eb98:	f001 f9fa 	bl	800ff90 <HAL_GPIO_Init>
 800eb9c:	0021      	movs	r1, r4
 800eb9e:	69a0      	ldr	r0, [r4, #24]
 800eba0:	311c      	adds	r1, #28
 800eba2:	f001 f9f5 	bl	800ff90 <HAL_GPIO_Init>
	set_System_Power(true);
 800eba6:	2001      	movs	r0, #1
 800eba8:	f7ff fe6e 	bl	800e888 <Sensor_Interface_Board::set_System_Power(bool)>
	set_Power_Output(true);
 800ebac:	2001      	movs	r0, #1
 800ebae:	f7ff fe47 	bl	800e840 <Sensor_Interface_Board::set_Power_Output(bool)>
	set_Interface_Mode(0, INTERFACE_MODE::RS232);
 800ebb2:	2100      	movs	r1, #0
 800ebb4:	0008      	movs	r0, r1
 800ebb6:	f7ff ff55 	bl	800ea64 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)>
	set_Interface_Mode(1, INTERFACE_MODE::RS232);
 800ebba:	2100      	movs	r1, #0
 800ebbc:	2001      	movs	r0, #1
 800ebbe:	f7ff ff51 	bl	800ea64 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)>
}
 800ebc2:	bd70      	pop	{r4, r5, r6, pc}
 800ebc4:	20000434 	.word	0x20000434
 800ebc8:	2000050c 	.word	0x2000050c
 800ebcc:	200005b4 	.word	0x200005b4
 800ebd0:	200005e4 	.word	0x200005e4
 800ebd4:	2000047c 	.word	0x2000047c
 800ebd8:	200004ac 	.word	0x200004ac
 800ebdc:	20000674 	.word	0x20000674
 800ebe0:	2000074c 	.word	0x2000074c
 800ebe4:	20000704 	.word	0x20000704
 800ebe8:	200006a4 	.word	0x200006a4
 800ebec:	20000644 	.word	0x20000644

0800ebf0 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)>:

uint8_t Sensor_Interface_Board::set_Interface_TX(uint8_t index, bool enable)
{
 800ebf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebf2:	0004      	movs	r4, r0
	if(index >= uart_channel_count) return 1;
 800ebf4:	2001      	movs	r0, #1
{
 800ebf6:	000d      	movs	r5, r1
	if(index >= uart_channel_count) return 1;
 800ebf8:	4284      	cmp	r4, r0
 800ebfa:	d81a      	bhi.n	800ec32 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x42>

	if(enable)
	{
		led_value |= tx_led_pos[index];
 800ebfc:	4b2e      	ldr	r3, [pc, #184]	; (800ecb8 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xc8>)
 800ebfe:	0062      	lsls	r2, r4, #1
 800ec00:	5ad2      	ldrh	r2, [r2, r3]
 800ec02:	4b2e      	ldr	r3, [pc, #184]	; (800ecbc <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xcc>)
 800ec04:	8819      	ldrh	r1, [r3, #0]
	}
	else
	{
		led_value &= ~tx_led_pos[index];
 800ec06:	0008      	movs	r0, r1
 800ec08:	4390      	bics	r0, r2
	if(enable)
 800ec0a:	2d00      	cmp	r5, #0
 800ec0c:	d001      	beq.n	800ec12 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x22>
		led_value |= tx_led_pos[index];
 800ec0e:	4311      	orrs	r1, r2
 800ec10:	0008      	movs	r0, r1
 800ec12:	8018      	strh	r0, [r3, #0]
	}
	set_LED_Driver_Value(led_value);
 800ec14:	f7fe fc16 	bl	800d444 <set_LED_Driver_Value(unsigned short)>

	switch(serial_interface[index])
 800ec18:	4b29      	ldr	r3, [pc, #164]	; (800ecc0 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xd0>)
 800ec1a:	5d1b      	ldrb	r3, [r3, r4]
 800ec1c:	2b02      	cmp	r3, #2
 800ec1e:	d01a      	beq.n	800ec56 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x66>
 800ec20:	d803      	bhi.n	800ec2a <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x3a>
 800ec22:	2b01      	cmp	r3, #1
 800ec24:	d006      	beq.n	800ec34 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x44>
 800ec26:	2000      	movs	r0, #0
 800ec28:	e003      	b.n	800ec32 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x42>
 800ec2a:	3b03      	subs	r3, #3
 800ec2c:	2000      	movs	r0, #0
 800ec2e:	2b01      	cmp	r3, #1
 800ec30:	d936      	bls.n	800eca0 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xb0>
			break;
		}
	}

	return 0;
}
 800ec32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			uint8_t offset = (index == 0) ? 0 : 2;
 800ec34:	2c00      	cmp	r4, #0
 800ec36:	d000      	beq.n	800ec3a <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x4a>
 800ec38:	2402      	movs	r4, #2
				target.gpio->ODR |= target.init.Pin;
 800ec3a:	2018      	movs	r0, #24
 800ec3c:	4344      	muls	r4, r0
 800ec3e:	4a21      	ldr	r2, [pc, #132]	; (800ecc4 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xd4>)
 800ec40:	58a3      	ldr	r3, [r4, r2]
 800ec42:	1912      	adds	r2, r2, r4
 800ec44:	6851      	ldr	r1, [r2, #4]
 800ec46:	695a      	ldr	r2, [r3, #20]
			if(enable)
 800ec48:	2d00      	cmp	r5, #0
 800ec4a:	d002      	beq.n	800ec52 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x62>
				target.gpio->ODR |= target.init.Pin;
 800ec4c:	430a      	orrs	r2, r1
 800ec4e:	615a      	str	r2, [r3, #20]
 800ec50:	e7e9      	b.n	800ec26 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x36>
				target.gpio->ODR &= ~target.init.Pin;
 800ec52:	438a      	bics	r2, r1
 800ec54:	e7fb      	b.n	800ec4e <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x5e>
				target_de.gpio->ODR |= target_de.init.Pin;
 800ec56:	2118      	movs	r1, #24
 800ec58:	000e      	movs	r6, r1
 800ec5a:	4366      	muls	r6, r4
 800ec5c:	4b1a      	ldr	r3, [pc, #104]	; (800ecc8 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xd8>)
			auto &target_re = db9_rs485_txrx_enable_info[index + 1]; //RS485 RE#
 800ec5e:	1c62      	adds	r2, r4, #1
				target_de.gpio->ODR |= target_de.init.Pin;
 800ec60:	58f0      	ldr	r0, [r6, r3]
 800ec62:	199e      	adds	r6, r3, r6
 800ec64:	6877      	ldr	r7, [r6, #4]
			if(enable)
 800ec66:	2d00      	cmp	r5, #0
 800ec68:	d00c      	beq.n	800ec84 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x94>
				target_de.gpio->ODR |= target_de.init.Pin;
 800ec6a:	6945      	ldr	r5, [r0, #20]
 800ec6c:	433d      	orrs	r5, r7
 800ec6e:	6145      	str	r5, [r0, #20]
				if(index)
 800ec70:	2c00      	cmp	r4, #0
 800ec72:	d0d8      	beq.n	800ec26 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x36>
					target_re.gpio->ODR |= target_re.init.Pin;
 800ec74:	434a      	muls	r2, r1
 800ec76:	58d0      	ldr	r0, [r2, r3]
 800ec78:	189a      	adds	r2, r3, r2
 800ec7a:	6941      	ldr	r1, [r0, #20]
 800ec7c:	6853      	ldr	r3, [r2, #4]
 800ec7e:	430b      	orrs	r3, r1
 800ec80:	6143      	str	r3, [r0, #20]
 800ec82:	e7d0      	b.n	800ec26 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x36>
				target_de.gpio->ODR &= ~target_de.init.Pin;
 800ec84:	6946      	ldr	r6, [r0, #20]
 800ec86:	43be      	bics	r6, r7
 800ec88:	6146      	str	r6, [r0, #20]
				if(index)
 800ec8a:	2c00      	cmp	r4, #0
 800ec8c:	d0cb      	beq.n	800ec26 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x36>
					target_re.gpio->ODR &= ~target_re.init.Pin;
 800ec8e:	434a      	muls	r2, r1
 800ec90:	58d0      	ldr	r0, [r2, r3]
 800ec92:	189b      	adds	r3, r3, r2
 800ec94:	6941      	ldr	r1, [r0, #20]
 800ec96:	685b      	ldr	r3, [r3, #4]
 800ec98:	4399      	bics	r1, r3
 800ec9a:	6141      	str	r1, [r0, #20]
				target.gpio->ODR &= ~target.init.Pin;
 800ec9c:	0028      	movs	r0, r5
 800ec9e:	e7c8      	b.n	800ec32 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x42>
				target.gpio->ODR |= target.init.Pin;
 800eca0:	2018      	movs	r0, #24
 800eca2:	4344      	muls	r4, r0
 800eca4:	4a09      	ldr	r2, [pc, #36]	; (800eccc <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xdc>)
 800eca6:	58a3      	ldr	r3, [r4, r2]
 800eca8:	1912      	adds	r2, r2, r4
 800ecaa:	6851      	ldr	r1, [r2, #4]
 800ecac:	695a      	ldr	r2, [r3, #20]
			if(enable)
 800ecae:	2d00      	cmp	r5, #0
 800ecb0:	d1cc      	bne.n	800ec4c <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x5c>
				target.gpio->ODR &= ~target.init.Pin;
 800ecb2:	438a      	bics	r2, r1
 800ecb4:	615a      	str	r2, [r3, #20]
 800ecb6:	e7f1      	b.n	800ec9c <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xac>
 800ecb8:	08013214 	.word	0x08013214
 800ecbc:	200011f8 	.word	0x200011f8
 800ecc0:	20000f9c 	.word	0x20000f9c
 800ecc4:	200006a4 	.word	0x200006a4
 800ecc8:	20000704 	.word	0x20000704
 800eccc:	20000644 	.word	0x20000644

0800ecd0 <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)>:
	memcpy(&uart_setting[channel_index], &param, sizeof(param));
	return 0;
}

uint8_t Sensor_Interface_Board::set_Interface_RX_Data(uint8_t index, uint8_t data)
{
 800ecd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecd2:	0006      	movs	r6, r0
	if((index >= uart_channel_count) || !serial_interface_received_buffer[index].enable) return 1;
 800ecd4:	2001      	movs	r0, #1
{
 800ecd6:	000d      	movs	r5, r1
	if((index >= uart_channel_count) || !serial_interface_received_buffer[index].enable) return 1;
 800ecd8:	4286      	cmp	r6, r0
 800ecda:	d812      	bhi.n	800ed02 <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)+0x32>
 800ecdc:	2782      	movs	r7, #130	; 0x82
 800ecde:	007f      	lsls	r7, r7, #1
 800ece0:	4377      	muls	r7, r6
 800ece2:	4c08      	ldr	r4, [pc, #32]	; (800ed04 <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)+0x34>)
 800ece4:	5d3b      	ldrb	r3, [r7, r4]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d00b      	beq.n	800ed02 <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)+0x32>
	last_rx_tick_ms[index] = HAL_GetTick();
 800ecea:	f000 fe6b 	bl	800f9c4 <HAL_GetTick>
 800ecee:	4b06      	ldr	r3, [pc, #24]	; (800ed08 <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)+0x38>)
 800ecf0:	00b6      	lsls	r6, r6, #2
 800ecf2:	5198      	str	r0, [r3, r6]

	auto &target = serial_interface_received_buffer[index];
	target.buffer[target.count++] = data;

	return 0;
 800ecf4:	2000      	movs	r0, #0
	target.buffer[target.count++] = data;
 800ecf6:	19e3      	adds	r3, r4, r7
 800ecf8:	885a      	ldrh	r2, [r3, #2]
 800ecfa:	1c51      	adds	r1, r2, #1
 800ecfc:	8059      	strh	r1, [r3, #2]
 800ecfe:	189b      	adds	r3, r3, r2
 800ed00:	711d      	strb	r5, [r3, #4]
}
 800ed02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed04:	20000f9e 	.word	0x20000f9e
 800ed08:	20000f94 	.word	0x20000f94

0800ed0c <Sensor_Interface_Board::set_Interface_RX_Start(unsigned char)>:

void Sensor_Interface_Board::set_Interface_RX_Start(uint8_t index)
{
 800ed0c:	b510      	push	{r4, lr}
	if(index >= uart_channel_count) return;
 800ed0e:	2801      	cmp	r0, #1
 800ed10:	d804      	bhi.n	800ed1c <Sensor_Interface_Board::set_Interface_RX_Start(unsigned char)+0x10>

	set_UART_Receive_Start((index == 0) ? 3 : 2);
 800ed12:	4243      	negs	r3, r0
 800ed14:	4158      	adcs	r0, r3
 800ed16:	3002      	adds	r0, #2
 800ed18:	f7fe faf6 	bl	800d308 <set_UART_Receive_Start(unsigned char)>
}
 800ed1c:	bd10      	pop	{r4, pc}

0800ed1e <Sensor_Interface_Board::get_Interface_Handle(unsigned char)>:

	return (target.gpio->IDR & target.init.Pin);
}

UART_HandleTypeDef* Sensor_Interface_Board::get_Interface_Handle(uint8_t index)
{
 800ed1e:	0003      	movs	r3, r0
 800ed20:	b510      	push	{r4, lr}
	if(index >= uart_channel_count) return nullptr;
 800ed22:	2000      	movs	r0, #0
 800ed24:	2b01      	cmp	r3, #1
 800ed26:	d804      	bhi.n	800ed32 <Sensor_Interface_Board::get_Interface_Handle(unsigned char)+0x14>

	return get_UART_Handle((index == 0) ? 3 : 2);
 800ed28:	4258      	negs	r0, r3
 800ed2a:	4158      	adcs	r0, r3
 800ed2c:	3002      	adds	r0, #2
 800ed2e:	f7fe fb17 	bl	800d360 <get_UART_Handle(unsigned char)>
}
 800ed32:	bd10      	pop	{r4, pc}

0800ed34 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)>:
{
 800ed34:	b570      	push	{r4, r5, r6, lr}
	switch(param.channel)
 800ed36:	7843      	ldrb	r3, [r0, #1]
{
 800ed38:	0005      	movs	r5, r0
	switch(param.channel)
 800ed3a:	2b01      	cmp	r3, #1
 800ed3c:	d004      	beq.n	800ed48 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x14>
 800ed3e:	2b02      	cmp	r3, #2
 800ed40:	d019      	beq.n	800ed76 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x42>
 	if(HAL_UART_Init(target) != HAL_OK) return 1;
 800ed42:	2401      	movs	r4, #1
}
 800ed44:	0020      	movs	r0, r4
 800ed46:	bd70      	pop	{r4, r5, r6, pc}
			channel_index = 0;
 800ed48:	2600      	movs	r6, #0
	target = get_Interface_Handle(channel_index);
 800ed4a:	0030      	movs	r0, r6
 800ed4c:	f7ff ffe7 	bl	800ed1e <Sensor_Interface_Board::get_Interface_Handle(unsigned char)>
	target->Init.BaudRate = param.baudrate;
 800ed50:	78e9      	ldrb	r1, [r5, #3]
 800ed52:	78ab      	ldrb	r3, [r5, #2]
 800ed54:	792a      	ldrb	r2, [r5, #4]
 800ed56:	0209      	lsls	r1, r1, #8
 800ed58:	4319      	orrs	r1, r3
 800ed5a:	796b      	ldrb	r3, [r5, #5]
 800ed5c:	0412      	lsls	r2, r2, #16
 800ed5e:	4311      	orrs	r1, r2
 800ed60:	061b      	lsls	r3, r3, #24
 800ed62:	430b      	orrs	r3, r1
 800ed64:	6043      	str	r3, [r0, #4]
	switch(param.databit)
 800ed66:	79ab      	ldrb	r3, [r5, #6]
	target = get_Interface_Handle(channel_index);
 800ed68:	0004      	movs	r4, r0
	switch(param.databit)
 800ed6a:	2b07      	cmp	r3, #7
 800ed6c:	d005      	beq.n	800ed7a <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x46>
 800ed6e:	2b08      	cmp	r3, #8
 800ed70:	d1e7      	bne.n	800ed42 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
			target->Init.WordLength = UART_WORDLENGTH_8B;
 800ed72:	2300      	movs	r3, #0
 800ed74:	e003      	b.n	800ed7e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x4a>
	switch(param.channel)
 800ed76:	2601      	movs	r6, #1
 800ed78:	e7e7      	b.n	800ed4a <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x16>
			target->Init.WordLength = UART_WORDLENGTH_7B;
 800ed7a:	2380      	movs	r3, #128	; 0x80
 800ed7c:	055b      	lsls	r3, r3, #21
			target->Init.WordLength = UART_WORDLENGTH_8B;
 800ed7e:	60a3      	str	r3, [r4, #8]
	switch(param.parity)
 800ed80:	79eb      	ldrb	r3, [r5, #7]
 800ed82:	2b01      	cmp	r3, #1
 800ed84:	d00f      	beq.n	800eda6 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x72>
 800ed86:	2b02      	cmp	r3, #2
 800ed88:	d00a      	beq.n	800eda0 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x6c>
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d1d9      	bne.n	800ed42 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
			target->Init.Parity = UART_PARITY_ODD;
 800ed8e:	6123      	str	r3, [r4, #16]
	switch(param.stop_bit)
 800ed90:	7a2b      	ldrb	r3, [r5, #8]
 800ed92:	2b01      	cmp	r3, #1
 800ed94:	d009      	beq.n	800edaa <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x76>
 800ed96:	2b02      	cmp	r3, #2
 800ed98:	d1d3      	bne.n	800ed42 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
			target->Init.StopBits = UART_STOPBITS_2;
 800ed9a:	2380      	movs	r3, #128	; 0x80
 800ed9c:	019b      	lsls	r3, r3, #6
 800ed9e:	e005      	b.n	800edac <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x78>
			target->Init.Parity = UART_PARITY_EVEN;
 800eda0:	2380      	movs	r3, #128	; 0x80
			target->Init.Parity = UART_PARITY_ODD;
 800eda2:	00db      	lsls	r3, r3, #3
 800eda4:	e7f3      	b.n	800ed8e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x5a>
 800eda6:	23c0      	movs	r3, #192	; 0xc0
 800eda8:	e7fb      	b.n	800eda2 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x6e>
			target->Init.StopBits = UART_STOPBITS_1;
 800edaa:	2300      	movs	r3, #0
			target->Init.StopBits = UART_STOPBITS_2;
 800edac:	60e3      	str	r3, [r4, #12]
	switch(param.flow_control)
 800edae:	7a6b      	ldrb	r3, [r5, #9]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d003      	beq.n	800edbc <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x88>
 800edb4:	2b01      	cmp	r3, #1
 800edb6:	d1c4      	bne.n	800ed42 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
			target->Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800edb8:	23c0      	movs	r3, #192	; 0xc0
 800edba:	009b      	lsls	r3, r3, #2
	target->Init.Mode = UART_MODE_TX_RX;
 800edbc:	220c      	movs	r2, #12
			target->Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800edbe:	61a3      	str	r3, [r4, #24]
	target->Init.WordLength = UART_WORDLENGTH_8B;
 800edc0:	2300      	movs	r3, #0
	target->Init.Mode = UART_MODE_TX_RX;
 800edc2:	6162      	str	r2, [r4, #20]
	target->Init.WordLength = UART_WORDLENGTH_8B;
 800edc4:	60a3      	str	r3, [r4, #8]
	target->Init.OverSampling = UART_OVERSAMPLING_16;
 800edc6:	61e3      	str	r3, [r4, #28]
	target->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800edc8:	6223      	str	r3, [r4, #32]
	target->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800edca:	6263      	str	r3, [r4, #36]	; 0x24
	HAL_UART_AbortReceive(target);
 800edcc:	0020      	movs	r0, r4
 800edce:	f002 fa8f 	bl	80112f0 <HAL_UART_AbortReceive>
 	if(HAL_UART_Init(target) != HAL_OK) return 1;
 800edd2:	0020      	movs	r0, r4
 800edd4:	f003 fa56 	bl	8012284 <HAL_UART_Init>
 800edd8:	1e01      	subs	r1, r0, #0
 800edda:	d1b2      	bne.n	800ed42 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
	if(HAL_UARTEx_SetTxFifoThreshold(target, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) return 1;
 800eddc:	0020      	movs	r0, r4
 800edde:	f003 fb9d 	bl	801251c <HAL_UARTEx_SetTxFifoThreshold>
 800ede2:	1e01      	subs	r1, r0, #0
 800ede4:	d1ad      	bne.n	800ed42 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
	if(HAL_UARTEx_SetRxFifoThreshold(target, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) return 1;
 800ede6:	0020      	movs	r0, r4
 800ede8:	f003 fbbc 	bl	8012564 <HAL_UARTEx_SetRxFifoThreshold>
 800edec:	2800      	cmp	r0, #0
 800edee:	d1a8      	bne.n	800ed42 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
	if(HAL_UARTEx_DisableFifoMode(target) != HAL_OK) return 1;
 800edf0:	0020      	movs	r0, r4
 800edf2:	f003 fb75 	bl	80124e0 <HAL_UARTEx_DisableFifoMode>
 800edf6:	1e04      	subs	r4, r0, #0
 800edf8:	d1a3      	bne.n	800ed42 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
	set_Interface_RX_Start(channel_index);
 800edfa:	0030      	movs	r0, r6
 800edfc:	f7ff ff86 	bl	800ed0c <Sensor_Interface_Board::set_Interface_RX_Start(unsigned char)>
	switch(param.type)
 800ee00:	7828      	ldrb	r0, [r5, #0]
 800ee02:	3801      	subs	r0, #1
 800ee04:	2803      	cmp	r0, #3
 800ee06:	d89c      	bhi.n	800ed42 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
 800ee08:	f7f4 ffda 	bl	8003dc0 <__gnu_thumb1_case_uqi>
 800ee0c:	12100e02 	.word	0x12100e02
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::RS232);
 800ee10:	2100      	movs	r1, #0
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::DDI);
 800ee12:	0030      	movs	r0, r6
 800ee14:	f7ff fe26 	bl	800ea64 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)>
	memcpy(&uart_setting[channel_index], &param, sizeof(param));
 800ee18:	220a      	movs	r2, #10
 800ee1a:	4356      	muls	r6, r2
 800ee1c:	4805      	ldr	r0, [pc, #20]	; (800ee34 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x100>)
 800ee1e:	0029      	movs	r1, r5
 800ee20:	1980      	adds	r0, r0, r6
 800ee22:	f7f8 f8d7 	bl	8006fd4 <memcpy>
	return 0;
 800ee26:	e78d      	b.n	800ed44 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x10>
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::RS422);
 800ee28:	2101      	movs	r1, #1
 800ee2a:	e7f2      	b.n	800ee12 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xde>
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::RS485);
 800ee2c:	2102      	movs	r1, #2
 800ee2e:	e7f0      	b.n	800ee12 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xde>
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::DDI);
 800ee30:	2104      	movs	r1, #4
 800ee32:	e7ee      	b.n	800ee12 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xde>
 800ee34:	2000041e 	.word	0x2000041e

0800ee38 <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)>:

float Sensor_Interface_Board::get_Voltage_RAW(uint8_t index)
{
 800ee38:	b510      	push	{r4, lr}
	if(index >= vi_channel_count) return 0;
 800ee3a:	2803      	cmp	r0, #3
 800ee3c:	d805      	bhi.n	800ee4a <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)+0x12>

	uint8_t target_index = (index * 2);
 800ee3e:	0040      	lsls	r0, r0, #1

	return adc.get_Voltage(target_index);
 800ee40:	b2c1      	uxtb	r1, r0
 800ee42:	4803      	ldr	r0, [pc, #12]	; (800ee50 <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)+0x18>)
 800ee44:	f000 fc92 	bl	800f76c <TLA2528::get_Voltage(unsigned char)>
}
 800ee48:	bd10      	pop	{r4, pc}
	if(index >= vi_channel_count) return 0;
 800ee4a:	2000      	movs	r0, #0
 800ee4c:	e7fc      	b.n	800ee48 <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)+0x10>
 800ee4e:	46c0      	nop			; (mov r8, r8)
 800ee50:	200011a8 	.word	0x200011a8

0800ee54 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)>:

int16_t Sensor_Interface_Board::get_Voltage_mV(uint8_t index)
{
	if(index >= vi_channel_count) return 0;
 800ee54:	2300      	movs	r3, #0
{
 800ee56:	b507      	push	{r0, r1, r2, lr}
	if(index >= vi_channel_count) return 0;
 800ee58:	2803      	cmp	r0, #3
 800ee5a:	d80f      	bhi.n	800ee7c <Sensor_Interface_Board::get_Voltage_mV(unsigned char)+0x28>

	uint16_t voltage_mv = get_Voltage_RAW(index) * 1000;
 800ee5c:	f7ff ffec 	bl	800ee38 <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)>
 800ee60:	4907      	ldr	r1, [pc, #28]	; (800ee80 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)+0x2c>)
 800ee62:	f7f5 fe37 	bl	8004ad4 <__aeabi_fmul>
 800ee66:	f7f5 f9cd 	bl	8004204 <__aeabi_f2uiz>
	return map(voltage_mv, 1500, 3500, -10000, 10000);
 800ee6a:	4b06      	ldr	r3, [pc, #24]	; (800ee84 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)+0x30>)
 800ee6c:	4a06      	ldr	r2, [pc, #24]	; (800ee88 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)+0x34>)
 800ee6e:	9300      	str	r3, [sp, #0]
 800ee70:	4906      	ldr	r1, [pc, #24]	; (800ee8c <Sensor_Interface_Board::get_Voltage_mV(unsigned char)+0x38>)
 800ee72:	4b07      	ldr	r3, [pc, #28]	; (800ee90 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)+0x3c>)
 800ee74:	b280      	uxth	r0, r0
 800ee76:	f000 fcdd 	bl	800f834 <map(long, long, long, long, long)>
 800ee7a:	b203      	sxth	r3, r0
}
 800ee7c:	0018      	movs	r0, r3
 800ee7e:	bd0e      	pop	{r1, r2, r3, pc}
 800ee80:	447a0000 	.word	0x447a0000
 800ee84:	00002710 	.word	0x00002710
 800ee88:	00000dac 	.word	0x00000dac
 800ee8c:	000005dc 	.word	0x000005dc
 800ee90:	ffffd8f0 	.word	0xffffd8f0

0800ee94 <Sensor_Interface_Board::get_Current_RAW(unsigned char)>:

float Sensor_Interface_Board::get_Current_RAW(uint8_t index)
{
 800ee94:	b510      	push	{r4, lr}
	if(index >= vi_channel_count) return 0;
 800ee96:	2803      	cmp	r0, #3
 800ee98:	d806      	bhi.n	800eea8 <Sensor_Interface_Board::get_Current_RAW(unsigned char)+0x14>

	uint8_t target_index = (index * 2 + 1);
 800ee9a:	0041      	lsls	r1, r0, #1
 800ee9c:	3101      	adds	r1, #1
	return adc.get_Voltage(target_index);
 800ee9e:	4803      	ldr	r0, [pc, #12]	; (800eeac <Sensor_Interface_Board::get_Current_RAW(unsigned char)+0x18>)
 800eea0:	b2c9      	uxtb	r1, r1
 800eea2:	f000 fc63 	bl	800f76c <TLA2528::get_Voltage(unsigned char)>
}
 800eea6:	bd10      	pop	{r4, pc}
	if(index >= vi_channel_count) return 0;
 800eea8:	2000      	movs	r0, #0
 800eeaa:	e7fc      	b.n	800eea6 <Sensor_Interface_Board::get_Current_RAW(unsigned char)+0x12>
 800eeac:	200011a8 	.word	0x200011a8

0800eeb0 <Sensor_Interface_Board::get_Current_uA(unsigned char)>:

uint16_t Sensor_Interface_Board::get_Current_uA(uint8_t index)
{
	if(index >= vi_channel_count) return 0;
 800eeb0:	2300      	movs	r3, #0
{
 800eeb2:	b510      	push	{r4, lr}
	if(index >= vi_channel_count) return 0;
 800eeb4:	2803      	cmp	r0, #3
 800eeb6:	d80d      	bhi.n	800eed4 <Sensor_Interface_Board::get_Current_uA(unsigned char)+0x24>

	uint32_t voltage_uv = get_Current_RAW(index) * 1000 * 1000; //uA Unit
 800eeb8:	f7ff ffec 	bl	800ee94 <Sensor_Interface_Board::get_Current_RAW(unsigned char)>
 800eebc:	4906      	ldr	r1, [pc, #24]	; (800eed8 <Sensor_Interface_Board::get_Current_uA(unsigned char)+0x28>)
 800eebe:	f7f5 fe09 	bl	8004ad4 <__aeabi_fmul>
 800eec2:	4905      	ldr	r1, [pc, #20]	; (800eed8 <Sensor_Interface_Board::get_Current_uA(unsigned char)+0x28>)
 800eec4:	f7f5 fe06 	bl	8004ad4 <__aeabi_fmul>
 800eec8:	f7f5 f99c 	bl	8004204 <__aeabi_f2uiz>
	return voltage_uv / 250;
 800eecc:	21fa      	movs	r1, #250	; 0xfa
 800eece:	f7f4 ff8b 	bl	8003de8 <__udivsi3>
 800eed2:	b283      	uxth	r3, r0
}
 800eed4:	0018      	movs	r0, r3
 800eed6:	bd10      	pop	{r4, pc}
 800eed8:	447a0000 	.word	0x447a0000

0800eedc <Sensor_Interface_Board::update_ADC_Value()>:

uint8_t Sensor_Interface_Board::update_ADC_Value()
{
 800eedc:	b510      	push	{r4, lr}
	return adc.update_Value();
 800eede:	4802      	ldr	r0, [pc, #8]	; (800eee8 <Sensor_Interface_Board::update_ADC_Value()+0xc>)
 800eee0:	f000 fc4e 	bl	800f780 <TLA2528::update_Value()>
}
 800eee4:	bd10      	pop	{r4, pc}
 800eee6:	46c0      	nop			; (mov r8, r8)
 800eee8:	200011a8 	.word	0x200011a8

0800eeec <Sensor_Interface_Board::update_RX_LED_Status()>:

void Sensor_Interface_Board::update_RX_LED_Status()
{
 800eeec:	b570      	push	{r4, r5, r6, lr}
	uint32_t current_tick = HAL_GetTick();
 800eeee:	f000 fd69 	bl	800f9c4 <HAL_GetTick>
	uint16_t last_led_status = led_value;
	for(uint8_t i = 0; i < uart_channel_count; i++)
	{
		if(current_tick - last_rx_tick_ms[i] < 30)
 800eef2:	4a0e      	ldr	r2, [pc, #56]	; (800ef2c <Sensor_Interface_Board::update_RX_LED_Status()+0x40>)
	uint16_t last_led_status = led_value;
 800eef4:	4c0e      	ldr	r4, [pc, #56]	; (800ef30 <Sensor_Interface_Board::update_RX_LED_Status()+0x44>)
		if(current_tick - last_rx_tick_ms[i] < 30)
 800eef6:	6813      	ldr	r3, [r2, #0]
	uint16_t last_led_status = led_value;
 800eef8:	8821      	ldrh	r1, [r4, #0]
		if(current_tick - last_rx_tick_ms[i] < 30)
 800eefa:	1ac3      	subs	r3, r0, r3
 800eefc:	2b1d      	cmp	r3, #29
 800eefe:	d910      	bls.n	800ef22 <Sensor_Interface_Board::update_RX_LED_Status()+0x36>
		{
			led_value |= rx_led_pos[i];
		}
		else
		{
			led_value &= ~rx_led_pos[i];
 800ef00:	4b0c      	ldr	r3, [pc, #48]	; (800ef34 <Sensor_Interface_Board::update_RX_LED_Status()+0x48>)
 800ef02:	400b      	ands	r3, r1
		if(current_tick - last_rx_tick_ms[i] < 30)
 800ef04:	2502      	movs	r5, #2
 800ef06:	6852      	ldr	r2, [r2, #4]
 800ef08:	1a82      	subs	r2, r0, r2
			led_value |= rx_led_pos[i];
 800ef0a:	0028      	movs	r0, r5
 800ef0c:	4318      	orrs	r0, r3
		if(current_tick - last_rx_tick_ms[i] < 30)
 800ef0e:	2a1d      	cmp	r2, #29
 800ef10:	d901      	bls.n	800ef16 <Sensor_Interface_Board::update_RX_LED_Status()+0x2a>
			led_value &= ~rx_led_pos[i];
 800ef12:	43ab      	bics	r3, r5
 800ef14:	0018      	movs	r0, r3
 800ef16:	8020      	strh	r0, [r4, #0]
		}
	}
	if(last_led_status != led_value)
 800ef18:	4281      	cmp	r1, r0
 800ef1a:	d001      	beq.n	800ef20 <Sensor_Interface_Board::update_RX_LED_Status()+0x34>
	{
		set_LED_Driver_Value(led_value);
 800ef1c:	f7fe fa92 	bl	800d444 <set_LED_Driver_Value(unsigned short)>
	}
}
 800ef20:	bd70      	pop	{r4, r5, r6, pc}
			led_value |= rx_led_pos[i];
 800ef22:	2380      	movs	r3, #128	; 0x80
 800ef24:	01db      	lsls	r3, r3, #7
 800ef26:	430b      	orrs	r3, r1
 800ef28:	e7ec      	b.n	800ef04 <Sensor_Interface_Board::update_RX_LED_Status()+0x18>
 800ef2a:	46c0      	nop			; (mov r8, r8)
 800ef2c:	20000f94 	.word	0x20000f94
 800ef30:	200011f8 	.word	0x200011f8
 800ef34:	ffffbfff 	.word	0xffffbfff

0800ef38 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:

uint8_t Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800ef38:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch(request->header.command)
 800ef3a:	784b      	ldrb	r3, [r1, #1]
{
 800ef3c:	000d      	movs	r5, r1
 800ef3e:	0016      	movs	r6, r2
 800ef40:	b08b      	sub	sp, #44	; 0x2c
	switch(request->header.command)
 800ef42:	2b70      	cmp	r3, #112	; 0x70
 800ef44:	d100      	bne.n	800ef48 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x10>
 800ef46:	e06e      	b.n	800f026 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xee>
 800ef48:	d808      	bhi.n	800ef5c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24>
 800ef4a:	2b50      	cmp	r3, #80	; 0x50
 800ef4c:	d04f      	beq.n	800efee <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xb6>
 800ef4e:	2b51      	cmp	r3, #81	; 0x51
 800ef50:	d100      	bne.n	800ef54 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1c>
 800ef52:	e0be      	b.n	800f0d2 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x19a>
 800ef54:	2402      	movs	r4, #2

		default:
			return 2;
	}
	return 0;
 800ef56:	0020      	movs	r0, r4
 800ef58:	b00b      	add	sp, #44	; 0x2c
 800ef5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch(request->header.command)
 800ef5c:	2b71      	cmp	r3, #113	; 0x71
 800ef5e:	d100      	bne.n	800ef62 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2a>
 800ef60:	e084      	b.n	800f06c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x134>
 800ef62:	2b80      	cmp	r3, #128	; 0x80
 800ef64:	d1f6      	bne.n	800ef54 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1c>
			if(request->header.data_length < sizeof(Protocol::Interface::Data_Buffer)) return 1;
 800ef66:	788b      	ldrb	r3, [r1, #2]
 800ef68:	2b02      	cmp	r3, #2
 800ef6a:	d95f      	bls.n	800f02c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf4>
			switch(buffer->channel)
 800ef6c:	78cb      	ldrb	r3, [r1, #3]
 800ef6e:	2b01      	cmp	r3, #1
 800ef70:	d100      	bne.n	800ef74 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x3c>
 800ef72:	e08e      	b.n	800f092 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x15a>
 800ef74:	2401      	movs	r4, #1
 800ef76:	2b02      	cmp	r3, #2
 800ef78:	d1ed      	bne.n	800ef56 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e>
			auto target = get_Interface_Handle(target_index);
 800ef7a:	0020      	movs	r0, r4
 800ef7c:	f7ff fecf 	bl	800ed1e <Sensor_Interface_Board::get_Interface_Handle(unsigned char)>
			if(serial_interface[target_index] == INTERFACE_MODE::DDI) { set_DB9_12V_Output(true); }
 800ef80:	4b61      	ldr	r3, [pc, #388]	; (800f108 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1d0>)
			auto target = get_Interface_Handle(target_index);
 800ef82:	0007      	movs	r7, r0
			if(serial_interface[target_index] == INTERFACE_MODE::DDI) { set_DB9_12V_Output(true); }
 800ef84:	5d1b      	ldrb	r3, [r3, r4]
 800ef86:	2b04      	cmp	r3, #4
 800ef88:	d102      	bne.n	800ef90 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x58>
 800ef8a:	2001      	movs	r0, #1
 800ef8c:	f7ff fd54 	bl	800ea38 <Sensor_Interface_Board::set_DB9_12V_Output(bool)>
			if(request->header.data_length)
 800ef90:	78ab      	ldrb	r3, [r5, #2]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d010      	beq.n	800efb8 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x80>
				set_Interface_TX(target_index, true);
 800ef96:	2101      	movs	r1, #1
 800ef98:	0020      	movs	r0, r4
 800ef9a:	f7ff fe29 	bl	800ebf0 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)>
				HAL_UART_Transmit(target, buffer->data, request->header.data_length - 1, -1);
 800ef9e:	2301      	movs	r3, #1
 800efa0:	78aa      	ldrb	r2, [r5, #2]
 800efa2:	1da9      	adds	r1, r5, #6
 800efa4:	3a01      	subs	r2, #1
 800efa6:	0038      	movs	r0, r7
 800efa8:	b292      	uxth	r2, r2
 800efaa:	425b      	negs	r3, r3
 800efac:	f003 f898 	bl	80120e0 <HAL_UART_Transmit>
				set_Interface_TX(target_index, false);
 800efb0:	2100      	movs	r1, #0
 800efb2:	0020      	movs	r0, r4
 800efb4:	f7ff fe1c 	bl	800ebf0 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)>
			target_buffer.count = 0;
 800efb8:	2382      	movs	r3, #130	; 0x82
 800efba:	2100      	movs	r1, #0
 800efbc:	005b      	lsls	r3, r3, #1
 800efbe:	4363      	muls	r3, r4
 800efc0:	4f52      	ldr	r7, [pc, #328]	; (800f10c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1d4>)
 800efc2:	18fa      	adds	r2, r7, r3
 800efc4:	8051      	strh	r1, [r2, #2]
			target_buffer.enable = true;
 800efc6:	2201      	movs	r2, #1
 800efc8:	55da      	strb	r2, [r3, r7]
			uint32_t receive_start_tick = HAL_GetTick();
 800efca:	f000 fcfb 	bl	800f9c4 <HAL_GetTick>
 800efce:	9005      	str	r0, [sp, #20]
			while((HAL_GetTick() - receive_start_tick) < buffer->receive_timeout_ms)
 800efd0:	f000 fcf8 	bl	800f9c4 <HAL_GetTick>
 800efd4:	9b05      	ldr	r3, [sp, #20]
 800efd6:	792a      	ldrb	r2, [r5, #4]
 800efd8:	1ac0      	subs	r0, r0, r3
 800efda:	796b      	ldrb	r3, [r5, #5]
 800efdc:	021b      	lsls	r3, r3, #8
 800efde:	4313      	orrs	r3, r2
 800efe0:	4298      	cmp	r0, r3
 800efe2:	d258      	bcs.n	800f096 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x15e>
				set_Watchdog_Timer_Reset();
 800efe4:	f7fe f9a6 	bl	800d334 <set_Watchdog_Timer_Reset()>
				update_RX_LED_Status();
 800efe8:	f7ff ff80 	bl	800eeec <Sensor_Interface_Board::update_RX_LED_Status()>
			while((HAL_GetTick() - receive_start_tick) < buffer->receive_timeout_ms)
 800efec:	e7f0      	b.n	800efd0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x98>
			if(request->header.data_length != 1) return 1;
 800efee:	788b      	ldrb	r3, [r1, #2]
 800eff0:	2b01      	cmp	r3, #1
 800eff2:	d11b      	bne.n	800f02c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf4>
			if(!number || (number > vi_channel_count)) return 1;
 800eff4:	78cd      	ldrb	r5, [r1, #3]
 800eff6:	3d01      	subs	r5, #1
 800eff8:	b2ed      	uxtb	r5, r5
 800effa:	2d03      	cmp	r5, #3
 800effc:	d816      	bhi.n	800f02c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf4>
			uint8_t buffer[vi_channel_count] = {};
 800effe:	2400      	movs	r4, #0
			response.header.command = Protocol::COMMAND::ANALOG_RESPONSE;
 800f000:	335f      	adds	r3, #95	; 0x5f
 800f002:	7053      	strb	r3, [r2, #1]
			((int16_t*)buffer)[0] = get_Voltage_mV(number - 1);
 800f004:	0028      	movs	r0, r5
			uint8_t buffer[vi_channel_count] = {};
 800f006:	9406      	str	r4, [sp, #24]
			((int16_t*)buffer)[0] = get_Voltage_mV(number - 1);
 800f008:	f7ff ff24 	bl	800ee54 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)>
 800f00c:	ab02      	add	r3, sp, #8
 800f00e:	8218      	strh	r0, [r3, #16]
			((uint16_t*)buffer)[1] = get_Current_uA(number - 1);
 800f010:	0028      	movs	r0, r5
 800f012:	f7ff ff4d 	bl	800eeb0 <Sensor_Interface_Board::get_Current_uA(unsigned char)>
			response.init_Data(buffer, sizeof(buffer));
 800f016:	2204      	movs	r2, #4
			((uint16_t*)buffer)[1] = get_Current_uA(number - 1);
 800f018:	ab02      	add	r3, sp, #8
 800f01a:	8258      	strh	r0, [r3, #18]
			response.init_Data((uint8_t*)buffer, sizeof(buffer));
 800f01c:	0030      	movs	r0, r6
 800f01e:	a906      	add	r1, sp, #24
 800f020:	f7ff fbb1 	bl	800e786 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			break;
 800f024:	e797      	b.n	800ef56 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e>
			if(request->header.data_length != sizeof(Protocol::Interface::Setting_Buffer)) return 1;
 800f026:	788b      	ldrb	r3, [r1, #2]
 800f028:	2b0a      	cmp	r3, #10
 800f02a:	d001      	beq.n	800f030 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf8>
			if(request->header.data_length) return 1;
 800f02c:	2401      	movs	r4, #1
 800f02e:	e792      	b.n	800ef56 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e>
			printf("%d, %d, %ld, %d, %d, %d\n", (uint8_t)param->type, (uint8_t)param->channel, param->baudrate, (uint8_t)param->parity, (uint8_t)param->stop_bit, (uint8_t)param->flow_control);
 800f030:	798a      	ldrb	r2, [r1, #6]
 800f032:	794b      	ldrb	r3, [r1, #5]
 800f034:	1ccc      	adds	r4, r1, #3
 800f036:	0212      	lsls	r2, r2, #8
 800f038:	79c9      	ldrb	r1, [r1, #7]
 800f03a:	431a      	orrs	r2, r3
 800f03c:	7a2b      	ldrb	r3, [r5, #8]
 800f03e:	7b28      	ldrb	r0, [r5, #12]
 800f040:	0409      	lsls	r1, r1, #16
 800f042:	430a      	orrs	r2, r1
 800f044:	061b      	lsls	r3, r3, #24
 800f046:	78e9      	ldrb	r1, [r5, #3]
 800f048:	4313      	orrs	r3, r2
 800f04a:	792a      	ldrb	r2, [r5, #4]
 800f04c:	9002      	str	r0, [sp, #8]
 800f04e:	7ae8      	ldrb	r0, [r5, #11]
 800f050:	9001      	str	r0, [sp, #4]
 800f052:	7aa8      	ldrb	r0, [r5, #10]
 800f054:	9000      	str	r0, [sp, #0]
 800f056:	482e      	ldr	r0, [pc, #184]	; (800f110 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1d8>)
 800f058:	f7f8 ff0a 	bl	8007e70 <iprintf>
			if(set_Interface_Setting(*param)) return 1;
 800f05c:	0020      	movs	r0, r4
 800f05e:	f7ff fe69 	bl	800ed34 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)>
 800f062:	1e04      	subs	r4, r0, #0
 800f064:	d1e2      	bne.n	800f02c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf4>
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800f066:	2324      	movs	r3, #36	; 0x24
 800f068:	7073      	strb	r3, [r6, #1]
			break;
 800f06a:	e774      	b.n	800ef56 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e>
			if(request->header.data_length != 1) return 1;
 800f06c:	788b      	ldrb	r3, [r1, #2]
 800f06e:	2b01      	cmp	r3, #1
 800f070:	d1dc      	bne.n	800f02c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf4>
			uint8_t number = request->data[0];
 800f072:	78c9      	ldrb	r1, [r1, #3]
			if(!number || (number > uart_channel_count)) return 1;
 800f074:	3901      	subs	r1, #1
 800f076:	b2cb      	uxtb	r3, r1
 800f078:	2b01      	cmp	r3, #1
 800f07a:	d8d7      	bhi.n	800f02c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf4>
			response.header.command = Protocol::COMMAND::SERIAL_SETUP_READ_RESPONSE;
 800f07c:	2382      	movs	r3, #130	; 0x82
 800f07e:	7053      	strb	r3, [r2, #1]
			response.init_Data((uint8_t*)&uart_setting[number - 1], sizeof(Protocol::Interface::Setting_Buffer));
 800f080:	220a      	movs	r2, #10
 800f082:	4351      	muls	r1, r2
 800f084:	4b23      	ldr	r3, [pc, #140]	; (800f114 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1dc>)
 800f086:	1859      	adds	r1, r3, r1
			response.init_Data(target_buffer.buffer, target_buffer.count);
 800f088:	0030      	movs	r0, r6
 800f08a:	f7ff fb7c 	bl	800e786 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
	return 0;
 800f08e:	2400      	movs	r4, #0
			break;
 800f090:	e761      	b.n	800ef56 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e>
					target_index = 0;
 800f092:	2400      	movs	r4, #0
 800f094:	e771      	b.n	800ef7a <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x42>
			target_buffer.enable = false;
 800f096:	2382      	movs	r3, #130	; 0x82
 800f098:	2000      	movs	r0, #0
 800f09a:	005b      	lsls	r3, r3, #1
 800f09c:	4363      	muls	r3, r4
 800f09e:	54f8      	strb	r0, [r7, r3]
			if(serial_interface[target_index] == INTERFACE_MODE::DDI) { set_DB9_12V_Output(false); }
 800f0a0:	4b19      	ldr	r3, [pc, #100]	; (800f108 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1d0>)
 800f0a2:	5d1b      	ldrb	r3, [r3, r4]
 800f0a4:	2b04      	cmp	r3, #4
 800f0a6:	d101      	bne.n	800f0ac <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x174>
 800f0a8:	f7ff fcc6 	bl	800ea38 <Sensor_Interface_Board::set_DB9_12V_Output(bool)>
			led_value &= ~rx_led_pos[target_index];
 800f0ac:	4b1a      	ldr	r3, [pc, #104]	; (800f118 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
 800f0ae:	0062      	lsls	r2, r4, #1
 800f0b0:	5ad2      	ldrh	r2, [r2, r3]
 800f0b2:	4b1a      	ldr	r3, [pc, #104]	; (800f11c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e4>)
 800f0b4:	8818      	ldrh	r0, [r3, #0]
 800f0b6:	4390      	bics	r0, r2
 800f0b8:	8018      	strh	r0, [r3, #0]
			set_LED_Driver_Value(led_value);
 800f0ba:	f7fe f9c3 	bl	800d444 <set_LED_Driver_Value(unsigned short)>
			response.init_Data(target_buffer.buffer, target_buffer.count);
 800f0be:	2182      	movs	r1, #130	; 0x82
			response.header.command = Protocol::COMMAND::SERIAL_WRITE_RESPONSE;
 800f0c0:	2381      	movs	r3, #129	; 0x81
			response.init_Data(target_buffer.buffer, target_buffer.count);
 800f0c2:	0049      	lsls	r1, r1, #1
 800f0c4:	4361      	muls	r1, r4
			response.header.command = Protocol::COMMAND::SERIAL_WRITE_RESPONSE;
 800f0c6:	7073      	strb	r3, [r6, #1]
			response.init_Data(target_buffer.buffer, target_buffer.count);
 800f0c8:	187b      	adds	r3, r7, r1
 800f0ca:	3104      	adds	r1, #4
 800f0cc:	789a      	ldrb	r2, [r3, #2]
 800f0ce:	1879      	adds	r1, r7, r1
 800f0d0:	e7da      	b.n	800f088 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x150>
			if(request->header.data_length) return 1;
 800f0d2:	788c      	ldrb	r4, [r1, #2]
 800f0d4:	2c00      	cmp	r4, #0
 800f0d6:	d1a9      	bne.n	800f02c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf4>
			response.header.command = Protocol::COMMAND::ANALOG_ALL_RESPONSE;
 800f0d8:	2361      	movs	r3, #97	; 0x61
			uint16_t buffer[vi_channel_count * 2] = {}; //current, voltage
 800f0da:	0021      	movs	r1, r4
			response.header.command = Protocol::COMMAND::ANALOG_ALL_RESPONSE;
 800f0dc:	7053      	strb	r3, [r2, #1]
			uint16_t buffer[vi_channel_count * 2] = {}; //current, voltage
 800f0de:	a806      	add	r0, sp, #24
 800f0e0:	2210      	movs	r2, #16
 800f0e2:	f7f7 ffc9 	bl	8007078 <memset>
			for(uint8_t i = 0; i < vi_channel_count; i++)
 800f0e6:	0025      	movs	r5, r4
 800f0e8:	af06      	add	r7, sp, #24
				((int16_t*)buffer)[i] = get_Voltage_mV(i);
 800f0ea:	0028      	movs	r0, r5
 800f0ec:	f7ff feb2 	bl	800ee54 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)>
 800f0f0:	8038      	strh	r0, [r7, #0]
				((uint16_t*)buffer)[vi_channel_count + i] = get_Current_uA(i);
 800f0f2:	0028      	movs	r0, r5
 800f0f4:	f7ff fedc 	bl	800eeb0 <Sensor_Interface_Board::get_Current_uA(unsigned char)>
			for(uint8_t i = 0; i < vi_channel_count; i++)
 800f0f8:	3501      	adds	r5, #1
 800f0fa:	b2ed      	uxtb	r5, r5
				((uint16_t*)buffer)[vi_channel_count + i] = get_Current_uA(i);
 800f0fc:	8138      	strh	r0, [r7, #8]
			for(uint8_t i = 0; i < vi_channel_count; i++)
 800f0fe:	3702      	adds	r7, #2
 800f100:	2d04      	cmp	r5, #4
 800f102:	d1f2      	bne.n	800f0ea <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1b2>
			response.init_Data((uint8_t*)buffer, sizeof(buffer));
 800f104:	2210      	movs	r2, #16
 800f106:	e789      	b.n	800f01c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe4>
 800f108:	20000f9c 	.word	0x20000f9c
 800f10c:	20000f9e 	.word	0x20000f9e
 800f110:	080131fa 	.word	0x080131fa
 800f114:	2000041e 	.word	0x2000041e
 800f118:	08013218 	.word	0x08013218
 800f11c:	200011f8 	.word	0x200011f8

0800f120 <_GLOBAL__sub_I__ZN22Sensor_Interface_Board16power_relay_infoE>:
 800f120:	b510      	push	{r4, lr}
TLA2528 Sensor_Interface_Board::adc = TLA2528();
 800f122:	2250      	movs	r2, #80	; 0x50
 800f124:	2100      	movs	r1, #0
 800f126:	4802      	ldr	r0, [pc, #8]	; (800f130 <_GLOBAL__sub_I__ZN22Sensor_Interface_Board16power_relay_infoE+0x10>)
 800f128:	f7f7 ffa6 	bl	8007078 <memset>
 800f12c:	bd10      	pop	{r4, pc}
 800f12e:	46c0      	nop			; (mov r8, r8)
 800f130:	200011a8 	.word	0x200011a8

0800f134 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800f134:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f136:	2001      	movs	r0, #1
 800f138:	4b0a      	ldr	r3, [pc, #40]	; (800f164 <HAL_MspInit+0x30>)
 800f13a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800f13c:	4301      	orrs	r1, r0
 800f13e:	6419      	str	r1, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 800f140:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f142:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 800f144:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f146:	4002      	ands	r2, r0
 800f148:	9200      	str	r2, [sp, #0]
 800f14a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800f14c:	6bda      	ldr	r2, [r3, #60]	; 0x3c

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800f14e:	30bf      	adds	r0, #191	; 0xbf
  __HAL_RCC_PWR_CLK_ENABLE();
 800f150:	430a      	orrs	r2, r1
 800f152:	63da      	str	r2, [r3, #60]	; 0x3c
 800f154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800f156:	00c0      	lsls	r0, r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800f158:	400b      	ands	r3, r1
 800f15a:	9301      	str	r3, [sp, #4]
 800f15c:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800f15e:	f000 fc55 	bl	800fa0c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800f162:	bd07      	pop	{r0, r1, r2, pc}
 800f164:	40021000 	.word	0x40021000

0800f168 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800f168:	b510      	push	{r4, lr}
 800f16a:	0004      	movs	r4, r0
 800f16c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f16e:	2214      	movs	r2, #20
 800f170:	2100      	movs	r1, #0
 800f172:	a802      	add	r0, sp, #8
 800f174:	f7f7 ff80 	bl	8007078 <memset>
  if(hdac->Instance==DAC1)
 800f178:	4b10      	ldr	r3, [pc, #64]	; (800f1bc <HAL_DAC_MspInit+0x54>)
 800f17a:	6822      	ldr	r2, [r4, #0]
 800f17c:	429a      	cmp	r2, r3
 800f17e:	d11a      	bne.n	800f1b6 <HAL_DAC_MspInit+0x4e>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
	/* Peripheral clock enable */
	__HAL_RCC_DAC1_CLK_ENABLE();
 800f180:	2080      	movs	r0, #128	; 0x80
 800f182:	4b0f      	ldr	r3, [pc, #60]	; (800f1c0 <HAL_DAC_MspInit+0x58>)
 800f184:	0580      	lsls	r0, r0, #22
 800f186:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800f188:	4301      	orrs	r1, r0
 800f18a:	63d9      	str	r1, [r3, #60]	; 0x3c

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f18c:	2101      	movs	r1, #1
	__HAL_RCC_DAC1_CLK_ENABLE();
 800f18e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f190:	4002      	ands	r2, r0
 800f192:	9200      	str	r2, [sp, #0]
 800f194:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f196:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	PA4     ------> DAC1_OUT1
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_4;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f198:	20a0      	movs	r0, #160	; 0xa0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f19a:	430a      	orrs	r2, r1
 800f19c:	635a      	str	r2, [r3, #52]	; 0x34
 800f19e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800f1a0:	2210      	movs	r2, #16
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f1a2:	400b      	ands	r3, r1
 800f1a4:	9301      	str	r3, [sp, #4]
 800f1a6:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800f1a8:	2303      	movs	r3, #3
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f1aa:	a902      	add	r1, sp, #8
 800f1ac:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800f1ae:	9202      	str	r2, [sp, #8]
 800f1b0:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f1b2:	f000 feed 	bl	800ff90 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800f1b6:	b008      	add	sp, #32
 800f1b8:	bd10      	pop	{r4, pc}
 800f1ba:	46c0      	nop			; (mov r8, r8)
 800f1bc:	40007400 	.word	0x40007400
 800f1c0:	40021000 	.word	0x40021000

0800f1c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800f1c4:	b510      	push	{r4, lr}
 800f1c6:	0004      	movs	r4, r0
 800f1c8:	b09c      	sub	sp, #112	; 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f1ca:	2214      	movs	r2, #20
 800f1cc:	2100      	movs	r1, #0
 800f1ce:	a804      	add	r0, sp, #16
 800f1d0:	f7f7 ff52 	bl	8007078 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800f1d4:	224c      	movs	r2, #76	; 0x4c
 800f1d6:	2100      	movs	r1, #0
 800f1d8:	a809      	add	r0, sp, #36	; 0x24
 800f1da:	f7f7 ff4d 	bl	8007078 <memset>
  if(hi2c->Instance==I2C1)
 800f1de:	6823      	ldr	r3, [r4, #0]
 800f1e0:	4a2e      	ldr	r2, [pc, #184]	; (800f29c <HAL_I2C_MspInit+0xd8>)
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d12b      	bne.n	800f23e <HAL_I2C_MspInit+0x7a>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800f1e6:	2320      	movs	r3, #32
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f1e8:	a809      	add	r0, sp, #36	; 0x24
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800f1ea:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f1ec:	f001 fefc 	bl	8010fe8 <HAL_RCCEx_PeriphCLKConfig>
 800f1f0:	2800      	cmp	r0, #0
 800f1f2:	d001      	beq.n	800f1f8 <HAL_I2C_MspInit+0x34>
 800f1f4:	b672      	cpsid	i
	{
		__disable_irq();
		while(1);
 800f1f6:	e7fe      	b.n	800f1f6 <HAL_I2C_MspInit+0x32>
	}

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f1f8:	2102      	movs	r1, #2
 800f1fa:	4c29      	ldr	r4, [pc, #164]	; (800f2a0 <HAL_I2C_MspInit+0xdc>)
	GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f1fc:	4829      	ldr	r0, [pc, #164]	; (800f2a4 <HAL_I2C_MspInit+0xe0>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f1fe:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800f200:	430a      	orrs	r2, r1
 800f202:	6362      	str	r2, [r4, #52]	; 0x34
 800f204:	6b63      	ldr	r3, [r4, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800f206:	22c0      	movs	r2, #192	; 0xc0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f208:	400b      	ands	r3, r1
 800f20a:	9300      	str	r3, [sp, #0]
 800f20c:	9b00      	ldr	r3, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800f20e:	2312      	movs	r3, #18
 800f210:	0092      	lsls	r2, r2, #2
 800f212:	9204      	str	r2, [sp, #16]
 800f214:	9305      	str	r3, [sp, #20]
 800f216:	2200      	movs	r2, #0
 800f218:	2300      	movs	r3, #0
 800f21a:	9206      	str	r2, [sp, #24]
 800f21c:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800f21e:	2306      	movs	r3, #6
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f220:	a904      	add	r1, sp, #16
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800f222:	9308      	str	r3, [sp, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f224:	f000 feb4 	bl	800ff90 <HAL_GPIO_Init>

	/* Peripheral clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 800f228:	2180      	movs	r1, #128	; 0x80
 800f22a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f22c:	0389      	lsls	r1, r1, #14
 800f22e:	430a      	orrs	r2, r1
 800f230:	63e2      	str	r2, [r4, #60]	; 0x3c
 800f232:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f234:	400b      	ands	r3, r1
 800f236:	9301      	str	r3, [sp, #4]
 800f238:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800f23a:	b01c      	add	sp, #112	; 0x70
 800f23c:	bd10      	pop	{r4, pc}
  else if(hi2c->Instance==I2C2)
 800f23e:	4a1a      	ldr	r2, [pc, #104]	; (800f2a8 <HAL_I2C_MspInit+0xe4>)
 800f240:	4293      	cmp	r3, r2
 800f242:	d1fa      	bne.n	800f23a <HAL_I2C_MspInit+0x76>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800f244:	2340      	movs	r3, #64	; 0x40
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f246:	a809      	add	r0, sp, #36	; 0x24
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800f248:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f24a:	f001 fecd 	bl	8010fe8 <HAL_RCCEx_PeriphCLKConfig>
 800f24e:	2800      	cmp	r0, #0
 800f250:	d001      	beq.n	800f256 <HAL_I2C_MspInit+0x92>
 800f252:	b672      	cpsid	i
		while(1);
 800f254:	e7fe      	b.n	800f254 <HAL_I2C_MspInit+0x90>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f256:	2102      	movs	r1, #2
 800f258:	4c11      	ldr	r4, [pc, #68]	; (800f2a0 <HAL_I2C_MspInit+0xdc>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f25a:	4812      	ldr	r0, [pc, #72]	; (800f2a4 <HAL_I2C_MspInit+0xe0>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f25c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800f25e:	430a      	orrs	r2, r1
 800f260:	6362      	str	r2, [r4, #52]	; 0x34
 800f262:	6b63      	ldr	r3, [r4, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800f264:	22c0      	movs	r2, #192	; 0xc0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f266:	400b      	ands	r3, r1
 800f268:	9302      	str	r3, [sp, #8]
 800f26a:	9b02      	ldr	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800f26c:	2312      	movs	r3, #18
 800f26e:	01d2      	lsls	r2, r2, #7
 800f270:	9204      	str	r2, [sp, #16]
 800f272:	9305      	str	r3, [sp, #20]
 800f274:	2200      	movs	r2, #0
 800f276:	2300      	movs	r3, #0
 800f278:	9206      	str	r2, [sp, #24]
 800f27a:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800f27c:	2306      	movs	r3, #6
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f27e:	a904      	add	r1, sp, #16
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800f280:	9308      	str	r3, [sp, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f282:	f000 fe85 	bl	800ff90 <HAL_GPIO_Init>
	__HAL_RCC_I2C2_CLK_ENABLE();
 800f286:	2180      	movs	r1, #128	; 0x80
 800f288:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f28a:	03c9      	lsls	r1, r1, #15
 800f28c:	430a      	orrs	r2, r1
 800f28e:	63e2      	str	r2, [r4, #60]	; 0x3c
 800f290:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f292:	400b      	ands	r3, r1
 800f294:	9303      	str	r3, [sp, #12]
 800f296:	9b03      	ldr	r3, [sp, #12]
}
 800f298:	e7cf      	b.n	800f23a <HAL_I2C_MspInit+0x76>
 800f29a:	46c0      	nop			; (mov r8, r8)
 800f29c:	40005400 	.word	0x40005400
 800f2a0:	40021000 	.word	0x40021000
 800f2a4:	50000400 	.word	0x50000400
 800f2a8:	40005800 	.word	0x40005800

0800f2ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800f2ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2ae:	0004      	movs	r4, r0
 800f2b0:	b0a5      	sub	sp, #148	; 0x94
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f2b2:	2214      	movs	r2, #20
 800f2b4:	2100      	movs	r1, #0
 800f2b6:	a80c      	add	r0, sp, #48	; 0x30
 800f2b8:	f7f7 fede 	bl	8007078 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800f2bc:	224c      	movs	r2, #76	; 0x4c
 800f2be:	2100      	movs	r1, #0
 800f2c0:	a811      	add	r0, sp, #68	; 0x44
 800f2c2:	f7f7 fed9 	bl	8007078 <memset>
  if(huart->Instance==USART1)
 800f2c6:	6823      	ldr	r3, [r4, #0]
 800f2c8:	4a6c      	ldr	r2, [pc, #432]	; (800f47c <HAL_UART_MspInit+0x1d0>)
 800f2ca:	4293      	cmp	r3, r2
 800f2cc:	d126      	bne.n	800f31c <HAL_UART_MspInit+0x70>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800f2ce:	2301      	movs	r3, #1
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f2d0:	a811      	add	r0, sp, #68	; 0x44
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800f2d2:	9311      	str	r3, [sp, #68]	; 0x44
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f2d4:	f001 fe88 	bl	8010fe8 <HAL_RCCEx_PeriphCLKConfig>
 800f2d8:	2800      	cmp	r0, #0
 800f2da:	d001      	beq.n	800f2e0 <HAL_UART_MspInit+0x34>
 800f2dc:	b672      	cpsid	i
	{
		__disable_irq();
		while(1);
 800f2de:	e7fe      	b.n	800f2de <HAL_UART_MspInit+0x32>
	}

	/* Peripheral clock enable */
	__HAL_RCC_USART1_CLK_ENABLE();
 800f2e0:	2480      	movs	r4, #128	; 0x80
 800f2e2:	4b67      	ldr	r3, [pc, #412]	; (800f480 <HAL_UART_MspInit+0x1d4>)
 800f2e4:	01e4      	lsls	r4, r4, #7
 800f2e6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800f2e8:	4321      	orrs	r1, r4
 800f2ea:	6419      	str	r1, [r3, #64]	; 0x40

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f2ec:	2102      	movs	r1, #2
	__HAL_RCC_USART1_CLK_ENABLE();
 800f2ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f2f0:	4022      	ands	r2, r4
 800f2f2:	9201      	str	r2, [sp, #4]
 800f2f4:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f2f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f2f8:	430a      	orrs	r2, r1
 800f2fa:	635a      	str	r2, [r3, #52]	; 0x34
 800f2fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	/**USART1 GPIO Configuration
	PB6     ------> USART1_TX
	PB7     ------> USART1_RX
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800f2fe:	22c0      	movs	r2, #192	; 0xc0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f300:	400b      	ands	r3, r1
 800f302:	9302      	str	r3, [sp, #8]
 800f304:	9b02      	ldr	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800f306:	2302      	movs	r3, #2
 800f308:	920c      	str	r2, [sp, #48]	; 0x30
 800f30a:	930d      	str	r3, [sp, #52]	; 0x34
 800f30c:	2200      	movs	r2, #0
 800f30e:	2300      	movs	r3, #0
 800f310:	920e      	str	r2, [sp, #56]	; 0x38
 800f312:	930f      	str	r3, [sp, #60]	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 800f314:	9010      	str	r0, [sp, #64]	; 0x40
	GPIO_InitStruct.Pin = GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f316:	485b      	ldr	r0, [pc, #364]	; (800f484 <HAL_UART_MspInit+0x1d8>)
 800f318:	a90c      	add	r1, sp, #48	; 0x30
 800f31a:	e028      	b.n	800f36e <HAL_UART_MspInit+0xc2>
  else if(huart->Instance==USART2)
 800f31c:	4a5a      	ldr	r2, [pc, #360]	; (800f488 <HAL_UART_MspInit+0x1dc>)
 800f31e:	4293      	cmp	r3, r2
 800f320:	d129      	bne.n	800f376 <HAL_UART_MspInit+0xca>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800f322:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f324:	a811      	add	r0, sp, #68	; 0x44
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800f326:	9311      	str	r3, [sp, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f328:	f001 fe5e 	bl	8010fe8 <HAL_RCCEx_PeriphCLKConfig>
 800f32c:	2800      	cmp	r0, #0
 800f32e:	d001      	beq.n	800f334 <HAL_UART_MspInit+0x88>
 800f330:	b672      	cpsid	i
		while(1);
 800f332:	e7fe      	b.n	800f332 <HAL_UART_MspInit+0x86>
    __HAL_RCC_USART2_CLK_ENABLE();
 800f334:	2480      	movs	r4, #128	; 0x80
 800f336:	4b52      	ldr	r3, [pc, #328]	; (800f480 <HAL_UART_MspInit+0x1d4>)
 800f338:	02a4      	lsls	r4, r4, #10
 800f33a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800f33c:	4321      	orrs	r1, r4
 800f33e:	63d9      	str	r1, [r3, #60]	; 0x3c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f340:	2108      	movs	r1, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 800f342:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f344:	4022      	ands	r2, r4
 800f346:	9203      	str	r2, [sp, #12]
 800f348:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f34a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f34c:	430a      	orrs	r2, r1
 800f34e:	635a      	str	r2, [r3, #52]	; 0x34
 800f350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800f352:	2260      	movs	r2, #96	; 0x60
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f354:	400b      	ands	r3, r1
 800f356:	9304      	str	r3, [sp, #16]
 800f358:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800f35a:	2302      	movs	r3, #2
 800f35c:	920c      	str	r2, [sp, #48]	; 0x30
 800f35e:	930d      	str	r3, [sp, #52]	; 0x34
 800f360:	2200      	movs	r2, #0
 800f362:	2300      	movs	r3, #0
 800f364:	920e      	str	r2, [sp, #56]	; 0x38
 800f366:	930f      	str	r3, [sp, #60]	; 0x3c
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 800f368:	9010      	str	r0, [sp, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800f36a:	4848      	ldr	r0, [pc, #288]	; (800f48c <HAL_UART_MspInit+0x1e0>)
 800f36c:	a90c      	add	r1, sp, #48	; 0x30
	GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800f36e:	f000 fe0f 	bl	800ff90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 800f372:	b025      	add	sp, #148	; 0x94
 800f374:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(huart->Instance==USART3)
 800f376:	4a46      	ldr	r2, [pc, #280]	; (800f490 <HAL_UART_MspInit+0x1e4>)
 800f378:	4293      	cmp	r3, r2
 800f37a:	d14a      	bne.n	800f412 <HAL_UART_MspInit+0x166>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800f37c:	2404      	movs	r4, #4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f37e:	a811      	add	r0, sp, #68	; 0x44
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800f380:	9411      	str	r4, [sp, #68]	; 0x44
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f382:	f001 fe31 	bl	8010fe8 <HAL_RCCEx_PeriphCLKConfig>
 800f386:	1e05      	subs	r5, r0, #0
 800f388:	d001      	beq.n	800f38e <HAL_UART_MspInit+0xe2>
 800f38a:	b672      	cpsid	i
		while(1);
 800f38c:	e7fe      	b.n	800f38c <HAL_UART_MspInit+0xe0>
	__HAL_RCC_USART3_CLK_ENABLE();
 800f38e:	2080      	movs	r0, #128	; 0x80
 800f390:	4b3b      	ldr	r3, [pc, #236]	; (800f480 <HAL_UART_MspInit+0x1d4>)
 800f392:	02c0      	lsls	r0, r0, #11
 800f394:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f396:	2600      	movs	r6, #0
	__HAL_RCC_USART3_CLK_ENABLE();
 800f398:	4301      	orrs	r1, r0
 800f39a:	63d9      	str	r1, [r3, #60]	; 0x3c
 800f39c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f39e:	2700      	movs	r7, #0
	__HAL_RCC_USART3_CLK_ENABLE();
 800f3a0:	4002      	ands	r2, r0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f3a2:	2001      	movs	r0, #1
	__HAL_RCC_USART3_CLK_ENABLE();
 800f3a4:	9205      	str	r2, [sp, #20]
 800f3a6:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f3a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f3aa:	4301      	orrs	r1, r0
 800f3ac:	6359      	str	r1, [r3, #52]	; 0x34
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f3ae:	2102      	movs	r1, #2
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f3b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f3b2:	4002      	ands	r2, r0
 800f3b4:	9206      	str	r2, [sp, #24]
 800f3b6:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800f3b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f3ba:	20a0      	movs	r0, #160	; 0xa0
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800f3bc:	4322      	orrs	r2, r4
 800f3be:	635a      	str	r2, [r3, #52]	; 0x34
 800f3c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f3c2:	05c0      	lsls	r0, r0, #23
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800f3c4:	4022      	ands	r2, r4
 800f3c6:	9207      	str	r2, [sp, #28]
 800f3c8:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f3ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f3cc:	430a      	orrs	r2, r1
 800f3ce:	635a      	str	r2, [r3, #52]	; 0x34
 800f3d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f3d2:	2240      	movs	r2, #64	; 0x40
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f3d4:	400b      	ands	r3, r1
 800f3d6:	9308      	str	r3, [sp, #32]
 800f3d8:	9b08      	ldr	r3, [sp, #32]
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f3da:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f3dc:	a90c      	add	r1, sp, #48	; 0x30
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f3de:	920c      	str	r2, [sp, #48]	; 0x30
 800f3e0:	930d      	str	r3, [sp, #52]	; 0x34
 800f3e2:	960e      	str	r6, [sp, #56]	; 0x38
 800f3e4:	970f      	str	r7, [sp, #60]	; 0x3c
	GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800f3e6:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f3e8:	f000 fdd2 	bl	800ff90 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800f3ec:	2230      	movs	r2, #48	; 0x30
 800f3ee:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f3f0:	4828      	ldr	r0, [pc, #160]	; (800f494 <HAL_UART_MspInit+0x1e8>)
 800f3f2:	a90c      	add	r1, sp, #48	; 0x30
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800f3f4:	920c      	str	r2, [sp, #48]	; 0x30
 800f3f6:	930d      	str	r3, [sp, #52]	; 0x34
 800f3f8:	960e      	str	r6, [sp, #56]	; 0x38
 800f3fa:	970f      	str	r7, [sp, #60]	; 0x3c
	GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 800f3fc:	9510      	str	r5, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f3fe:	f000 fdc7 	bl	800ff90 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 800f402:	2202      	movs	r2, #2
 800f404:	2302      	movs	r3, #2
 800f406:	960e      	str	r6, [sp, #56]	; 0x38
 800f408:	970f      	str	r7, [sp, #60]	; 0x3c
 800f40a:	920c      	str	r2, [sp, #48]	; 0x30
 800f40c:	930d      	str	r3, [sp, #52]	; 0x34
	GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800f40e:	9410      	str	r4, [sp, #64]	; 0x40
 800f410:	e781      	b.n	800f316 <HAL_UART_MspInit+0x6a>
  else if(huart->Instance==USART5)
 800f412:	4a21      	ldr	r2, [pc, #132]	; (800f498 <HAL_UART_MspInit+0x1ec>)
 800f414:	4293      	cmp	r3, r2
 800f416:	d1ac      	bne.n	800f372 <HAL_UART_MspInit+0xc6>
	__HAL_RCC_USART5_CLK_ENABLE();
 800f418:	2080      	movs	r0, #128	; 0x80
 800f41a:	4b19      	ldr	r3, [pc, #100]	; (800f480 <HAL_UART_MspInit+0x1d4>)
 800f41c:	0040      	lsls	r0, r0, #1
 800f41e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 800f420:	2403      	movs	r4, #3
	__HAL_RCC_USART5_CLK_ENABLE();
 800f422:	4301      	orrs	r1, r0
 800f424:	63d9      	str	r1, [r3, #60]	; 0x3c
 800f426:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f428:	4002      	ands	r2, r0
 800f42a:	9209      	str	r2, [sp, #36]	; 0x24
 800f42c:	9a09      	ldr	r2, [sp, #36]	; 0x24
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800f42e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f430:	38e0      	subs	r0, #224	; 0xe0
 800f432:	4301      	orrs	r1, r0
 800f434:	6359      	str	r1, [r3, #52]	; 0x34
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800f436:	2110      	movs	r1, #16
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800f438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f43a:	4002      	ands	r2, r0
 800f43c:	920a      	str	r2, [sp, #40]	; 0x28
 800f43e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800f440:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800f442:	4816      	ldr	r0, [pc, #88]	; (800f49c <HAL_UART_MspInit+0x1f0>)
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800f444:	430a      	orrs	r2, r1
 800f446:	635a      	str	r2, [r3, #52]	; 0x34
 800f448:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800f44a:	2280      	movs	r2, #128	; 0x80
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800f44c:	400b      	ands	r3, r1
 800f44e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f450:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800f452:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800f454:	a90c      	add	r1, sp, #48	; 0x30
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800f456:	920c      	str	r2, [sp, #48]	; 0x30
 800f458:	930d      	str	r3, [sp, #52]	; 0x34
	GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 800f45a:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800f45c:	f000 fd98 	bl	800ff90 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11;
 800f460:	22c8      	movs	r2, #200	; 0xc8
 800f462:	2302      	movs	r3, #2
 800f464:	0112      	lsls	r2, r2, #4
 800f466:	920c      	str	r2, [sp, #48]	; 0x30
 800f468:	930d      	str	r3, [sp, #52]	; 0x34
 800f46a:	2200      	movs	r2, #0
 800f46c:	2300      	movs	r3, #0
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800f46e:	480c      	ldr	r0, [pc, #48]	; (800f4a0 <HAL_UART_MspInit+0x1f4>)
	GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11;
 800f470:	920e      	str	r2, [sp, #56]	; 0x38
 800f472:	930f      	str	r3, [sp, #60]	; 0x3c
	GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 800f474:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800f476:	a90c      	add	r1, sp, #48	; 0x30
 800f478:	e779      	b.n	800f36e <HAL_UART_MspInit+0xc2>
 800f47a:	46c0      	nop			; (mov r8, r8)
 800f47c:	40013800 	.word	0x40013800
 800f480:	40021000 	.word	0x40021000
 800f484:	50000400 	.word	0x50000400
 800f488:	40004400 	.word	0x40004400
 800f48c:	50000c00 	.word	0x50000c00
 800f490:	40004800 	.word	0x40004800
 800f494:	50000800 	.word	0x50000800
 800f498:	40005000 	.word	0x40005000
 800f49c:	50001400 	.word	0x50001400
 800f4a0:	50001000 	.word	0x50001000

0800f4a4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800f4a4:	e7fe      	b.n	800f4a4 <NMI_Handler>

0800f4a6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800f4a6:	e7fe      	b.n	800f4a6 <HardFault_Handler>

0800f4a8 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800f4a8:	4770      	bx	lr

0800f4aa <PendSV_Handler>:
 800f4aa:	4770      	bx	lr

0800f4ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800f4ac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800f4ae:	f000 fa7d 	bl	800f9ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800f4b2:	bd10      	pop	{r4, pc}

0800f4b4 <Switch_Fan_init()>:

#define ONBOARD_12V_PIN  GPIO_PIN_15


void Switch_Fan_init()
{
 800f4b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    GPIO_InitTypeDef gpio_cfg{0};
 800f4b6:	2210      	movs	r2, #16
 800f4b8:	2100      	movs	r1, #0
 800f4ba:	a802      	add	r0, sp, #8
 800f4bc:	f7f7 fddc 	bl	8007078 <memset>
    gpio_cfg.Pin  = ONBOARD_SWITCH_PIN;
 800f4c0:	2308      	movs	r3, #8
    HAL_GPIO_Init(ONBOARD_SWITCH_PORT, &gpio_cfg);
 800f4c2:	4803      	ldr	r0, [pc, #12]	; (800f4d0 <Switch_Fan_init()+0x1c>)
 800f4c4:	a901      	add	r1, sp, #4
    gpio_cfg.Pin  = ONBOARD_SWITCH_PIN;
 800f4c6:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(ONBOARD_SWITCH_PORT, &gpio_cfg);
 800f4c8:	f000 fd62 	bl	800ff90 <HAL_GPIO_Init>
}
 800f4cc:	b007      	add	sp, #28
 800f4ce:	bd00      	pop	{pc}
 800f4d0:	50001400 	.word	0x50001400

0800f4d4 <Switch_Fan()>:

void Switch_Fan()
{

    if (HAL_GPIO_ReadPin(ONBOARD_SWITCH_PORT, ONBOARD_SWITCH_PIN) == 0){
 800f4d4:	2108      	movs	r1, #8
{
 800f4d6:	b510      	push	{r4, lr}
    if (HAL_GPIO_ReadPin(ONBOARD_SWITCH_PORT, ONBOARD_SWITCH_PIN) == 0){
 800f4d8:	4806      	ldr	r0, [pc, #24]	; (800f4f4 <Switch_Fan()+0x20>)
 800f4da:	f000 fe11 	bl	8010100 <HAL_GPIO_ReadPin>
        HAL_GPIO_WritePin(ONBOARD_12V_PORT, ONBOARD_12V_PIN, GPIO_PIN_SET);
 800f4de:	2201      	movs	r2, #1
    if (HAL_GPIO_ReadPin(ONBOARD_SWITCH_PORT, ONBOARD_SWITCH_PIN) == 0){
 800f4e0:	2800      	cmp	r0, #0
 800f4e2:	d000      	beq.n	800f4e6 <Switch_Fan()+0x12>
    } else {
        HAL_GPIO_WritePin(ONBOARD_12V_PORT, ONBOARD_12V_PIN, GPIO_PIN_RESET);
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	2180      	movs	r1, #128	; 0x80
 800f4e8:	4803      	ldr	r0, [pc, #12]	; (800f4f8 <Switch_Fan()+0x24>)
 800f4ea:	0209      	lsls	r1, r1, #8
 800f4ec:	f000 fe0e 	bl	801010c <HAL_GPIO_WritePin>
    }

}
 800f4f0:	bd10      	pop	{r4, pc}
 800f4f2:	46c0      	nop			; (mov r8, r8)
 800f4f4:	50001400 	.word	0x50001400
 800f4f8:	50000c00 	.word	0x50000c00

0800f4fc <SystemConfig::get_Firmware_Size()>:
bool SystemConfig::reset_request_flag = false;

uint32_t SystemConfig::get_Firmware_Size()
{
	return (uint32_t)&__firmware_size;
}
 800f4fc:	4800      	ldr	r0, [pc, #0]	; (800f500 <SystemConfig::get_Firmware_Size()+0x4>)
 800f4fe:	4770      	bx	lr
 800f500:	0003e000 	.word	0x0003e000

0800f504 <SystemConfig::get_Downloaded_Firmware_Start_Address()>:
}

uint32_t SystemConfig::get_Downloaded_Firmware_Start_Address()
{
	return (uint32_t)&__downloaded_firmware_start_address;
}
 800f504:	4800      	ldr	r0, [pc, #0]	; (800f508 <SystemConfig::get_Downloaded_Firmware_Start_Address()+0x4>)
 800f506:	4770      	bx	lr
 800f508:	08041800 	.word	0x08041800

0800f50c <SystemConfig::get_Main_Firmware_Start_Address()>:

uint32_t SystemConfig::get_Main_Firmware_Start_Address()
{
	return (uint32_t)&__main_firmware_start_address;
}
 800f50c:	4800      	ldr	r0, [pc, #0]	; (800f510 <SystemConfig::get_Main_Firmware_Start_Address()+0x4>)
 800f50e:	4770      	bx	lr
 800f510:	08003800 	.word	0x08003800

0800f514 <SystemConfig::get_Valid_Status()>:

bool SystemConfig::get_Valid_Status()
{
	return (config->valid_code == SystemConfig::valid_code_value);
 800f514:	4b03      	ldr	r3, [pc, #12]	; (800f524 <SystemConfig::get_Valid_Status()+0x10>)
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	7818      	ldrb	r0, [r3, #0]
 800f51a:	3855      	subs	r0, #85	; 0x55
 800f51c:	4243      	negs	r3, r0
 800f51e:	4158      	adcs	r0, r3
 800f520:	b2c0      	uxtb	r0, r0
}
 800f522:	4770      	bx	lr
 800f524:	200007ac 	.word	0x200007ac

0800f528 <SystemConfig::get_Reset_Request_Flag()>:
	return config->update_request_flag;
}

bool SystemConfig::get_Reset_Request_Flag()
{
	return reset_request_flag;
 800f528:	4b01      	ldr	r3, [pc, #4]	; (800f530 <SystemConfig::get_Reset_Request_Flag()+0x8>)
 800f52a:	7818      	ldrb	r0, [r3, #0]
}
 800f52c:	4770      	bx	lr
 800f52e:	46c0      	nop			; (mov r8, r8)
 800f530:	200011fa 	.word	0x200011fa

0800f534 <SystemConfig::set_Reset_Request_Flag(bool)>:

void SystemConfig::set_Reset_Request_Flag(bool enable)
{
	reset_request_flag = enable;
 800f534:	4b01      	ldr	r3, [pc, #4]	; (800f53c <SystemConfig::set_Reset_Request_Flag(bool)+0x8>)
 800f536:	7018      	strb	r0, [r3, #0]
}
 800f538:	4770      	bx	lr
 800f53a:	46c0      	nop			; (mov r8, r8)
 800f53c:	200011fa 	.word	0x200011fa

0800f540 <SystemConfig::set_Erase_Flash(unsigned long)>:
	return 0;
}

uint8_t SystemConfig::set_Erase_Flash(uint32_t address)
{
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f540:	4b33      	ldr	r3, [pc, #204]	; (800f610 <SystemConfig::set_Erase_Flash(unsigned long)+0xd0>)
{
 800f542:	0001      	movs	r1, r0
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f544:	6818      	ldr	r0, [r3, #0]
 800f546:	22c0      	movs	r2, #192	; 0xc0
{
 800f548:	b570      	push	{r4, r5, r6, lr}
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f54a:	0004      	movs	r4, r0
 800f54c:	0492      	lsls	r2, r2, #18
 800f54e:	4b31      	ldr	r3, [pc, #196]	; (800f614 <SystemConfig::set_Erase_Flash(unsigned long)+0xd4>)
{
 800f550:	b086      	sub	sp, #24
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f552:	4014      	ands	r4, r2
 800f554:	4210      	tst	r0, r2
 800f556:	d010      	beq.n	800f57a <SystemConfig::set_Erase_Flash(unsigned long)+0x3a>
 800f558:	2280      	movs	r2, #128	; 0x80
 800f55a:	0452      	lsls	r2, r2, #17
 800f55c:	4294      	cmp	r4, r2
 800f55e:	d103      	bne.n	800f568 <SystemConfig::set_Erase_Flash(unsigned long)+0x28>
 800f560:	4a2d      	ldr	r2, [pc, #180]	; (800f618 <SystemConfig::set_Erase_Flash(unsigned long)+0xd8>)
 800f562:	6812      	ldr	r2, [r2, #0]
 800f564:	0292      	lsls	r2, r2, #10
 800f566:	d508      	bpl.n	800f57a <SystemConfig::set_Erase_Flash(unsigned long)+0x3a>
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	4a2c      	ldr	r2, [pc, #176]	; (800f61c <SystemConfig::set_Erase_Flash(unsigned long)+0xdc>)
 800f56c:	025b      	lsls	r3, r3, #9
 800f56e:	4013      	ands	r3, r2
	if(address % FLASH_PAGE_SIZE) return 0;
 800f570:	054a      	lsls	r2, r1, #21
 800f572:	d006      	beq.n	800f582 <SystemConfig::set_Erase_Flash(unsigned long)+0x42>
 800f574:	2000      	movs	r0, #0
			return 1;
		}
	}

	return 0;
}
 800f576:	b006      	add	sp, #24
 800f578:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	4a28      	ldr	r2, [pc, #160]	; (800f620 <SystemConfig::set_Erase_Flash(unsigned long)+0xe0>)
 800f57e:	029b      	lsls	r3, r3, #10
 800f580:	e7f5      	b.n	800f56e <SystemConfig::set_Erase_Flash(unsigned long)+0x2e>
	return (uint32_t)&__flash_start_address;
 800f582:	4828      	ldr	r0, [pc, #160]	; (800f624 <SystemConfig::set_Erase_Flash(unsigned long)+0xe4>)
	erase_init.Banks = (address < address_offset) ? FLASH_BANK_1 : FLASH_BANK_2; //Flash Bank Start at 
 800f584:	4c28      	ldr	r4, [pc, #160]	; (800f628 <SystemConfig::set_Erase_Flash(unsigned long)+0xe8>)
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f586:	181b      	adds	r3, r3, r0
	erase_init.Banks = (address < address_offset) ? FLASH_BANK_1 : FLASH_BANK_2; //Flash Bank Start at 
 800f588:	4299      	cmp	r1, r3
 800f58a:	4192      	sbcs	r2, r2
 800f58c:	4022      	ands	r2, r4
 800f58e:	2480      	movs	r4, #128	; 0x80
 800f590:	0224      	lsls	r4, r4, #8
 800f592:	1912      	adds	r2, r2, r4
	erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 800f594:	2402      	movs	r4, #2
 800f596:	9402      	str	r4, [sp, #8]
	erase_init.NbPages = 1;
 800f598:	3c01      	subs	r4, #1
	erase_init.Banks = (address < address_offset) ? FLASH_BANK_1 : FLASH_BANK_2; //Flash Bank Start at 
 800f59a:	9203      	str	r2, [sp, #12]
	erase_init.NbPages = 1;
 800f59c:	9405      	str	r4, [sp, #20]
	erase_init.Page = (address - ((erase_init.Banks == FLASH_BANK_1) ? get_Flash_Start_Address() : address_offset)) / FLASH_PAGE_SIZE;
 800f59e:	2a04      	cmp	r2, #4
 800f5a0:	d100      	bne.n	800f5a4 <SystemConfig::set_Erase_Flash(unsigned long)+0x64>
 800f5a2:	0003      	movs	r3, r0
 800f5a4:	1acb      	subs	r3, r1, r3
 800f5a6:	0adb      	lsrs	r3, r3, #11
 800f5a8:	9304      	str	r3, [sp, #16]
	uint32_t page_error = 0;
 800f5aa:	2300      	movs	r3, #0
	printf("Erase: 0x%08lX\n", address);
 800f5ac:	481f      	ldr	r0, [pc, #124]	; (800f62c <SystemConfig::set_Erase_Flash(unsigned long)+0xec>)
	printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
 800f5ae:	4c20      	ldr	r4, [pc, #128]	; (800f630 <SystemConfig::set_Erase_Flash(unsigned long)+0xf0>)
	uint32_t page_error = 0;
 800f5b0:	9301      	str	r3, [sp, #4]
	printf("Erase: 0x%08lX\n", address);
 800f5b2:	f7f8 fc5d 	bl	8007e70 <iprintf>
	printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
 800f5b6:	4e1f      	ldr	r6, [pc, #124]	; (800f634 <SystemConfig::set_Erase_Flash(unsigned long)+0xf4>)
 800f5b8:	6921      	ldr	r1, [r4, #16]
 800f5ba:	0030      	movs	r0, r6
 800f5bc:	6962      	ldr	r2, [r4, #20]
 800f5be:	f7f8 fc57 	bl	8007e70 <iprintf>
	if(HAL_FLASH_Unlock() != HAL_OK)
 800f5c2:	f000 fbdd 	bl	800fd80 <HAL_FLASH_Unlock>
 800f5c6:	2800      	cmp	r0, #0
 800f5c8:	d004      	beq.n	800f5d4 <SystemConfig::set_Erase_Flash(unsigned long)+0x94>
		printf("Flash Unlock Failed\n");
 800f5ca:	481b      	ldr	r0, [pc, #108]	; (800f638 <SystemConfig::set_Erase_Flash(unsigned long)+0xf8>)
		printf("Flash Option Bit Unlock Failed\n");
 800f5cc:	f7f8 fcda 	bl	8007f84 <puts>
			return 1;
 800f5d0:	2001      	movs	r0, #1
 800f5d2:	e7d0      	b.n	800f576 <SystemConfig::set_Erase_Flash(unsigned long)+0x36>
	if((FLASH->CR & FLASH_CR_OPTLOCK) && (HAL_FLASH_OB_Unlock() != HAL_OK))
 800f5d4:	6963      	ldr	r3, [r4, #20]
 800f5d6:	005b      	lsls	r3, r3, #1
 800f5d8:	d414      	bmi.n	800f604 <SystemConfig::set_Erase_Flash(unsigned long)+0xc4>
	if((ret = HAL_FLASHEx_Erase(&erase_init, &page_error)) != HAL_OK)
 800f5da:	a901      	add	r1, sp, #4
 800f5dc:	a802      	add	r0, sp, #8
 800f5de:	f000 fc8d 	bl	800fefc <HAL_FLASHEx_Erase>
 800f5e2:	1e05      	subs	r5, r0, #0
 800f5e4:	d0c6      	beq.n	800f574 <SystemConfig::set_Erase_Flash(unsigned long)+0x34>
		printf("Flash Erase Failed, %d, %ld, 0x%08lX\n", (uint8_t)ret, page_error, pFlash.ErrorCode);
 800f5e6:	4b15      	ldr	r3, [pc, #84]	; (800f63c <SystemConfig::set_Erase_Flash(unsigned long)+0xfc>)
 800f5e8:	0001      	movs	r1, r0
 800f5ea:	685b      	ldr	r3, [r3, #4]
 800f5ec:	9a01      	ldr	r2, [sp, #4]
 800f5ee:	4814      	ldr	r0, [pc, #80]	; (800f640 <SystemConfig::set_Erase_Flash(unsigned long)+0x100>)
 800f5f0:	f7f8 fc3e 	bl	8007e70 <iprintf>
		if(ret != HAL_TIMEOUT)
 800f5f4:	2d03      	cmp	r5, #3
 800f5f6:	d0bd      	beq.n	800f574 <SystemConfig::set_Erase_Flash(unsigned long)+0x34>
			printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
 800f5f8:	6921      	ldr	r1, [r4, #16]
 800f5fa:	0030      	movs	r0, r6
 800f5fc:	6962      	ldr	r2, [r4, #20]
 800f5fe:	f7f8 fc37 	bl	8007e70 <iprintf>
 800f602:	e7e5      	b.n	800f5d0 <SystemConfig::set_Erase_Flash(unsigned long)+0x90>
	if((FLASH->CR & FLASH_CR_OPTLOCK) && (HAL_FLASH_OB_Unlock() != HAL_OK))
 800f604:	f000 fbce 	bl	800fda4 <HAL_FLASH_OB_Unlock>
 800f608:	2800      	cmp	r0, #0
 800f60a:	d0e6      	beq.n	800f5da <SystemConfig::set_Erase_Flash(unsigned long)+0x9a>
		printf("Flash Option Bit Unlock Failed\n");
 800f60c:	480d      	ldr	r0, [pc, #52]	; (800f644 <SystemConfig::set_Erase_Flash(unsigned long)+0x104>)
 800f60e:	e7dd      	b.n	800f5cc <SystemConfig::set_Erase_Flash(unsigned long)+0x8c>
 800f610:	1fff7500 	.word	0x1fff7500
 800f614:	1fff75e0 	.word	0x1fff75e0
 800f618:	40022020 	.word	0x40022020
 800f61c:	0007fe00 	.word	0x0007fe00
 800f620:	000ffc00 	.word	0x000ffc00
 800f624:	08000000 	.word	0x08000000
 800f628:	ffff8004 	.word	0xffff8004
 800f62c:	0801321c 	.word	0x0801321c
 800f630:	40022000 	.word	0x40022000
 800f634:	0801322c 	.word	0x0801322c
 800f638:	08013254 	.word	0x08013254
 800f63c:	20001204 	.word	0x20001204
 800f640:	08013287 	.word	0x08013287
 800f644:	08013268 	.word	0x08013268

0800f648 <SystemConfig::set_Update_Request_Flag(bool)>:
{
 800f648:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if(set_Erase_Flash((uint32_t)config)) return 1;
 800f64a:	4e0e      	ldr	r6, [pc, #56]	; (800f684 <SystemConfig::set_Update_Request_Flag(bool)+0x3c>)
{
 800f64c:	0005      	movs	r5, r0
	if(set_Erase_Flash((uint32_t)config)) return 1;
 800f64e:	6830      	ldr	r0, [r6, #0]
 800f650:	f7ff ff76 	bl	800f540 <SystemConfig::set_Erase_Flash(unsigned long)>
 800f654:	2401      	movs	r4, #1
 800f656:	2800      	cmp	r0, #0
 800f658:	d10e      	bne.n	800f678 <SystemConfig::set_Update_Request_Flag(bool)+0x30>
		target_ptr[i] = tmp_ptr[i];
 800f65a:	466a      	mov	r2, sp
 800f65c:	2355      	movs	r3, #85	; 0x55
 800f65e:	7055      	strb	r5, [r2, #1]
 800f660:	7013      	strb	r3, [r2, #0]
	if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)config, flash_data) != HAL_OK)
 800f662:	0020      	movs	r0, r4
 800f664:	9a00      	ldr	r2, [sp, #0]
 800f666:	9b01      	ldr	r3, [sp, #4]
	Config_Data new_config(*config);
 800f668:	6831      	ldr	r1, [r6, #0]
	if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)config, flash_data) != HAL_OK)
 800f66a:	f000 fbe7 	bl	800fe3c <HAL_FLASH_Program>
 800f66e:	1e04      	subs	r4, r0, #0
 800f670:	d004      	beq.n	800f67c <SystemConfig::set_Update_Request_Flag(bool)+0x34>
		HAL_FLASH_Lock();
 800f672:	f000 fc17 	bl	800fea4 <HAL_FLASH_Lock>
		return 1;
 800f676:	2401      	movs	r4, #1
}
 800f678:	0020      	movs	r0, r4
 800f67a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
	HAL_FLASH_Lock();
 800f67c:	f000 fc12 	bl	800fea4 <HAL_FLASH_Lock>
	return 0;
 800f680:	e7fa      	b.n	800f678 <SystemConfig::set_Update_Request_Flag(bool)+0x30>
 800f682:	46c0      	nop			; (mov r8, r8)
 800f684:	200007ac 	.word	0x200007ac

0800f688 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)>:

uint8_t SystemConfig::set_Flash_Data(uint32_t address, uint64_t data_address)
{
 800f688:	b570      	push	{r4, r5, r6, lr}
 800f68a:	0005      	movs	r5, r0
 800f68c:	0016      	movs	r6, r2
 800f68e:	001c      	movs	r4, r3
	if(set_Erase_Flash(address))
 800f690:	f7ff ff56 	bl	800f540 <SystemConfig::set_Erase_Flash(unsigned long)>
 800f694:	2800      	cmp	r0, #0
 800f696:	d005      	beq.n	800f6a4 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x1c>
	{
		printf("set_Erase_Flash() Error\n");
 800f698:	480d      	ldr	r0, [pc, #52]	; (800f6d0 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x48>)
 800f69a:	f7f8 fc73 	bl	8007f84 <puts>

	if(HAL_StatusTypeDef ret; (ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FAST, address, data_address)) != HAL_OK)
	{
		printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
		printf("Flash Program Failed: %d, 0x%08lX\n", ret, address);
		return 1;
 800f69e:	2401      	movs	r4, #1
	}

	return 0;
 800f6a0:	0020      	movs	r0, r4
 800f6a2:	bd70      	pop	{r4, r5, r6, pc}
	if(HAL_StatusTypeDef ret; (ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FAST, address, data_address)) != HAL_OK)
 800f6a4:	2080      	movs	r0, #128	; 0x80
 800f6a6:	0023      	movs	r3, r4
 800f6a8:	0032      	movs	r2, r6
 800f6aa:	0029      	movs	r1, r5
 800f6ac:	02c0      	lsls	r0, r0, #11
 800f6ae:	f000 fbc5 	bl	800fe3c <HAL_FLASH_Program>
 800f6b2:	1e04      	subs	r4, r0, #0
 800f6b4:	d0f4      	beq.n	800f6a0 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x18>
		printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
 800f6b6:	4b07      	ldr	r3, [pc, #28]	; (800f6d4 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x4c>)
 800f6b8:	4807      	ldr	r0, [pc, #28]	; (800f6d8 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x50>)
 800f6ba:	6919      	ldr	r1, [r3, #16]
 800f6bc:	695a      	ldr	r2, [r3, #20]
 800f6be:	f7f8 fbd7 	bl	8007e70 <iprintf>
		printf("Flash Program Failed: %d, 0x%08lX\n", ret, address);
 800f6c2:	002a      	movs	r2, r5
 800f6c4:	0021      	movs	r1, r4
 800f6c6:	4805      	ldr	r0, [pc, #20]	; (800f6dc <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x54>)
 800f6c8:	f7f8 fbd2 	bl	8007e70 <iprintf>
 800f6cc:	e7e7      	b.n	800f69e <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x16>
 800f6ce:	46c0      	nop			; (mov r8, r8)
 800f6d0:	080132ad 	.word	0x080132ad
 800f6d4:	40022000 	.word	0x40022000
 800f6d8:	0801322c 	.word	0x0801322c
 800f6dc:	080132c5 	.word	0x080132c5

0800f6e0 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)>:
{
	init(i2c, target_address, vref_volt);
}

void TLA2528::init(I2C_HandleTypeDef *i2c, uint8_t target_address, float vref_volt)
{
 800f6e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	this->i2c = i2c;
	this->target_address = target_address;
	this->vref_volt = vref_volt;

	uint8_t buffer[] = {0x08, 0x12, 0xFF}; //ADC auto sequence mode target channel: ALL
 800f6e2:	ae03      	add	r6, sp, #12
	this->i2c = i2c;
 800f6e4:	6001      	str	r1, [r0, #0]
	this->target_address = target_address;
 800f6e6:	7102      	strb	r2, [r0, #4]
	this->vref_volt = vref_volt;
 800f6e8:	6083      	str	r3, [r0, #8]
{
 800f6ea:	000d      	movs	r5, r1
 800f6ec:	0014      	movs	r4, r2
	uint8_t buffer[] = {0x08, 0x12, 0xFF}; //ADC auto sequence mode target channel: ALL
 800f6ee:	491c      	ldr	r1, [pc, #112]	; (800f760 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x80>)
 800f6f0:	2203      	movs	r2, #3
 800f6f2:	0030      	movs	r0, r6
 800f6f4:	f7f7 fc6e 	bl	8006fd4 <memcpy>
	if(HAL_I2C_Master_Transmit(i2c, target_address, buffer, sizeof(buffer), 100) != HAL_OK)
 800f6f8:	2364      	movs	r3, #100	; 0x64
 800f6fa:	b2a4      	uxth	r4, r4
 800f6fc:	9300      	str	r3, [sp, #0]
 800f6fe:	0032      	movs	r2, r6
 800f700:	0021      	movs	r1, r4
 800f702:	0028      	movs	r0, r5
 800f704:	3b61      	subs	r3, #97	; 0x61
 800f706:	f000 feed 	bl	80104e4 <HAL_I2C_Master_Transmit>
 800f70a:	2800      	cmp	r0, #0
 800f70c:	d003      	beq.n	800f716 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x36>
	{
		printf("ADC %s: ERROR\n", __FUNCTION__);
 800f70e:	4915      	ldr	r1, [pc, #84]	; (800f764 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x84>)
 800f710:	4815      	ldr	r0, [pc, #84]	; (800f768 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x88>)
 800f712:	f7f8 fbad 	bl	8007e70 <iprintf>
	}

	buffer[1] = 0x02;
 800f716:	2302      	movs	r3, #2
 800f718:	7073      	strb	r3, [r6, #1]
	buffer[2] = 0x10; //Channel ID APPEND
 800f71a:	330e      	adds	r3, #14
 800f71c:	70b3      	strb	r3, [r6, #2]
	if(HAL_I2C_Master_Transmit(i2c, target_address, buffer, sizeof(buffer), 100) != HAL_OK)
 800f71e:	3354      	adds	r3, #84	; 0x54
 800f720:	9300      	str	r3, [sp, #0]
 800f722:	0032      	movs	r2, r6
 800f724:	0021      	movs	r1, r4
 800f726:	0028      	movs	r0, r5
 800f728:	3b61      	subs	r3, #97	; 0x61
 800f72a:	f000 fedb 	bl	80104e4 <HAL_I2C_Master_Transmit>
 800f72e:	2800      	cmp	r0, #0
 800f730:	d003      	beq.n	800f73a <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x5a>
	{
		printf("ADC %s: ERROR\n", __FUNCTION__);
 800f732:	490c      	ldr	r1, [pc, #48]	; (800f764 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x84>)
 800f734:	480c      	ldr	r0, [pc, #48]	; (800f768 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x88>)
 800f736:	f7f8 fb9b 	bl	8007e70 <iprintf>
	}
	
	buffer[1] = 0x10;
 800f73a:	2310      	movs	r3, #16
 800f73c:	7073      	strb	r3, [r6, #1]
	buffer[2] = 0x11; //ADC auto sequence mode, start
 800f73e:	3301      	adds	r3, #1
 800f740:	70b3      	strb	r3, [r6, #2]
	if(HAL_I2C_Master_Transmit(i2c, target_address, buffer, sizeof(buffer), 100) != HAL_OK)
 800f742:	3353      	adds	r3, #83	; 0x53
 800f744:	9300      	str	r3, [sp, #0]
 800f746:	0032      	movs	r2, r6
 800f748:	0021      	movs	r1, r4
 800f74a:	0028      	movs	r0, r5
 800f74c:	3b61      	subs	r3, #97	; 0x61
 800f74e:	f000 fec9 	bl	80104e4 <HAL_I2C_Master_Transmit>
 800f752:	2800      	cmp	r0, #0
 800f754:	d003      	beq.n	800f75e <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x7e>
	{
		printf("ADC %s: ERROR\n", __FUNCTION__);
 800f756:	4903      	ldr	r1, [pc, #12]	; (800f764 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x84>)
 800f758:	4803      	ldr	r0, [pc, #12]	; (800f768 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x88>)
 800f75a:	f7f8 fb89 	bl	8007e70 <iprintf>
	}
}
 800f75e:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 800f760:	080132fc 	.word	0x080132fc
 800f764:	080132e8 	.word	0x080132e8
 800f768:	080132ed 	.word	0x080132ed

0800f76c <TLA2528::get_Voltage(unsigned char)>:

float TLA2528::get_Voltage(uint8_t index)
{
	if(index >= channel_count) return 0;
 800f76c:	2907      	cmp	r1, #7
 800f76e:	d804      	bhi.n	800f77a <TLA2528::get_Voltage(unsigned char)+0xe>

	return input_voltage[index];
 800f770:	3102      	adds	r1, #2
 800f772:	0089      	lsls	r1, r1, #2
 800f774:	1841      	adds	r1, r0, r1
 800f776:	6848      	ldr	r0, [r1, #4]
}
 800f778:	4770      	bx	lr
	if(index >= channel_count) return 0;
 800f77a:	2000      	movs	r0, #0
 800f77c:	e7fc      	b.n	800f778 <TLA2528::get_Voltage(unsigned char)+0xc>
	...

0800f780 <TLA2528::update_Value()>:

uint8_t TLA2528::update_Value()
{
	uint8_t receive_buffer[2 * channel_count] = {};
 800f780:	2100      	movs	r1, #0
{
 800f782:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f784:	b08b      	sub	sp, #44	; 0x2c
 800f786:	0004      	movs	r4, r0
	uint8_t receive_buffer[2 * channel_count] = {};
 800f788:	220c      	movs	r2, #12
 800f78a:	a807      	add	r0, sp, #28
 800f78c:	9106      	str	r1, [sp, #24]
 800f78e:	f7f7 fc73 	bl	8007078 <memset>
	if(HAL_I2C_Master_Receive(i2c, target_address, receive_buffer, sizeof(receive_buffer), 100) != HAL_OK)
 800f792:	2364      	movs	r3, #100	; 0x64
 800f794:	7921      	ldrb	r1, [r4, #4]
 800f796:	9300      	str	r3, [sp, #0]
 800f798:	6820      	ldr	r0, [r4, #0]
 800f79a:	3b54      	subs	r3, #84	; 0x54
 800f79c:	aa06      	add	r2, sp, #24
 800f79e:	f000 ff49 	bl	8010634 <HAL_I2C_Master_Receive>
 800f7a2:	1e07      	subs	r7, r0, #0
 800f7a4:	d007      	beq.n	800f7b6 <TLA2528::update_Value()+0x36>
	{
		printf("ADC %s: ERROR\n", __FUNCTION__);
 800f7a6:	4920      	ldr	r1, [pc, #128]	; (800f828 <TLA2528::update_Value()+0xa8>)
 800f7a8:	4820      	ldr	r0, [pc, #128]	; (800f82c <TLA2528::update_Value()+0xac>)
 800f7aa:	f7f8 fb61 	bl	8007e70 <iprintf>
		return 1;
 800f7ae:	2701      	movs	r7, #1
		uint16_t target_value = raw_value[target_channel] / sample_count;

		input_voltage[target_channel] = (float)target_value / 4095 * vref_volt;
	}
	return 0;
 800f7b0:	0038      	movs	r0, r7
 800f7b2:	b00b      	add	sp, #44	; 0x2c
 800f7b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(++sample_count == average_count)
 800f7b6:	0025      	movs	r5, r4
 800f7b8:	354c      	adds	r5, #76	; 0x4c
 800f7ba:	782b      	ldrb	r3, [r5, #0]
 800f7bc:	3301      	adds	r3, #1
 800f7be:	b2db      	uxtb	r3, r3
 800f7c0:	2bc8      	cmp	r3, #200	; 0xc8
 800f7c2:	d028      	beq.n	800f816 <TLA2528::update_Value()+0x96>
 800f7c4:	702b      	strb	r3, [r5, #0]
		uint16_t target_value = raw_value[target_channel] / sample_count;
 800f7c6:	782b      	ldrb	r3, [r5, #0]
 800f7c8:	ad06      	add	r5, sp, #24
 800f7ca:	9304      	str	r3, [sp, #16]
		input_voltage[target_channel] = (float)target_value / 4095 * vref_volt;
 800f7cc:	68a3      	ldr	r3, [r4, #8]
 800f7ce:	9305      	str	r3, [sp, #20]
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	9303      	str	r3, [sp, #12]
		uint16_t value = (uint16_t)(receive_buffer[offset] << 8) | receive_buffer[offset + 1];
 800f7d4:	260f      	movs	r6, #15
 800f7d6:	782b      	ldrb	r3, [r5, #0]
 800f7d8:	7868      	ldrb	r0, [r5, #1]
 800f7da:	021b      	lsls	r3, r3, #8
 800f7dc:	4318      	orrs	r0, r3
		raw_value[target_channel] += (value >> 4);
 800f7de:	4006      	ands	r6, r0
 800f7e0:	00b6      	lsls	r6, r6, #2
 800f7e2:	19a6      	adds	r6, r4, r6
 800f7e4:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800f7e6:	0900      	lsrs	r0, r0, #4
 800f7e8:	18c0      	adds	r0, r0, r3
		uint16_t target_value = raw_value[target_channel] / sample_count;
 800f7ea:	9904      	ldr	r1, [sp, #16]
		raw_value[target_channel] += (value >> 4);
 800f7ec:	62f0      	str	r0, [r6, #44]	; 0x2c
		uint16_t target_value = raw_value[target_channel] / sample_count;
 800f7ee:	f7f4 fafb 	bl	8003de8 <__udivsi3>
		input_voltage[target_channel] = (float)target_value / 4095 * vref_volt;
 800f7f2:	b280      	uxth	r0, r0
 800f7f4:	f7f5 fcc6 	bl	8005184 <__aeabi_ui2f>
 800f7f8:	490d      	ldr	r1, [pc, #52]	; (800f830 <TLA2528::update_Value()+0xb0>)
 800f7fa:	f7f4 ffa3 	bl	8004744 <__aeabi_fdiv>
 800f7fe:	9905      	ldr	r1, [sp, #20]
 800f800:	f7f5 f968 	bl	8004ad4 <__aeabi_fmul>
	for(uint8_t i = 0; i < sizeof(receive_buffer) / 2; i++)
 800f804:	9b03      	ldr	r3, [sp, #12]
		input_voltage[target_channel] = (float)target_value / 4095 * vref_volt;
 800f806:	60f0      	str	r0, [r6, #12]
	for(uint8_t i = 0; i < sizeof(receive_buffer) / 2; i++)
 800f808:	3301      	adds	r3, #1
 800f80a:	b2db      	uxtb	r3, r3
 800f80c:	9303      	str	r3, [sp, #12]
 800f80e:	3502      	adds	r5, #2
 800f810:	2b08      	cmp	r3, #8
 800f812:	d1df      	bne.n	800f7d4 <TLA2528::update_Value()+0x54>
 800f814:	e7cc      	b.n	800f7b0 <TLA2528::update_Value()+0x30>
		sample_count = 1;
 800f816:	2301      	movs	r3, #1
			target = 0;
 800f818:	0001      	movs	r1, r0
 800f81a:	0020      	movs	r0, r4
 800f81c:	2220      	movs	r2, #32
		sample_count = 1;
 800f81e:	702b      	strb	r3, [r5, #0]
			target = 0;
 800f820:	302c      	adds	r0, #44	; 0x2c
 800f822:	f7f7 fc29 	bl	8007078 <memset>
 800f826:	e7ce      	b.n	800f7c6 <TLA2528::update_Value()+0x46>
 800f828:	08013300 	.word	0x08013300
 800f82c:	080132ed 	.word	0x080132ed
 800f830:	457ff000 	.word	0x457ff000

0800f834 <map(long, long, long, long, long)>:
 */

#include <util.h>

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 800f834:	b510      	push	{r4, lr}
 800f836:	001c      	movs	r4, r3
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800f838:	1a43      	subs	r3, r0, r1
 800f83a:	9802      	ldr	r0, [sp, #8]
 800f83c:	1a51      	subs	r1, r2, r1
 800f83e:	1b00      	subs	r0, r0, r4
 800f840:	4358      	muls	r0, r3
 800f842:	f7f4 fb5b 	bl	8003efc <__divsi3>
 800f846:	1900      	adds	r0, r0, r4
 800f848:	bd10      	pop	{r4, pc}
	...

0800f84c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800f84c:	480d      	ldr	r0, [pc, #52]	; (800f884 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800f84e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800f850:	f000 f86e 	bl	800f930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800f854:	480c      	ldr	r0, [pc, #48]	; (800f888 <LoopForever+0x6>)
  ldr r1, =_edata
 800f856:	490d      	ldr	r1, [pc, #52]	; (800f88c <LoopForever+0xa>)
  ldr r2, =_sidata
 800f858:	4a0d      	ldr	r2, [pc, #52]	; (800f890 <LoopForever+0xe>)
  movs r3, #0
 800f85a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800f85c:	e002      	b.n	800f864 <LoopCopyDataInit>

0800f85e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800f85e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800f860:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800f862:	3304      	adds	r3, #4

0800f864 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800f864:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800f866:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800f868:	d3f9      	bcc.n	800f85e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800f86a:	4a0a      	ldr	r2, [pc, #40]	; (800f894 <LoopForever+0x12>)
  ldr r4, =_ebss
 800f86c:	4c0a      	ldr	r4, [pc, #40]	; (800f898 <LoopForever+0x16>)
  movs r3, #0
 800f86e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800f870:	e001      	b.n	800f876 <LoopFillZerobss>

0800f872 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800f872:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800f874:	3204      	adds	r2, #4

0800f876 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800f876:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800f878:	d3fb      	bcc.n	800f872 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800f87a:	f7f7 fb75 	bl	8006f68 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800f87e:	f7fe fc87 	bl	800e190 <main>

0800f882 <LoopForever>:

LoopForever:
  b LoopForever
 800f882:	e7fe      	b.n	800f882 <LoopForever>
  ldr   r0, =_estack
 800f884:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800f888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800f88c:	200007bc 	.word	0x200007bc
  ldr r2, =_sidata
 800f890:	0801357c 	.word	0x0801357c
  ldr r2, =_sbss
 800f894:	200007c0 	.word	0x200007c0
  ldr r4, =_ebss
 800f898:	200016dc 	.word	0x200016dc

0800f89c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800f89c:	e7fe      	b.n	800f89c <ADC1_COMP_IRQHandler>

0800f89e <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 800f89e:	2001      	movs	r0, #1
 800f8a0:	4770      	bx	lr

0800f8a2 <_kill>:

int _kill(int pid, int sig)
{
 800f8a2:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800f8a4:	f7f7 fb5a 	bl	8006f5c <__errno>
 800f8a8:	2316      	movs	r3, #22
 800f8aa:	6003      	str	r3, [r0, #0]
  return -1;
 800f8ac:	2001      	movs	r0, #1
}
 800f8ae:	4240      	negs	r0, r0
 800f8b0:	bd10      	pop	{r4, pc}

0800f8b2 <_exit>:

void _exit (int status)
{
 800f8b2:	b510      	push	{r4, lr}
  errno = EINVAL;
 800f8b4:	f7f7 fb52 	bl	8006f5c <__errno>
 800f8b8:	2316      	movs	r3, #22
 800f8ba:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800f8bc:	e7fe      	b.n	800f8bc <_exit+0xa>

0800f8be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800f8be:	b570      	push	{r4, r5, r6, lr}
 800f8c0:	000e      	movs	r6, r1
 800f8c2:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f8c4:	2500      	movs	r5, #0
 800f8c6:	42a5      	cmp	r5, r4
 800f8c8:	db01      	blt.n	800f8ce <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 800f8ca:	0020      	movs	r0, r4
 800f8cc:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 800f8ce:	e000      	b.n	800f8d2 <_read+0x14>
 800f8d0:	bf00      	nop
 800f8d2:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f8d4:	3501      	adds	r5, #1
 800f8d6:	e7f6      	b.n	800f8c6 <_read+0x8>

0800f8d8 <_close>:
}

int _close(int file)
{
  (void)file;
  return -1;
 800f8d8:	2001      	movs	r0, #1
}
 800f8da:	4240      	negs	r0, r0
 800f8dc:	4770      	bx	lr

0800f8de <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800f8de:	2380      	movs	r3, #128	; 0x80
 800f8e0:	019b      	lsls	r3, r3, #6
  return 0;
}
 800f8e2:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 800f8e4:	604b      	str	r3, [r1, #4]
}
 800f8e6:	4770      	bx	lr

0800f8e8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 800f8e8:	2001      	movs	r0, #1
 800f8ea:	4770      	bx	lr

0800f8ec <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800f8ec:	2000      	movs	r0, #0
 800f8ee:	4770      	bx	lr

0800f8f0 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800f8f0:	4a0b      	ldr	r2, [pc, #44]	; (800f920 <_sbrk+0x30>)
 800f8f2:	490c      	ldr	r1, [pc, #48]	; (800f924 <_sbrk+0x34>)
{
 800f8f4:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800f8f6:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800f8f8:	4a0b      	ldr	r2, [pc, #44]	; (800f928 <_sbrk+0x38>)
{
 800f8fa:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 800f8fc:	6810      	ldr	r0, [r2, #0]
 800f8fe:	2800      	cmp	r0, #0
 800f900:	d101      	bne.n	800f906 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 800f902:	480a      	ldr	r0, [pc, #40]	; (800f92c <_sbrk+0x3c>)
 800f904:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800f906:	6810      	ldr	r0, [r2, #0]
 800f908:	18c3      	adds	r3, r0, r3
 800f90a:	428b      	cmp	r3, r1
 800f90c:	d906      	bls.n	800f91c <_sbrk+0x2c>
  {
    errno = ENOMEM;
 800f90e:	f7f7 fb25 	bl	8006f5c <__errno>
 800f912:	230c      	movs	r3, #12
 800f914:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800f916:	2001      	movs	r0, #1
 800f918:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800f91a:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800f91c:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 800f91e:	e7fc      	b.n	800f91a <_sbrk+0x2a>
 800f920:	00000400 	.word	0x00000400
 800f924:	20024000 	.word	0x20024000
 800f928:	200011fc 	.word	0x200011fc
 800f92c:	200016e0 	.word	0x200016e0

0800f930 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800f930:	4770      	bx	lr
	...

0800f934 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800f934:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800f936:	4b10      	ldr	r3, [pc, #64]	; (800f978 <HAL_InitTick+0x44>)
{
 800f938:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 800f93a:	7819      	ldrb	r1, [r3, #0]
 800f93c:	2900      	cmp	r1, #0
 800f93e:	d101      	bne.n	800f944 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800f940:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800f942:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800f944:	20fa      	movs	r0, #250	; 0xfa
 800f946:	0080      	lsls	r0, r0, #2
 800f948:	f7f4 fa4e 	bl	8003de8 <__udivsi3>
 800f94c:	4b0b      	ldr	r3, [pc, #44]	; (800f97c <HAL_InitTick+0x48>)
 800f94e:	0001      	movs	r1, r0
 800f950:	6818      	ldr	r0, [r3, #0]
 800f952:	f7f4 fa49 	bl	8003de8 <__udivsi3>
 800f956:	f000 f89b 	bl	800fa90 <HAL_SYSTICK_Config>
 800f95a:	1e04      	subs	r4, r0, #0
 800f95c:	d1f0      	bne.n	800f940 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800f95e:	2d03      	cmp	r5, #3
 800f960:	d8ee      	bhi.n	800f940 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800f962:	0002      	movs	r2, r0
 800f964:	2001      	movs	r0, #1
 800f966:	0029      	movs	r1, r5
 800f968:	4240      	negs	r0, r0
 800f96a:	f000 f85b 	bl	800fa24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800f96e:	4b04      	ldr	r3, [pc, #16]	; (800f980 <HAL_InitTick+0x4c>)
 800f970:	0020      	movs	r0, r4
 800f972:	601d      	str	r5, [r3, #0]
  return status;
 800f974:	e7e5      	b.n	800f942 <HAL_InitTick+0xe>
 800f976:	46c0      	nop			; (mov r8, r8)
 800f978:	200007b4 	.word	0x200007b4
 800f97c:	200007b0 	.word	0x200007b0
 800f980:	200007b8 	.word	0x200007b8

0800f984 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800f984:	2380      	movs	r3, #128	; 0x80
 800f986:	4a08      	ldr	r2, [pc, #32]	; (800f9a8 <HAL_Init+0x24>)
 800f988:	005b      	lsls	r3, r3, #1
 800f98a:	6811      	ldr	r1, [r2, #0]
{
 800f98c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800f98e:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800f990:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800f992:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800f994:	f7ff ffce 	bl	800f934 <HAL_InitTick>
 800f998:	1e04      	subs	r4, r0, #0
 800f99a:	d103      	bne.n	800f9a4 <HAL_Init+0x20>
  HAL_MspInit();
 800f99c:	f7ff fbca 	bl	800f134 <HAL_MspInit>
}
 800f9a0:	0020      	movs	r0, r4
 800f9a2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800f9a4:	2401      	movs	r4, #1
 800f9a6:	e7fb      	b.n	800f9a0 <HAL_Init+0x1c>
 800f9a8:	40022000 	.word	0x40022000

0800f9ac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800f9ac:	4a03      	ldr	r2, [pc, #12]	; (800f9bc <HAL_IncTick+0x10>)
 800f9ae:	4b04      	ldr	r3, [pc, #16]	; (800f9c0 <HAL_IncTick+0x14>)
 800f9b0:	6811      	ldr	r1, [r2, #0]
 800f9b2:	781b      	ldrb	r3, [r3, #0]
 800f9b4:	185b      	adds	r3, r3, r1
 800f9b6:	6013      	str	r3, [r2, #0]
}
 800f9b8:	4770      	bx	lr
 800f9ba:	46c0      	nop			; (mov r8, r8)
 800f9bc:	20001200 	.word	0x20001200
 800f9c0:	200007b4 	.word	0x200007b4

0800f9c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800f9c4:	4b01      	ldr	r3, [pc, #4]	; (800f9cc <HAL_GetTick+0x8>)
 800f9c6:	6818      	ldr	r0, [r3, #0]
}
 800f9c8:	4770      	bx	lr
 800f9ca:	46c0      	nop			; (mov r8, r8)
 800f9cc:	20001200 	.word	0x20001200

0800f9d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800f9d0:	b570      	push	{r4, r5, r6, lr}
 800f9d2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800f9d4:	f7ff fff6 	bl	800f9c4 <HAL_GetTick>
 800f9d8:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800f9da:	1c63      	adds	r3, r4, #1
 800f9dc:	d002      	beq.n	800f9e4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800f9de:	4b04      	ldr	r3, [pc, #16]	; (800f9f0 <HAL_Delay+0x20>)
 800f9e0:	781b      	ldrb	r3, [r3, #0]
 800f9e2:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800f9e4:	f7ff ffee 	bl	800f9c4 <HAL_GetTick>
 800f9e8:	1b40      	subs	r0, r0, r5
 800f9ea:	42a0      	cmp	r0, r4
 800f9ec:	d3fa      	bcc.n	800f9e4 <HAL_Delay+0x14>
  {
  }
}
 800f9ee:	bd70      	pop	{r4, r5, r6, pc}
 800f9f0:	200007b4 	.word	0x200007b4

0800f9f4 <HAL_GetUIDw0>:
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
 800f9f4:	4b01      	ldr	r3, [pc, #4]	; (800f9fc <HAL_GetUIDw0+0x8>)
 800f9f6:	6818      	ldr	r0, [r3, #0]
}
 800f9f8:	4770      	bx	lr
 800f9fa:	46c0      	nop			; (mov r8, r8)
 800f9fc:	1fff7590 	.word	0x1fff7590

0800fa00 <HAL_GetUIDw1>:
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800fa00:	4b01      	ldr	r3, [pc, #4]	; (800fa08 <HAL_GetUIDw1+0x8>)
 800fa02:	6818      	ldr	r0, [r3, #0]
}
 800fa04:	4770      	bx	lr
 800fa06:	46c0      	nop			; (mov r8, r8)
 800fa08:	1fff7594 	.word	0x1fff7594

0800fa0c <HAL_SYSCFG_StrobeDBattpinsConfig>:
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800fa0c:	4a03      	ldr	r2, [pc, #12]	; (800fa1c <HAL_SYSCFG_StrobeDBattpinsConfig+0x10>)
 800fa0e:	4904      	ldr	r1, [pc, #16]	; (800fa20 <HAL_SYSCFG_StrobeDBattpinsConfig+0x14>)
 800fa10:	6813      	ldr	r3, [r2, #0]
 800fa12:	400b      	ands	r3, r1
 800fa14:	4303      	orrs	r3, r0
 800fa16:	6013      	str	r3, [r2, #0]
}
 800fa18:	4770      	bx	lr
 800fa1a:	46c0      	nop			; (mov r8, r8)
 800fa1c:	40010000 	.word	0x40010000
 800fa20:	fffff9ff 	.word	0xfffff9ff

0800fa24 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800fa24:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fa26:	25ff      	movs	r5, #255	; 0xff
 800fa28:	2403      	movs	r4, #3
 800fa2a:	002a      	movs	r2, r5
 800fa2c:	4004      	ands	r4, r0
 800fa2e:	00e4      	lsls	r4, r4, #3
 800fa30:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800fa32:	0189      	lsls	r1, r1, #6
 800fa34:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fa36:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800fa38:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fa3a:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 800fa3c:	2800      	cmp	r0, #0
 800fa3e:	db0a      	blt.n	800fa56 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fa40:	24c0      	movs	r4, #192	; 0xc0
 800fa42:	4b0b      	ldr	r3, [pc, #44]	; (800fa70 <HAL_NVIC_SetPriority+0x4c>)
 800fa44:	0880      	lsrs	r0, r0, #2
 800fa46:	0080      	lsls	r0, r0, #2
 800fa48:	18c0      	adds	r0, r0, r3
 800fa4a:	00a4      	lsls	r4, r4, #2
 800fa4c:	5903      	ldr	r3, [r0, r4]
 800fa4e:	401a      	ands	r2, r3
 800fa50:	4311      	orrs	r1, r2
 800fa52:	5101      	str	r1, [r0, r4]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 800fa54:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fa56:	200f      	movs	r0, #15
 800fa58:	4003      	ands	r3, r0
 800fa5a:	3b08      	subs	r3, #8
 800fa5c:	4805      	ldr	r0, [pc, #20]	; (800fa74 <HAL_NVIC_SetPriority+0x50>)
 800fa5e:	089b      	lsrs	r3, r3, #2
 800fa60:	009b      	lsls	r3, r3, #2
 800fa62:	181b      	adds	r3, r3, r0
 800fa64:	69d8      	ldr	r0, [r3, #28]
 800fa66:	4002      	ands	r2, r0
 800fa68:	4311      	orrs	r1, r2
 800fa6a:	61d9      	str	r1, [r3, #28]
 800fa6c:	e7f2      	b.n	800fa54 <HAL_NVIC_SetPriority+0x30>
 800fa6e:	46c0      	nop			; (mov r8, r8)
 800fa70:	e000e100 	.word	0xe000e100
 800fa74:	e000ed00 	.word	0xe000ed00

0800fa78 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800fa78:	2800      	cmp	r0, #0
 800fa7a:	db05      	blt.n	800fa88 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800fa7c:	231f      	movs	r3, #31
 800fa7e:	4018      	ands	r0, r3
 800fa80:	3b1e      	subs	r3, #30
 800fa82:	4083      	lsls	r3, r0
 800fa84:	4a01      	ldr	r2, [pc, #4]	; (800fa8c <HAL_NVIC_EnableIRQ+0x14>)
 800fa86:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800fa88:	4770      	bx	lr
 800fa8a:	46c0      	nop			; (mov r8, r8)
 800fa8c:	e000e100 	.word	0xe000e100

0800fa90 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800fa90:	2280      	movs	r2, #128	; 0x80
 800fa92:	1e43      	subs	r3, r0, #1
 800fa94:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800fa96:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800fa98:	4293      	cmp	r3, r2
 800fa9a:	d20d      	bcs.n	800fab8 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fa9c:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800fa9e:	4a07      	ldr	r2, [pc, #28]	; (800fabc <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800faa0:	4807      	ldr	r0, [pc, #28]	; (800fac0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800faa2:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800faa4:	6a03      	ldr	r3, [r0, #32]
 800faa6:	0609      	lsls	r1, r1, #24
 800faa8:	021b      	lsls	r3, r3, #8
 800faaa:	0a1b      	lsrs	r3, r3, #8
 800faac:	430b      	orrs	r3, r1
 800faae:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800fab0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800fab2:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800fab4:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800fab6:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800fab8:	4770      	bx	lr
 800faba:	46c0      	nop			; (mov r8, r8)
 800fabc:	e000e010 	.word	0xe000e010
 800fac0:	e000ed00 	.word	0xe000ed00

0800fac4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800fac4:	b510      	push	{r4, lr}
 800fac6:	0004      	movs	r4, r0
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
  {
    return HAL_ERROR;
 800fac8:	2001      	movs	r0, #1
  if (hdac == NULL)
 800faca:	2c00      	cmp	r4, #0
 800facc:	d00d      	beq.n	800faea <HAL_DAC_Init+0x26>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800face:	7923      	ldrb	r3, [r4, #4]
 800fad0:	b2da      	uxtb	r2, r3
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d103      	bne.n	800fade <HAL_DAC_Init+0x1a>
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800fad6:	0020      	movs	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 800fad8:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 800fada:	f7ff fb45 	bl	800f168 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800fade:	2302      	movs	r3, #2

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800fae0:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800fae2:	7123      	strb	r3, [r4, #4]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800fae4:	3b01      	subs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800fae6:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800fae8:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 800faea:	bd10      	pop	{r4, pc}

0800faec <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800faec:	0003      	movs	r3, r0
 800faee:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
  {
    return HAL_ERROR;
 800faf0:	2001      	movs	r0, #1
  if (hdac == NULL)
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d01c      	beq.n	800fb30 <HAL_DAC_Start+0x44>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800faf6:	2402      	movs	r4, #2
 800faf8:	795a      	ldrb	r2, [r3, #5]
 800fafa:	0020      	movs	r0, r4
 800fafc:	2a01      	cmp	r2, #1
 800fafe:	d017      	beq.n	800fb30 <HAL_DAC_Start+0x44>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800fb00:	2501      	movs	r5, #1
 800fb02:	002e      	movs	r6, r5
 800fb04:	300e      	adds	r0, #14
 800fb06:	4008      	ands	r0, r1
 800fb08:	4086      	lsls	r6, r0
 800fb0a:	681a      	ldr	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 800fb0c:	711c      	strb	r4, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 800fb0e:	6817      	ldr	r7, [r2, #0]
 800fb10:	433e      	orrs	r6, r7
 800fb12:	6016      	str	r6, [r2, #0]

  if (Channel == DAC_CHANNEL_1)
 800fb14:	2900      	cmp	r1, #0
 800fb16:	d10c      	bne.n	800fb32 <HAL_DAC_Start+0x46>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800fb18:	203e      	movs	r0, #62	; 0x3e
 800fb1a:	6811      	ldr	r1, [r2, #0]
 800fb1c:	4001      	ands	r1, r0
 800fb1e:	42a1      	cmp	r1, r4
 800fb20:	d102      	bne.n	800fb28 <HAL_DAC_Start+0x3c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800fb22:	6851      	ldr	r1, [r2, #4]
 800fb24:	430d      	orrs	r5, r1
 800fb26:	6055      	str	r5, [r2, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800fb28:	2201      	movs	r2, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800fb2a:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 800fb2c:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 800fb2e:	7158      	strb	r0, [r3, #5]

  /* Return function status */
  return HAL_OK;
}
 800fb30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800fb32:	25f8      	movs	r5, #248	; 0xf8
 800fb34:	6811      	ldr	r1, [r2, #0]
 800fb36:	03ad      	lsls	r5, r5, #14
 800fb38:	4029      	ands	r1, r5
 800fb3a:	0025      	movs	r5, r4
 800fb3c:	4085      	lsls	r5, r0
 800fb3e:	42a9      	cmp	r1, r5
 800fb40:	d1f2      	bne.n	800fb28 <HAL_DAC_Start+0x3c>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800fb42:	6851      	ldr	r1, [r2, #4]
 800fb44:	430c      	orrs	r4, r1
 800fb46:	6054      	str	r4, [r2, #4]
 800fb48:	e7ee      	b.n	800fb28 <HAL_DAC_Start+0x3c>

0800fb4a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800fb4a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fb4c:	0014      	movs	r4, r2
  __IO uint32_t tmp = 0UL;
 800fb4e:	2200      	movs	r2, #0
{
 800fb50:	0005      	movs	r5, r0
  __IO uint32_t tmp = 0UL;
 800fb52:	9201      	str	r2, [sp, #4]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
  {
    return HAL_ERROR;
 800fb54:	2001      	movs	r0, #1
  if (hdac == NULL)
 800fb56:	4295      	cmp	r5, r2
 800fb58:	d00a      	beq.n	800fb70 <HAL_DAC_SetValue+0x26>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800fb5a:	682a      	ldr	r2, [r5, #0]
 800fb5c:	9201      	str	r2, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800fb5e:	9a01      	ldr	r2, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 800fb60:	2900      	cmp	r1, #0
 800fb62:	d106      	bne.n	800fb72 <HAL_DAC_SetValue+0x28>
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800fb64:	3208      	adds	r2, #8

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;

  /* Return function status */
  return HAL_OK;
 800fb66:	2000      	movs	r0, #0
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800fb68:	1912      	adds	r2, r2, r4
 800fb6a:	9201      	str	r2, [sp, #4]
  *(__IO uint32_t *) tmp = Data;
 800fb6c:	9a01      	ldr	r2, [sp, #4]
 800fb6e:	6013      	str	r3, [r2, #0]
}
 800fb70:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800fb72:	3214      	adds	r2, #20
 800fb74:	e7f7      	b.n	800fb66 <HAL_DAC_SetValue+0x1c>
	...

0800fb78 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800fb78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb7a:	0004      	movs	r4, r0
 800fb7c:	000d      	movs	r5, r1
 800fb7e:	0016      	movs	r6, r2
  uint32_t tickstart;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
  {
    return HAL_ERROR;
 800fb80:	2001      	movs	r0, #1
  if ((hdac == NULL) || (sConfig == NULL))
 800fb82:	2c00      	cmp	r4, #0
 800fb84:	d073      	beq.n	800fc6e <HAL_DAC_ConfigChannel+0xf6>
 800fb86:	2900      	cmp	r1, #0
 800fb88:	d071      	beq.n	800fc6e <HAL_DAC_ConfigChannel+0xf6>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800fb8a:	2302      	movs	r3, #2
 800fb8c:	680a      	ldr	r2, [r1, #0]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800fb8e:	7961      	ldrb	r1, [r4, #5]
 800fb90:	0018      	movs	r0, r3
 800fb92:	2901      	cmp	r1, #1
 800fb94:	d06b      	beq.n	800fc6e <HAL_DAC_ConfigChannel+0xf6>
 800fb96:	2101      	movs	r1, #1

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800fb98:	7123      	strb	r3, [r4, #4]
  __HAL_LOCK(hdac);
 800fb9a:	7161      	strb	r1, [r4, #5]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800fb9c:	2a04      	cmp	r2, #4
 800fb9e:	d121      	bne.n	800fbe4 <HAL_DAC_ConfigChannel+0x6c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800fba0:	f7ff ff10 	bl	800f9c4 <HAL_GetTick>
 800fba4:	9001      	str	r0, [sp, #4]

    if (Channel == DAC_CHANNEL_1)
 800fba6:	2e00      	cmp	r6, #0
 800fba8:	d000      	beq.n	800fbac <HAL_DAC_ConfigChannel+0x34>
 800fbaa:	e06b      	b.n	800fc84 <HAL_DAC_ConfigChannel+0x10c>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800fbac:	2780      	movs	r7, #128	; 0x80
 800fbae:	023f      	lsls	r7, r7, #8
 800fbb0:	6823      	ldr	r3, [r4, #0]
 800fbb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fbb4:	423a      	tst	r2, r7
 800fbb6:	d14a      	bne.n	800fc4e <HAL_DAC_ConfigChannel+0xd6>

            return HAL_TIMEOUT;
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800fbb8:	69aa      	ldr	r2, [r5, #24]
 800fbba:	641a      	str	r2, [r3, #64]	; 0x40
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800fbbc:	2310      	movs	r3, #16
 800fbbe:	4835      	ldr	r0, [pc, #212]	; (800fc94 <HAL_DAC_ConfigChannel+0x11c>)
 800fbc0:	4033      	ands	r3, r6
 800fbc2:	4098      	lsls	r0, r3
 800fbc4:	6821      	ldr	r1, [r4, #0]
 800fbc6:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800fbc8:	4382      	bics	r2, r0
 800fbca:	69e8      	ldr	r0, [r5, #28]
 800fbcc:	4098      	lsls	r0, r3
 800fbce:	4302      	orrs	r2, r0
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800fbd0:	20ff      	movs	r0, #255	; 0xff
 800fbd2:	4098      	lsls	r0, r3
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800fbd4:	648a      	str	r2, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800fbd6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800fbd8:	4382      	bics	r2, r0
 800fbda:	6a28      	ldr	r0, [r5, #32]
 800fbdc:	4098      	lsls	r0, r3
 800fbde:	0003      	movs	r3, r0
 800fbe0:	4313      	orrs	r3, r2
 800fbe2:	64cb      	str	r3, [r1, #76]	; 0x4c
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800fbe4:	2210      	movs	r2, #16
 800fbe6:	4016      	ands	r6, r2
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800fbe8:	692a      	ldr	r2, [r5, #16]
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800fbea:	6823      	ldr	r3, [r4, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800fbec:	2a01      	cmp	r2, #1
 800fbee:	d108      	bne.n	800fc02 <HAL_DAC_ConfigChannel+0x8a>
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800fbf0:	211f      	movs	r1, #31
 800fbf2:	40b1      	lsls	r1, r6
    tmpreg1 = hdac->Instance->CCR;
 800fbf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800fbf6:	438a      	bics	r2, r1
 800fbf8:	0011      	movs	r1, r2
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800fbfa:	696a      	ldr	r2, [r5, #20]
 800fbfc:	40b2      	lsls	r2, r6
 800fbfe:	430a      	orrs	r2, r1
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800fc00:	639a      	str	r2, [r3, #56]	; 0x38
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800fc02:	2107      	movs	r1, #7
 800fc04:	40b1      	lsls	r1, r6
  tmpreg1 = hdac->Instance->MCR;
 800fc06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800fc08:	68a8      	ldr	r0, [r5, #8]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800fc0a:	438a      	bics	r2, r1
 800fc0c:	0011      	movs	r1, r2
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800fc0e:	682a      	ldr	r2, [r5, #0]
 800fc10:	4302      	orrs	r2, r0
 800fc12:	68e8      	ldr	r0, [r5, #12]
 800fc14:	4302      	orrs	r2, r0
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800fc16:	40b2      	lsls	r2, r6
 800fc18:	430a      	orrs	r2, r1
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800fc1a:	2180      	movs	r1, #128	; 0x80
 800fc1c:	01c9      	lsls	r1, r1, #7
 800fc1e:	40b1      	lsls	r1, r6
  hdac->Instance->MCR = tmpreg1;
 800fc20:	63da      	str	r2, [r3, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800fc22:	681a      	ldr	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800fc24:	2000      	movs	r0, #0
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800fc26:	438a      	bics	r2, r1
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800fc28:	491b      	ldr	r1, [pc, #108]	; (800fc98 <HAL_DAC_ConfigChannel+0x120>)
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800fc2a:	601a      	str	r2, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800fc2c:	40b1      	lsls	r1, r6
  tmpreg1 = hdac->Instance->CR;
 800fc2e:	681a      	ldr	r2, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800fc30:	438a      	bics	r2, r1
 800fc32:	0011      	movs	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800fc34:	686a      	ldr	r2, [r5, #4]
 800fc36:	40b2      	lsls	r2, r6
 800fc38:	430a      	orrs	r2, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800fc3a:	21c0      	movs	r1, #192	; 0xc0
 800fc3c:	40b1      	lsls	r1, r6
  hdac->Instance->CR = tmpreg1;
 800fc3e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800fc40:	681a      	ldr	r2, [r3, #0]
 800fc42:	438a      	bics	r2, r1
 800fc44:	601a      	str	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_READY;
 800fc46:	2301      	movs	r3, #1
  __HAL_UNLOCK(hdac);
 800fc48:	7160      	strb	r0, [r4, #5]
  hdac->State = HAL_DAC_STATE_READY;
 800fc4a:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return status;
 800fc4c:	e00f      	b.n	800fc6e <HAL_DAC_ConfigChannel+0xf6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800fc4e:	f7ff feb9 	bl	800f9c4 <HAL_GetTick>
 800fc52:	9b01      	ldr	r3, [sp, #4]
 800fc54:	1ac0      	subs	r0, r0, r3
 800fc56:	2801      	cmp	r0, #1
 800fc58:	d9aa      	bls.n	800fbb0 <HAL_DAC_ConfigChannel+0x38>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800fc5a:	6823      	ldr	r3, [r4, #0]
 800fc5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fc5e:	423b      	tst	r3, r7
 800fc60:	d0a6      	beq.n	800fbb0 <HAL_DAC_ConfigChannel+0x38>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800fc62:	2308      	movs	r3, #8
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800fc64:	2003      	movs	r0, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800fc66:	6922      	ldr	r2, [r4, #16]
 800fc68:	4313      	orrs	r3, r2
 800fc6a:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800fc6c:	7120      	strb	r0, [r4, #4]
}
 800fc6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800fc70:	f7ff fea8 	bl	800f9c4 <HAL_GetTick>
 800fc74:	9b01      	ldr	r3, [sp, #4]
 800fc76:	1ac0      	subs	r0, r0, r3
 800fc78:	2801      	cmp	r0, #1
 800fc7a:	d903      	bls.n	800fc84 <HAL_DAC_ConfigChannel+0x10c>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800fc7c:	6823      	ldr	r3, [r4, #0]
 800fc7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	dbee      	blt.n	800fc62 <HAL_DAC_ConfigChannel+0xea>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800fc84:	6823      	ldr	r3, [r4, #0]
 800fc86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fc88:	2a00      	cmp	r2, #0
 800fc8a:	dbf1      	blt.n	800fc70 <HAL_DAC_ConfigChannel+0xf8>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800fc8c:	69aa      	ldr	r2, [r5, #24]
 800fc8e:	645a      	str	r2, [r3, #68]	; 0x44
 800fc90:	e794      	b.n	800fbbc <HAL_DAC_ConfigChannel+0x44>
 800fc92:	46c0      	nop			; (mov r8, r8)
 800fc94:	000003ff 	.word	0x000003ff
 800fc98:	00000ffe 	.word	0x00000ffe

0800fc9c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800fc9c:	0003      	movs	r3, r0
 800fc9e:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 800fca0:	2001      	movs	r0, #1
  if (NULL == hdma)
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d009      	beq.n	800fcba <HAL_DMA_Abort+0x1e>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800fca6:	1d98      	adds	r0, r3, #6
 800fca8:	7fc2      	ldrb	r2, [r0, #31]
 800fcaa:	1d5c      	adds	r4, r3, #5
 800fcac:	2a02      	cmp	r2, #2
 800fcae:	d005      	beq.n	800fcbc <HAL_DMA_Abort+0x20>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800fcb0:	2204      	movs	r2, #4
 800fcb2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fcb4:	2300      	movs	r3, #0

    return HAL_ERROR;
 800fcb6:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 800fcb8:	77e3      	strb	r3, [r4, #31]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
  }

  return HAL_OK;
}
 800fcba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fcbc:	250e      	movs	r5, #14
 800fcbe:	6819      	ldr	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fcc0:	6c9e      	ldr	r6, [r3, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fcc2:	680a      	ldr	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fcc4:	6c5f      	ldr	r7, [r3, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fcc6:	43aa      	bics	r2, r5
 800fcc8:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fcca:	6832      	ldr	r2, [r6, #0]
 800fccc:	4d0e      	ldr	r5, [pc, #56]	; (800fd08 <HAL_DMA_Abort+0x6c>)
 800fcce:	402a      	ands	r2, r5
 800fcd0:	6032      	str	r2, [r6, #0]
    __HAL_DMA_DISABLE(hdma);
 800fcd2:	2201      	movs	r2, #1
 800fcd4:	680e      	ldr	r6, [r1, #0]
 800fcd6:	4396      	bics	r6, r2
 800fcd8:	600e      	str	r6, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fcda:	211c      	movs	r1, #28
 800fcdc:	4039      	ands	r1, r7
 800fcde:	408a      	lsls	r2, r1
 800fce0:	6c1e      	ldr	r6, [r3, #64]	; 0x40
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fce2:	6d19      	ldr	r1, [r3, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fce4:	6072      	str	r2, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fce6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800fce8:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800fcea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fcec:	2a00      	cmp	r2, #0
 800fcee:	d005      	beq.n	800fcfc <HAL_DMA_Abort+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800fcf0:	6811      	ldr	r1, [r2, #0]
 800fcf2:	4029      	ands	r1, r5
 800fcf4:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fcf6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800fcf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcfa:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800fcfc:	2301      	movs	r3, #1
 800fcfe:	77c3      	strb	r3, [r0, #31]
    __HAL_UNLOCK(hdma);
 800fd00:	2000      	movs	r0, #0
 800fd02:	77e0      	strb	r0, [r4, #31]
  return HAL_OK;
 800fd04:	e7d9      	b.n	800fcba <HAL_DMA_Abort+0x1e>
 800fd06:	46c0      	nop			; (mov r8, r8)
 800fd08:	fffffeff 	.word	0xfffffeff

0800fd0c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800fd0c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800fd0e:	1d84      	adds	r4, r0, #6
 800fd10:	7fe3      	ldrb	r3, [r4, #31]
 800fd12:	2b02      	cmp	r3, #2
 800fd14:	d004      	beq.n	800fd20 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800fd16:	2304      	movs	r3, #4
 800fd18:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800fd1a:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 800fd1c:	0018      	movs	r0, r3
 800fd1e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fd20:	210e      	movs	r1, #14
 800fd22:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fd24:	4d14      	ldr	r5, [pc, #80]	; (800fd78 <HAL_DMA_Abort_IT+0x6c>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fd26:	6813      	ldr	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fd28:	6c46      	ldr	r6, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fd2a:	438b      	bics	r3, r1
 800fd2c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800fd2e:	2301      	movs	r3, #1
 800fd30:	6811      	ldr	r1, [r2, #0]
 800fd32:	4399      	bics	r1, r3
 800fd34:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fd36:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800fd38:	6811      	ldr	r1, [r2, #0]
 800fd3a:	4029      	ands	r1, r5
 800fd3c:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fd3e:	211c      	movs	r1, #28
 800fd40:	4031      	ands	r1, r6
 800fd42:	408b      	lsls	r3, r1
 800fd44:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800fd46:	6053      	str	r3, [r2, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fd48:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800fd4a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800fd4c:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800fd4e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d005      	beq.n	800fd60 <HAL_DMA_Abort_IT+0x54>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800fd54:	681a      	ldr	r2, [r3, #0]
 800fd56:	402a      	ands	r2, r5
 800fd58:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fd5a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800fd5c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800fd5e:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800fd60:	2301      	movs	r3, #1
 800fd62:	77e3      	strb	r3, [r4, #31]
    __HAL_UNLOCK(hdma);
 800fd64:	2400      	movs	r4, #0
 800fd66:	1d43      	adds	r3, r0, #5
 800fd68:	77dc      	strb	r4, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 800fd6a:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 800fd6c:	0013      	movs	r3, r2
    if (hdma->XferAbortCallback != NULL)
 800fd6e:	42a2      	cmp	r2, r4
 800fd70:	d0d4      	beq.n	800fd1c <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 800fd72:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800fd74:	0023      	movs	r3, r4
 800fd76:	e7d1      	b.n	800fd1c <HAL_DMA_Abort_IT+0x10>
 800fd78:	fffffeff 	.word	0xfffffeff

0800fd7c <HAL_DMA_GetError>:
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
  /* Return the DMA error code */
  return hdma->ErrorCode;
 800fd7c:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 800fd7e:	4770      	bx	lr

0800fd80 <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  HAL_StatusTypeDef status = HAL_OK;
 800fd80:	2000      	movs	r0, #0

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800fd82:	4b05      	ldr	r3, [pc, #20]	; (800fd98 <HAL_FLASH_Unlock+0x18>)
 800fd84:	695a      	ldr	r2, [r3, #20]
 800fd86:	4282      	cmp	r2, r0
 800fd88:	da05      	bge.n	800fd96 <HAL_FLASH_Unlock+0x16>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800fd8a:	4a04      	ldr	r2, [pc, #16]	; (800fd9c <HAL_FLASH_Unlock+0x1c>)
 800fd8c:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800fd8e:	4a04      	ldr	r2, [pc, #16]	; (800fda0 <HAL_FLASH_Unlock+0x20>)
 800fd90:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800fd92:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 800fd94:	0fc0      	lsrs	r0, r0, #31
      status = HAL_ERROR;
    }
  }

  return status;
}
 800fd96:	4770      	bx	lr
 800fd98:	40022000 	.word	0x40022000
 800fd9c:	45670123 	.word	0x45670123
 800fda0:	cdef89ab 	.word	0xcdef89ab

0800fda4 <HAL_FLASH_OB_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
  HAL_StatusTypeDef status = HAL_ERROR;

  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0x00U)
 800fda4:	4b06      	ldr	r3, [pc, #24]	; (800fdc0 <HAL_FLASH_OB_Unlock+0x1c>)
  HAL_StatusTypeDef status = HAL_ERROR;
 800fda6:	2001      	movs	r0, #1
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0x00U)
 800fda8:	695a      	ldr	r2, [r3, #20]
 800fdaa:	0052      	lsls	r2, r2, #1
 800fdac:	d506      	bpl.n	800fdbc <HAL_FLASH_OB_Unlock+0x18>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800fdae:	4a05      	ldr	r2, [pc, #20]	; (800fdc4 <HAL_FLASH_OB_Unlock+0x20>)
 800fdb0:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 800fdb2:	4a05      	ldr	r2, [pc, #20]	; (800fdc8 <HAL_FLASH_OB_Unlock+0x24>)
 800fdb4:	60da      	str	r2, [r3, #12]

    /* verify option bytes are unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) == 0x00U)
 800fdb6:	695b      	ldr	r3, [r3, #20]
 800fdb8:	0f9b      	lsrs	r3, r3, #30
  HAL_StatusTypeDef status = HAL_ERROR;
 800fdba:	4018      	ands	r0, r3
      status = HAL_OK;
    }
  }

  return status;
}
 800fdbc:	4770      	bx	lr
 800fdbe:	46c0      	nop			; (mov r8, r8)
 800fdc0:	40022000 	.word	0x40022000
 800fdc4:	08192a3b 	.word	0x08192a3b
 800fdc8:	4c5d6e7f 	.word	0x4c5d6e7f

0800fdcc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800fdcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdce:	0004      	movs	r4, r0
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800fdd0:	f7ff fdf8 	bl	800f9c4 <HAL_GetTick>
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 800fdd4:	27c0      	movs	r7, #192	; 0xc0
  uint32_t tickstart = HAL_GetTick();
 800fdd6:	0006      	movs	r6, r0
  while ((FLASH->SR & error) != 0x00U)
 800fdd8:	02bf      	lsls	r7, r7, #10
 800fdda:	4d14      	ldr	r5, [pc, #80]	; (800fe2c <FLASH_WaitForLastOperation+0x60>)
 800fddc:	692b      	ldr	r3, [r5, #16]
 800fdde:	423b      	tst	r3, r7
 800fde0:	d116      	bne.n	800fe10 <FLASH_WaitForLastOperation+0x44>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800fde2:	692a      	ldr	r2, [r5, #16]
 800fde4:	4b12      	ldr	r3, [pc, #72]	; (800fe30 <FLASH_WaitForLastOperation+0x64>)
 800fde6:	0011      	movs	r1, r2

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 800fde8:	4812      	ldr	r0, [pc, #72]	; (800fe34 <FLASH_WaitForLastOperation+0x68>)
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800fdea:	4019      	ands	r1, r3
  FLASH->SR = FLASH_SR_CLEAR;
 800fdec:	6128      	str	r0, [r5, #16]

  if (error != 0x00U)
 800fdee:	421a      	tst	r2, r3
 800fdf0:	d117      	bne.n	800fe22 <FLASH_WaitForLastOperation+0x56>
    pFlash.ErrorCode = error;
    return HAL_ERROR;
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800fdf2:	2780      	movs	r7, #128	; 0x80
 800fdf4:	02ff      	lsls	r7, r7, #11
 800fdf6:	692b      	ldr	r3, [r5, #16]
 800fdf8:	0018      	movs	r0, r3
 800fdfa:	4038      	ands	r0, r7
 800fdfc:	423b      	tst	r3, r7
 800fdfe:	d00f      	beq.n	800fe20 <FLASH_WaitForLastOperation+0x54>
  {
    if(Timeout != HAL_MAX_DELAY)
 800fe00:	1c63      	adds	r3, r4, #1
 800fe02:	d0f8      	beq.n	800fdf6 <FLASH_WaitForLastOperation+0x2a>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800fe04:	f7ff fdde 	bl	800f9c4 <HAL_GetTick>
 800fe08:	1b80      	subs	r0, r0, r6
 800fe0a:	42a0      	cmp	r0, r4
 800fe0c:	d3f3      	bcc.n	800fdf6 <FLASH_WaitForLastOperation+0x2a>
 800fe0e:	e006      	b.n	800fe1e <FLASH_WaitForLastOperation+0x52>
    if(Timeout != HAL_MAX_DELAY)
 800fe10:	1c63      	adds	r3, r4, #1
 800fe12:	d0e3      	beq.n	800fddc <FLASH_WaitForLastOperation+0x10>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800fe14:	f7ff fdd6 	bl	800f9c4 <HAL_GetTick>
 800fe18:	1b80      	subs	r0, r0, r6
 800fe1a:	42a0      	cmp	r0, r4
 800fe1c:	d3dd      	bcc.n	800fdda <FLASH_WaitForLastOperation+0xe>
        return HAL_TIMEOUT;
 800fe1e:	2003      	movs	r0, #3
      }
    }
  }

  return HAL_OK;
}
 800fe20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = error;
 800fe22:	4b05      	ldr	r3, [pc, #20]	; (800fe38 <FLASH_WaitForLastOperation+0x6c>)
    return HAL_ERROR;
 800fe24:	2001      	movs	r0, #1
    pFlash.ErrorCode = error;
 800fe26:	6059      	str	r1, [r3, #4]
    return HAL_ERROR;
 800fe28:	e7fa      	b.n	800fe20 <FLASH_WaitForLastOperation+0x54>
 800fe2a:	46c0      	nop			; (mov r8, r8)
 800fe2c:	40022000 	.word	0x40022000
 800fe30:	0000c3fa 	.word	0x0000c3fa
 800fe34:	0008c3fb 	.word	0x0008c3fb
 800fe38:	20001204 	.word	0x20001204

0800fe3c <HAL_FLASH_Program>:
{
 800fe3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 800fe3e:	4e17      	ldr	r6, [pc, #92]	; (800fe9c <HAL_FLASH_Program+0x60>)
{
 800fe40:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(&pFlash);
 800fe42:	7833      	ldrb	r3, [r6, #0]
{
 800fe44:	0004      	movs	r4, r0
 800fe46:	000d      	movs	r5, r1
  __HAL_LOCK(&pFlash);
 800fe48:	2002      	movs	r0, #2
{
 800fe4a:	9200      	str	r2, [sp, #0]
  __HAL_LOCK(&pFlash);
 800fe4c:	2b01      	cmp	r3, #1
 800fe4e:	d01e      	beq.n	800fe8e <HAL_FLASH_Program+0x52>
 800fe50:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800fe52:	20fa      	movs	r0, #250	; 0xfa
  __HAL_LOCK(&pFlash);
 800fe54:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800fe56:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800fe58:	0080      	lsls	r0, r0, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800fe5a:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800fe5c:	f7ff ffb6 	bl	800fdcc <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 800fe60:	2800      	cmp	r0, #0
 800fe62:	d112      	bne.n	800fe8a <HAL_FLASH_Program+0x4e>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800fe64:	4f0e      	ldr	r7, [pc, #56]	; (800fea0 <HAL_FLASH_Program+0x64>)
 800fe66:	2c01      	cmp	r4, #1
 800fe68:	d112      	bne.n	800fe90 <HAL_FLASH_Program+0x54>
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800fe6a:	697b      	ldr	r3, [r7, #20]
 800fe6c:	4323      	orrs	r3, r4
 800fe6e:	617b      	str	r3, [r7, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800fe70:	9b00      	ldr	r3, [sp, #0]
 800fe72:	602b      	str	r3, [r5, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800fe74:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800fe78:	9b01      	ldr	r3, [sp, #4]
 800fe7a:	606b      	str	r3, [r5, #4]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800fe7c:	20fa      	movs	r0, #250	; 0xfa
 800fe7e:	0080      	lsls	r0, r0, #2
 800fe80:	f7ff ffa4 	bl	800fdcc <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800fe84:	697b      	ldr	r3, [r7, #20]
 800fe86:	43a3      	bics	r3, r4
 800fe88:	617b      	str	r3, [r7, #20]
  __HAL_UNLOCK(&pFlash);
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	7033      	strb	r3, [r6, #0]
}
 800fe8e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800fe90:	0028      	movs	r0, r5
 800fe92:	9900      	ldr	r1, [sp, #0]
 800fe94:	f002 fc94 	bl	80127c0 <_etext>
 800fe98:	e7f0      	b.n	800fe7c <HAL_FLASH_Program+0x40>
 800fe9a:	46c0      	nop			; (mov r8, r8)
 800fe9c:	20001204 	.word	0x20001204
 800fea0:	40022000 	.word	0x40022000

0800fea4 <HAL_FLASH_Lock>:
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800fea4:	20fa      	movs	r0, #250	; 0xfa
{
 800fea6:	b510      	push	{r4, lr}
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800fea8:	0080      	lsls	r0, r0, #2
 800feaa:	f7ff ff8f 	bl	800fdcc <FLASH_WaitForLastOperation>
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800feae:	2280      	movs	r2, #128	; 0x80
 800feb0:	4b04      	ldr	r3, [pc, #16]	; (800fec4 <HAL_FLASH_Lock+0x20>)
 800feb2:	0612      	lsls	r2, r2, #24
 800feb4:	6959      	ldr	r1, [r3, #20]
 800feb6:	430a      	orrs	r2, r1
 800feb8:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 800feba:	6958      	ldr	r0, [r3, #20]
 800febc:	43c0      	mvns	r0, r0
  return status;
 800febe:	0fc0      	lsrs	r0, r0, #31
}
 800fec0:	bd10      	pop	{r4, pc}
 800fec2:	46c0      	nop			; (mov r8, r8)
 800fec4:	40022000 	.word	0x40022000

0800fec8 <FLASH_PageErase>:
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800fec8:	4a08      	ldr	r2, [pc, #32]	; (800feec <FLASH_PageErase+0x24>)
 800feca:	6953      	ldr	r3, [r2, #20]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if (Banks != FLASH_BANK_1)
 800fecc:	2804      	cmp	r0, #4
 800fece:	d00a      	beq.n	800fee6 <FLASH_PageErase+0x1e>
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800fed0:	4807      	ldr	r0, [pc, #28]	; (800fef0 <FLASH_PageErase+0x28>)
 800fed2:	4003      	ands	r3, r0
  {
    tmp |= FLASH_CR_BKER;
 800fed4:	2080      	movs	r0, #128	; 0x80
 800fed6:	0180      	lsls	r0, r0, #6
 800fed8:	4303      	orrs	r3, r0
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 800feda:	00c9      	lsls	r1, r1, #3
 800fedc:	4319      	orrs	r1, r3
 800fede:	4b05      	ldr	r3, [pc, #20]	; (800fef4 <FLASH_PageErase+0x2c>)
 800fee0:	4319      	orrs	r1, r3
 800fee2:	6151      	str	r1, [r2, #20]
}
 800fee4:	4770      	bx	lr
    tmp &= ~FLASH_CR_BKER;
 800fee6:	4804      	ldr	r0, [pc, #16]	; (800fef8 <FLASH_PageErase+0x30>)
 800fee8:	4003      	ands	r3, r0
 800feea:	e7f6      	b.n	800feda <FLASH_PageErase+0x12>
 800feec:	40022000 	.word	0x40022000
 800fef0:	ffffe007 	.word	0xffffe007
 800fef4:	00010002 	.word	0x00010002
 800fef8:	ffffc007 	.word	0xffffc007

0800fefc <HAL_FLASHEx_Erase>:
{
 800fefc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 800fefe:	4f22      	ldr	r7, [pc, #136]	; (800ff88 <HAL_FLASHEx_Erase+0x8c>)
{
 800ff00:	0005      	movs	r5, r0
  __HAL_LOCK(&pFlash);
 800ff02:	783b      	ldrb	r3, [r7, #0]
 800ff04:	2402      	movs	r4, #2
{
 800ff06:	9101      	str	r1, [sp, #4]
  __HAL_LOCK(&pFlash);
 800ff08:	2b01      	cmp	r3, #1
 800ff0a:	d01b      	beq.n	800ff44 <HAL_FLASHEx_Erase+0x48>
 800ff0c:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff0e:	20fa      	movs	r0, #250	; 0xfa
  __HAL_LOCK(&pFlash);
 800ff10:	703b      	strb	r3, [r7, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ff12:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff14:	0080      	lsls	r0, r0, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ff16:	607b      	str	r3, [r7, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff18:	f7ff ff58 	bl	800fdcc <FLASH_WaitForLastOperation>
 800ff1c:	1e04      	subs	r4, r0, #0
  if (status == HAL_OK)
 800ff1e:	d10f      	bne.n	800ff40 <HAL_FLASHEx_Erase+0x44>
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800ff20:	682b      	ldr	r3, [r5, #0]
 800ff22:	2b04      	cmp	r3, #4
 800ff24:	d110      	bne.n	800ff48 <HAL_FLASHEx_Erase+0x4c>
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 800ff26:	4919      	ldr	r1, [pc, #100]	; (800ff8c <HAL_FLASHEx_Erase+0x90>)
 800ff28:	686a      	ldr	r2, [r5, #4]
 800ff2a:	694b      	ldr	r3, [r1, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff2c:	20fa      	movs	r0, #250	; 0xfa
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 800ff2e:	431a      	orrs	r2, r3
 800ff30:	2380      	movs	r3, #128	; 0x80
 800ff32:	025b      	lsls	r3, r3, #9
 800ff34:	4313      	orrs	r3, r2
 800ff36:	614b      	str	r3, [r1, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff38:	0080      	lsls	r0, r0, #2
 800ff3a:	f7ff ff47 	bl	800fdcc <FLASH_WaitForLastOperation>
 800ff3e:	0004      	movs	r4, r0
  __HAL_UNLOCK(&pFlash);
 800ff40:	2300      	movs	r3, #0
 800ff42:	703b      	strb	r3, [r7, #0]
}
 800ff44:	0020      	movs	r0, r4
 800ff46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      *PageError = 0xFFFFFFFFU;
 800ff48:	2301      	movs	r3, #1
 800ff4a:	9a01      	ldr	r2, [sp, #4]
 800ff4c:	425b      	negs	r3, r3
 800ff4e:	6013      	str	r3, [r2, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800ff50:	68ae      	ldr	r6, [r5, #8]
 800ff52:	68ab      	ldr	r3, [r5, #8]
 800ff54:	68ea      	ldr	r2, [r5, #12]
 800ff56:	189b      	adds	r3, r3, r2
 800ff58:	42b3      	cmp	r3, r6
 800ff5a:	d90c      	bls.n	800ff76 <HAL_FLASHEx_Erase+0x7a>
        FLASH_PageErase(pEraseInit->Banks, index);
 800ff5c:	6868      	ldr	r0, [r5, #4]
 800ff5e:	0031      	movs	r1, r6
 800ff60:	f7ff ffb2 	bl	800fec8 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff64:	20fa      	movs	r0, #250	; 0xfa
 800ff66:	0080      	lsls	r0, r0, #2
 800ff68:	f7ff ff30 	bl	800fdcc <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 800ff6c:	2800      	cmp	r0, #0
 800ff6e:	d008      	beq.n	800ff82 <HAL_FLASHEx_Erase+0x86>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff70:	0004      	movs	r4, r0
          *PageError = index;
 800ff72:	9b01      	ldr	r3, [sp, #4]
 800ff74:	601e      	str	r6, [r3, #0]
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800ff76:	2102      	movs	r1, #2
 800ff78:	4a04      	ldr	r2, [pc, #16]	; (800ff8c <HAL_FLASHEx_Erase+0x90>)
 800ff7a:	6953      	ldr	r3, [r2, #20]
 800ff7c:	438b      	bics	r3, r1
 800ff7e:	6153      	str	r3, [r2, #20]
 800ff80:	e7de      	b.n	800ff40 <HAL_FLASHEx_Erase+0x44>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800ff82:	3601      	adds	r6, #1
 800ff84:	e7e5      	b.n	800ff52 <HAL_FLASHEx_Erase+0x56>
 800ff86:	46c0      	nop			; (mov r8, r8)
 800ff88:	20001204 	.word	0x20001204
 800ff8c:	40022000 	.word	0x40022000

0800ff90 <HAL_GPIO_Init>:
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800ff90:	4a54      	ldr	r2, [pc, #336]	; (80100e4 <HAL_GPIO_Init+0x154>)
{
 800ff92:	b5f0      	push	{r4, r5, r6, r7, lr}
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800ff94:	1882      	adds	r2, r0, r2
 800ff96:	1e54      	subs	r4, r2, #1
 800ff98:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00u;
 800ff9a:	2300      	movs	r3, #0
{
 800ff9c:	b087      	sub	sp, #28
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800ff9e:	3204      	adds	r2, #4
 800ffa0:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ffa2:	680a      	ldr	r2, [r1, #0]
 800ffa4:	0014      	movs	r4, r2
 800ffa6:	40dc      	lsrs	r4, r3
 800ffa8:	d101      	bne.n	800ffae <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 800ffaa:	b007      	add	sp, #28
 800ffac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ffae:	2401      	movs	r4, #1
 800ffb0:	0025      	movs	r5, r4
 800ffb2:	46a4      	mov	ip, r4
 800ffb4:	409d      	lsls	r5, r3
 800ffb6:	0014      	movs	r4, r2
 800ffb8:	402c      	ands	r4, r5
 800ffba:	9402      	str	r4, [sp, #8]
    if (iocurrent != 0x00u)
 800ffbc:	422a      	tst	r2, r5
 800ffbe:	d100      	bne.n	800ffc2 <HAL_GPIO_Init+0x32>
 800ffc0:	e08e      	b.n	80100e0 <HAL_GPIO_Init+0x150>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ffc2:	2403      	movs	r4, #3
 800ffc4:	684a      	ldr	r2, [r1, #4]
 800ffc6:	005e      	lsls	r6, r3, #1
 800ffc8:	9201      	str	r2, [sp, #4]
 800ffca:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ffcc:	40b4      	lsls	r4, r6
 800ffce:	43e4      	mvns	r4, r4
 800ffd0:	9403      	str	r4, [sp, #12]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ffd2:	1e54      	subs	r4, r2, #1
 800ffd4:	4564      	cmp	r4, ip
 800ffd6:	d82a      	bhi.n	801002e <HAL_GPIO_Init+0x9e>
        temp = GPIOx->OSPEEDR;
 800ffd8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ffda:	9c03      	ldr	r4, [sp, #12]
 800ffdc:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ffde:	68cc      	ldr	r4, [r1, #12]
 800ffe0:	40b4      	lsls	r4, r6
 800ffe2:	433c      	orrs	r4, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ffe4:	4667      	mov	r7, ip
        GPIOx->OSPEEDR = temp;
 800ffe6:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 800ffe8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ffea:	43ac      	bics	r4, r5
 800ffec:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ffee:	9c01      	ldr	r4, [sp, #4]
 800fff0:	0924      	lsrs	r4, r4, #4
 800fff2:	403c      	ands	r4, r7
 800fff4:	409c      	lsls	r4, r3
 800fff6:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800fff8:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 800fffa:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800fffc:	9c03      	ldr	r4, [sp, #12]
 800fffe:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8010000:	688c      	ldr	r4, [r1, #8]
 8010002:	40b4      	lsls	r4, r6
 8010004:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8010006:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010008:	2a02      	cmp	r2, #2
 801000a:	d112      	bne.n	8010032 <HAL_GPIO_Init+0xa2>
        temp = GPIOx->AFR[position >> 3u];
 801000c:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 801000e:	2507      	movs	r5, #7
 8010010:	00a4      	lsls	r4, r4, #2
 8010012:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3u];
 8010014:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8010016:	9404      	str	r4, [sp, #16]
 8010018:	240f      	movs	r4, #15
 801001a:	401d      	ands	r5, r3
 801001c:	00ad      	lsls	r5, r5, #2
 801001e:	40ac      	lsls	r4, r5
 8010020:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8010022:	690c      	ldr	r4, [r1, #16]
 8010024:	40ac      	lsls	r4, r5
 8010026:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3u] = temp;
 8010028:	9c04      	ldr	r4, [sp, #16]
 801002a:	6227      	str	r7, [r4, #32]
 801002c:	e001      	b.n	8010032 <HAL_GPIO_Init+0xa2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 801002e:	2a03      	cmp	r2, #3
 8010030:	d1e3      	bne.n	800fffa <HAL_GPIO_Init+0x6a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8010032:	40b2      	lsls	r2, r6
      temp = GPIOx->MODER;
 8010034:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8010036:	9d03      	ldr	r5, [sp, #12]
 8010038:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 801003a:	432a      	orrs	r2, r5
      GPIOx->MODER = temp;
 801003c:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 801003e:	22c0      	movs	r2, #192	; 0xc0
 8010040:	9c01      	ldr	r4, [sp, #4]
 8010042:	0292      	lsls	r2, r2, #10
 8010044:	4214      	tst	r4, r2
 8010046:	d04b      	beq.n	80100e0 <HAL_GPIO_Init+0x150>
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8010048:	2603      	movs	r6, #3
 801004a:	001d      	movs	r5, r3
 801004c:	4a26      	ldr	r2, [pc, #152]	; (80100e8 <HAL_GPIO_Init+0x158>)
        temp = EXTI->EXTICR[position >> 2u];
 801004e:	089c      	lsrs	r4, r3, #2
 8010050:	00a4      	lsls	r4, r4, #2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8010052:	4035      	ands	r5, r6
 8010054:	18a4      	adds	r4, r4, r2
 8010056:	40b5      	lsls	r5, r6
 8010058:	220f      	movs	r2, #15
 801005a:	40aa      	lsls	r2, r5
        temp = EXTI->EXTICR[position >> 2u];
 801005c:	6e27      	ldr	r7, [r4, #96]	; 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 801005e:	4397      	bics	r7, r2
 8010060:	46bc      	mov	ip, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8010062:	27a0      	movs	r7, #160	; 0xa0
 8010064:	2200      	movs	r2, #0
 8010066:	05ff      	lsls	r7, r7, #23
 8010068:	42b8      	cmp	r0, r7
 801006a:	d00c      	beq.n	8010086 <HAL_GPIO_Init+0xf6>
 801006c:	4f1f      	ldr	r7, [pc, #124]	; (80100ec <HAL_GPIO_Init+0x15c>)
 801006e:	3201      	adds	r2, #1
 8010070:	42b8      	cmp	r0, r7
 8010072:	d008      	beq.n	8010086 <HAL_GPIO_Init+0xf6>
 8010074:	4f1e      	ldr	r7, [pc, #120]	; (80100f0 <HAL_GPIO_Init+0x160>)
 8010076:	3201      	adds	r2, #1
 8010078:	42b8      	cmp	r0, r7
 801007a:	d004      	beq.n	8010086 <HAL_GPIO_Init+0xf6>
 801007c:	4f1d      	ldr	r7, [pc, #116]	; (80100f4 <HAL_GPIO_Init+0x164>)
 801007e:	0032      	movs	r2, r6
 8010080:	42b8      	cmp	r0, r7
 8010082:	d000      	beq.n	8010086 <HAL_GPIO_Init+0xf6>
 8010084:	9a05      	ldr	r2, [sp, #20]
 8010086:	40aa      	lsls	r2, r5
 8010088:	4665      	mov	r5, ip
 801008a:	432a      	orrs	r2, r5
        EXTI->EXTICR[position >> 2u] = temp;
 801008c:	6622      	str	r2, [r4, #96]	; 0x60
        temp = EXTI->RTSR1;
 801008e:	4c16      	ldr	r4, [pc, #88]	; (80100e8 <HAL_GPIO_Init+0x158>)
        temp &= ~(iocurrent);
 8010090:	9a02      	ldr	r2, [sp, #8]
        temp = EXTI->RTSR1;
 8010092:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 8010094:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8010096:	9f01      	ldr	r7, [sp, #4]
        temp &= ~(iocurrent);
 8010098:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 801009a:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 801009c:	02ff      	lsls	r7, r7, #11
 801009e:	d401      	bmi.n	80100a4 <HAL_GPIO_Init+0x114>
        temp &= ~(iocurrent);
 80100a0:	0035      	movs	r5, r6
 80100a2:	4015      	ands	r5, r2
        EXTI->RTSR1 = temp;
 80100a4:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 80100a6:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 80100a8:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80100aa:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80100ac:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80100ae:	02bf      	lsls	r7, r7, #10
 80100b0:	d401      	bmi.n	80100b6 <HAL_GPIO_Init+0x126>
        temp &= ~(iocurrent);
 80100b2:	0035      	movs	r5, r6
 80100b4:	4015      	ands	r5, r2
        EXTI->FTSR1 = temp;
 80100b6:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 80100b8:	4c0f      	ldr	r4, [pc, #60]	; (80100f8 <HAL_GPIO_Init+0x168>)
          temp |= iocurrent;
 80100ba:	9d02      	ldr	r5, [sp, #8]
        temp = EXTI->EMR1;
 80100bc:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80100be:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80100c0:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80100c2:	03bf      	lsls	r7, r7, #14
 80100c4:	d401      	bmi.n	80100ca <HAL_GPIO_Init+0x13a>
        temp &= ~(iocurrent);
 80100c6:	0035      	movs	r5, r6
 80100c8:	4015      	ands	r5, r2
        EXTI->EMR1 = temp;
 80100ca:	67e5      	str	r5, [r4, #124]	; 0x7c
        temp = EXTI->IMR1;
 80100cc:	4c0b      	ldr	r4, [pc, #44]	; (80100fc <HAL_GPIO_Init+0x16c>)
          temp |= iocurrent;
 80100ce:	9e02      	ldr	r6, [sp, #8]
        temp = EXTI->IMR1;
 80100d0:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80100d2:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 80100d4:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80100d6:	03ff      	lsls	r7, r7, #15
 80100d8:	d401      	bmi.n	80100de <HAL_GPIO_Init+0x14e>
        temp &= ~(iocurrent);
 80100da:	4015      	ands	r5, r2
 80100dc:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 80100de:	67e6      	str	r6, [r4, #124]	; 0x7c
    position++;
 80100e0:	3301      	adds	r3, #1
 80100e2:	e75e      	b.n	800ffa2 <HAL_GPIO_Init+0x12>
 80100e4:	affff000 	.word	0xaffff000
 80100e8:	40021800 	.word	0x40021800
 80100ec:	50000400 	.word	0x50000400
 80100f0:	50000800 	.word	0x50000800
 80100f4:	50000c00 	.word	0x50000c00
 80100f8:	40021808 	.word	0x40021808
 80100fc:	40021804 	.word	0x40021804

08010100 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8010100:	6900      	ldr	r0, [r0, #16]
 8010102:	4008      	ands	r0, r1
 8010104:	1e43      	subs	r3, r0, #1
 8010106:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8010108:	b2c0      	uxtb	r0, r0
}
 801010a:	4770      	bx	lr

0801010c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 801010c:	2a00      	cmp	r2, #0
 801010e:	d001      	beq.n	8010114 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8010110:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8010112:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8010114:	6281      	str	r1, [r0, #40]	; 0x28
}
 8010116:	e7fc      	b.n	8010112 <HAL_GPIO_WritePin+0x6>

08010118 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8010118:	6803      	ldr	r3, [r0, #0]
 801011a:	699a      	ldr	r2, [r3, #24]
 801011c:	0792      	lsls	r2, r2, #30
 801011e:	d501      	bpl.n	8010124 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8010120:	2200      	movs	r2, #0
 8010122:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8010124:	2201      	movs	r2, #1
 8010126:	6999      	ldr	r1, [r3, #24]
 8010128:	4211      	tst	r1, r2
 801012a:	d102      	bne.n	8010132 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 801012c:	6999      	ldr	r1, [r3, #24]
 801012e:	430a      	orrs	r2, r1
 8010130:	619a      	str	r2, [r3, #24]
  }
}
 8010132:	4770      	bx	lr

08010134 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8010134:	b530      	push	{r4, r5, lr}
 8010136:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8010138:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801013a:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 801013c:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801013e:	0589      	lsls	r1, r1, #22
 8010140:	431a      	orrs	r2, r3
 8010142:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8010144:	4b05      	ldr	r3, [pc, #20]	; (801015c <I2C_TransferConfig+0x28>)
 8010146:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8010148:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 801014a:	0d64      	lsrs	r4, r4, #21
 801014c:	431c      	orrs	r4, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801014e:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8010150:	43a5      	bics	r5, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8010152:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8010154:	432a      	orrs	r2, r5
 8010156:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8010158:	bd30      	pop	{r4, r5, pc}
 801015a:	46c0      	nop			; (mov r8, r8)
 801015c:	03ff63ff 	.word	0x03ff63ff

08010160 <I2C_IsErrorOccurred>:
{
 8010160:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010162:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8010164:	6802      	ldr	r2, [r0, #0]
{
 8010166:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8010168:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 801016a:	2310      	movs	r3, #16
 801016c:	000f      	movs	r7, r1
{
 801016e:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8010170:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8010172:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8010174:	4219      	tst	r1, r3
 8010176:	d00e      	beq.n	8010196 <I2C_IsErrorOccurred+0x36>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8010178:	2720      	movs	r7, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801017a:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 801017c:	9000      	str	r0, [sp, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801017e:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8010180:	6823      	ldr	r3, [r4, #0]
 8010182:	699a      	ldr	r2, [r3, #24]
 8010184:	423a      	tst	r2, r7
 8010186:	d164      	bne.n	8010252 <I2C_IsErrorOccurred+0xf2>
 8010188:	9a01      	ldr	r2, [sp, #4]
 801018a:	2a00      	cmp	r2, #0
 801018c:	d032      	beq.n	80101f4 <I2C_IsErrorOccurred+0x94>
    error_code |= HAL_I2C_ERROR_AF;
 801018e:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8010190:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8010192:	9b00      	ldr	r3, [sp, #0]
 8010194:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8010196:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8010198:	6823      	ldr	r3, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 801019a:	0049      	lsls	r1, r1, #1
  itflag = hi2c->Instance->ISR;
 801019c:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 801019e:	420a      	tst	r2, r1
 80101a0:	d002      	beq.n	80101a8 <I2C_IsErrorOccurred+0x48>
    error_code |= HAL_I2C_ERROR_BERR;
 80101a2:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80101a4:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80101a6:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80101a8:	2180      	movs	r1, #128	; 0x80
 80101aa:	00c9      	lsls	r1, r1, #3
 80101ac:	420a      	tst	r2, r1
 80101ae:	d003      	beq.n	80101b8 <I2C_IsErrorOccurred+0x58>
    error_code |= HAL_I2C_ERROR_OVR;
 80101b0:	2008      	movs	r0, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80101b2:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_OVR;
 80101b4:	4307      	orrs	r7, r0
    status = HAL_ERROR;
 80101b6:	3807      	subs	r0, #7
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80101b8:	2180      	movs	r1, #128	; 0x80
 80101ba:	0089      	lsls	r1, r1, #2
 80101bc:	420a      	tst	r2, r1
 80101be:	d04d      	beq.n	801025c <I2C_IsErrorOccurred+0xfc>
    error_code |= HAL_I2C_ERROR_ARLO;
 80101c0:	2202      	movs	r2, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80101c2:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 80101c4:	4317      	orrs	r7, r2
    I2C_Flush_TXDR(hi2c);
 80101c6:	0020      	movs	r0, r4
 80101c8:	f7ff ffa6 	bl	8010118 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80101cc:	6822      	ldr	r2, [r4, #0]
 80101ce:	4925      	ldr	r1, [pc, #148]	; (8010264 <I2C_IsErrorOccurred+0x104>)
 80101d0:	6853      	ldr	r3, [r2, #4]
 80101d2:	400b      	ands	r3, r1
 80101d4:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80101d6:	0023      	movs	r3, r4
 80101d8:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 80101da:	6c60      	ldr	r0, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80101dc:	3341      	adds	r3, #65	; 0x41
    hi2c->ErrorCode |= error_code;
 80101de:	4307      	orrs	r7, r0
 80101e0:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80101e2:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80101e4:	0022      	movs	r2, r4
 80101e6:	2300      	movs	r3, #0
 80101e8:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 80101ea:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80101ec:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80101ee:	2001      	movs	r0, #1
 80101f0:	7023      	strb	r3, [r4, #0]
 80101f2:	e035      	b.n	8010260 <I2C_IsErrorOccurred+0x100>
      if (Timeout != HAL_MAX_DELAY)
 80101f4:	1c72      	adds	r2, r6, #1
 80101f6:	d0c4      	beq.n	8010182 <I2C_IsErrorOccurred+0x22>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80101f8:	f7ff fbe4 	bl	800f9c4 <HAL_GetTick>
 80101fc:	1b40      	subs	r0, r0, r5
 80101fe:	42b0      	cmp	r0, r6
 8010200:	d801      	bhi.n	8010206 <I2C_IsErrorOccurred+0xa6>
 8010202:	2e00      	cmp	r6, #0
 8010204:	d1bc      	bne.n	8010180 <I2C_IsErrorOccurred+0x20>
          tmp2 = hi2c->Mode;
 8010206:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8010208:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 801020a:	3242      	adds	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 801020c:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 801020e:	7811      	ldrb	r1, [r2, #0]
 8010210:	b2ca      	uxtb	r2, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8010212:	2180      	movs	r1, #128	; 0x80
          tmp2 = hi2c->Mode;
 8010214:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8010216:	699a      	ldr	r2, [r3, #24]
 8010218:	0209      	lsls	r1, r1, #8
 801021a:	420a      	tst	r2, r1
 801021c:	d00c      	beq.n	8010238 <I2C_IsErrorOccurred+0xd8>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 801021e:	2280      	movs	r2, #128	; 0x80
 8010220:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8010222:	4210      	tst	r0, r2
 8010224:	d108      	bne.n	8010238 <I2C_IsErrorOccurred+0xd8>
              (tmp1 != I2C_CR2_STOP) && \
 8010226:	4661      	mov	r1, ip
 8010228:	2920      	cmp	r1, #32
 801022a:	d005      	beq.n	8010238 <I2C_IsErrorOccurred+0xd8>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 801022c:	6859      	ldr	r1, [r3, #4]
 801022e:	430a      	orrs	r2, r1
 8010230:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8010232:	f7ff fbc7 	bl	800f9c4 <HAL_GetTick>
 8010236:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010238:	6823      	ldr	r3, [r4, #0]
 801023a:	699b      	ldr	r3, [r3, #24]
 801023c:	423b      	tst	r3, r7
 801023e:	d19f      	bne.n	8010180 <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8010240:	f7ff fbc0 	bl	800f9c4 <HAL_GetTick>
 8010244:	1b40      	subs	r0, r0, r5
 8010246:	2819      	cmp	r0, #25
 8010248:	d9f6      	bls.n	8010238 <I2C_IsErrorOccurred+0xd8>
              status = HAL_ERROR;
 801024a:	2301      	movs	r3, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 801024c:	9700      	str	r7, [sp, #0]
              status = HAL_ERROR;
 801024e:	9301      	str	r3, [sp, #4]
 8010250:	e796      	b.n	8010180 <I2C_IsErrorOccurred+0x20>
    if (status == HAL_OK)
 8010252:	9a01      	ldr	r2, [sp, #4]
 8010254:	2a00      	cmp	r2, #0
 8010256:	d19a      	bne.n	801018e <I2C_IsErrorOccurred+0x2e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010258:	61df      	str	r7, [r3, #28]
 801025a:	e798      	b.n	801018e <I2C_IsErrorOccurred+0x2e>
  if (status != HAL_OK)
 801025c:	2800      	cmp	r0, #0
 801025e:	d1b2      	bne.n	80101c6 <I2C_IsErrorOccurred+0x66>
}
 8010260:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010262:	46c0      	nop			; (mov r8, r8)
 8010264:	fe00e800 	.word	0xfe00e800

08010268 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8010268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801026a:	0004      	movs	r4, r0
 801026c:	000d      	movs	r5, r1
 801026e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8010270:	2702      	movs	r7, #2
 8010272:	6823      	ldr	r3, [r4, #0]
 8010274:	699b      	ldr	r3, [r3, #24]
 8010276:	423b      	tst	r3, r7
 8010278:	d001      	beq.n	801027e <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 801027a:	2000      	movs	r0, #0
}
 801027c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801027e:	0032      	movs	r2, r6
 8010280:	0029      	movs	r1, r5
 8010282:	0020      	movs	r0, r4
 8010284:	f7ff ff6c 	bl	8010160 <I2C_IsErrorOccurred>
 8010288:	2800      	cmp	r0, #0
 801028a:	d118      	bne.n	80102be <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 801028c:	1c6b      	adds	r3, r5, #1
 801028e:	d0f0      	beq.n	8010272 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010290:	f7ff fb98 	bl	800f9c4 <HAL_GetTick>
 8010294:	1b80      	subs	r0, r0, r6
 8010296:	42a8      	cmp	r0, r5
 8010298:	d801      	bhi.n	801029e <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 801029a:	2d00      	cmp	r5, #0
 801029c:	d1e9      	bne.n	8010272 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 801029e:	6823      	ldr	r3, [r4, #0]
 80102a0:	699b      	ldr	r3, [r3, #24]
 80102a2:	001a      	movs	r2, r3
 80102a4:	403a      	ands	r2, r7
 80102a6:	423b      	tst	r3, r7
 80102a8:	d1e3      	bne.n	8010272 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80102aa:	2120      	movs	r1, #32
 80102ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80102ae:	430b      	orrs	r3, r1
 80102b0:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80102b2:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 80102b4:	3440      	adds	r4, #64	; 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 80102b6:	3341      	adds	r3, #65	; 0x41
 80102b8:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80102ba:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 80102bc:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 80102be:	2001      	movs	r0, #1
 80102c0:	e7dc      	b.n	801027c <I2C_WaitOnTXISFlagUntilTimeout+0x14>

080102c2 <I2C_WaitOnFlagUntilTimeout>:
{
 80102c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102c4:	0004      	movs	r4, r0
 80102c6:	000d      	movs	r5, r1
 80102c8:	0017      	movs	r7, r2
 80102ca:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80102cc:	6823      	ldr	r3, [r4, #0]
 80102ce:	699b      	ldr	r3, [r3, #24]
 80102d0:	402b      	ands	r3, r5
 80102d2:	1b5b      	subs	r3, r3, r5
 80102d4:	425a      	negs	r2, r3
 80102d6:	4153      	adcs	r3, r2
 80102d8:	42bb      	cmp	r3, r7
 80102da:	d001      	beq.n	80102e0 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80102dc:	2000      	movs	r0, #0
}
 80102de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80102e0:	0031      	movs	r1, r6
 80102e2:	0020      	movs	r0, r4
 80102e4:	9a06      	ldr	r2, [sp, #24]
 80102e6:	f7ff ff3b 	bl	8010160 <I2C_IsErrorOccurred>
 80102ea:	2800      	cmp	r0, #0
 80102ec:	d11e      	bne.n	801032c <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 80102ee:	1c73      	adds	r3, r6, #1
 80102f0:	d0ec      	beq.n	80102cc <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80102f2:	f7ff fb67 	bl	800f9c4 <HAL_GetTick>
 80102f6:	9b06      	ldr	r3, [sp, #24]
 80102f8:	1ac0      	subs	r0, r0, r3
 80102fa:	42b0      	cmp	r0, r6
 80102fc:	d801      	bhi.n	8010302 <I2C_WaitOnFlagUntilTimeout+0x40>
 80102fe:	2e00      	cmp	r6, #0
 8010300:	d1e4      	bne.n	80102cc <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8010302:	6823      	ldr	r3, [r4, #0]
 8010304:	699b      	ldr	r3, [r3, #24]
 8010306:	402b      	ands	r3, r5
 8010308:	1b5b      	subs	r3, r3, r5
 801030a:	425a      	negs	r2, r3
 801030c:	4153      	adcs	r3, r2
 801030e:	42bb      	cmp	r3, r7
 8010310:	d1dc      	bne.n	80102cc <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8010312:	2220      	movs	r2, #32
 8010314:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8010316:	4313      	orrs	r3, r2
 8010318:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 801031a:	0023      	movs	r3, r4
 801031c:	3341      	adds	r3, #65	; 0x41
 801031e:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8010320:	0022      	movs	r2, r4
 8010322:	2300      	movs	r3, #0
 8010324:	3242      	adds	r2, #66	; 0x42
          __HAL_UNLOCK(hi2c);
 8010326:	3440      	adds	r4, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8010328:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 801032a:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 801032c:	2001      	movs	r0, #1
 801032e:	e7d6      	b.n	80102de <I2C_WaitOnFlagUntilTimeout+0x1c>

08010330 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8010330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010332:	0004      	movs	r4, r0
 8010334:	000e      	movs	r6, r1
 8010336:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8010338:	2520      	movs	r5, #32
 801033a:	6823      	ldr	r3, [r4, #0]
 801033c:	699b      	ldr	r3, [r3, #24]
 801033e:	422b      	tst	r3, r5
 8010340:	d001      	beq.n	8010346 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8010342:	2000      	movs	r0, #0
}
 8010344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8010346:	003a      	movs	r2, r7
 8010348:	0031      	movs	r1, r6
 801034a:	0020      	movs	r0, r4
 801034c:	f7ff ff08 	bl	8010160 <I2C_IsErrorOccurred>
 8010350:	2800      	cmp	r0, #0
 8010352:	d115      	bne.n	8010380 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010354:	f7ff fb36 	bl	800f9c4 <HAL_GetTick>
 8010358:	1bc0      	subs	r0, r0, r7
 801035a:	42b0      	cmp	r0, r6
 801035c:	d801      	bhi.n	8010362 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 801035e:	2e00      	cmp	r6, #0
 8010360:	d1eb      	bne.n	801033a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8010362:	6823      	ldr	r3, [r4, #0]
 8010364:	699b      	ldr	r3, [r3, #24]
 8010366:	001a      	movs	r2, r3
 8010368:	402a      	ands	r2, r5
 801036a:	422b      	tst	r3, r5
 801036c:	d1e5      	bne.n	801033a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801036e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8010370:	432b      	orrs	r3, r5
 8010372:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8010374:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8010376:	3440      	adds	r4, #64	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8010378:	3341      	adds	r3, #65	; 0x41
 801037a:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 801037c:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 801037e:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8010380:	2001      	movs	r0, #1
 8010382:	e7df      	b.n	8010344 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

08010384 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8010384:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010386:	0005      	movs	r5, r0
 8010388:	000e      	movs	r6, r1
  HAL_StatusTypeDef status = HAL_OK;
 801038a:	2400      	movs	r4, #0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 801038c:	2720      	movs	r7, #32
{
 801038e:	9201      	str	r2, [sp, #4]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8010390:	2204      	movs	r2, #4
 8010392:	682b      	ldr	r3, [r5, #0]
 8010394:	699b      	ldr	r3, [r3, #24]
 8010396:	4213      	tst	r3, r2
 8010398:	d101      	bne.n	801039e <I2C_WaitOnRXNEFlagUntilTimeout+0x1a>
 801039a:	2c00      	cmp	r4, #0
 801039c:	d001      	beq.n	80103a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x1e>
}
 801039e:	0020      	movs	r0, r4
 80103a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80103a2:	9a01      	ldr	r2, [sp, #4]
 80103a4:	0031      	movs	r1, r6
 80103a6:	0028      	movs	r0, r5
 80103a8:	f7ff feda 	bl	8010160 <I2C_IsErrorOccurred>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80103ac:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80103ae:	0004      	movs	r4, r0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80103b0:	699a      	ldr	r2, [r3, #24]
 80103b2:	423a      	tst	r2, r7
 80103b4:	d11b      	bne.n	80103ee <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80103b6:	1e63      	subs	r3, r4, #1
 80103b8:	419c      	sbcs	r4, r3
      status = HAL_ERROR;
 80103ba:	b2e4      	uxtb	r4, r4
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80103bc:	f7ff fb02 	bl	800f9c4 <HAL_GetTick>
 80103c0:	9b01      	ldr	r3, [sp, #4]
 80103c2:	1ac0      	subs	r0, r0, r3
 80103c4:	42b0      	cmp	r0, r6
 80103c6:	d801      	bhi.n	80103cc <I2C_WaitOnRXNEFlagUntilTimeout+0x48>
 80103c8:	2e00      	cmp	r6, #0
 80103ca:	d1e1      	bne.n	8010390 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
 80103cc:	2c00      	cmp	r4, #0
 80103ce:	d1df      	bne.n	8010390 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80103d0:	2204      	movs	r2, #4
 80103d2:	682b      	ldr	r3, [r5, #0]
 80103d4:	699b      	ldr	r3, [r3, #24]
 80103d6:	4213      	tst	r3, r2
 80103d8:	d1da      	bne.n	8010390 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80103da:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80103dc:	433b      	orrs	r3, r7
 80103de:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80103e0:	002b      	movs	r3, r5
 80103e2:	3341      	adds	r3, #65	; 0x41
 80103e4:	701f      	strb	r7, [r3, #0]
        __HAL_UNLOCK(hi2c);
 80103e6:	3b01      	subs	r3, #1
 80103e8:	701c      	strb	r4, [r3, #0]
        status = HAL_ERROR;
 80103ea:	3401      	adds	r4, #1
 80103ec:	e7d0      	b.n	8010390 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80103ee:	2800      	cmp	r0, #0
 80103f0:	d116      	bne.n	8010420 <I2C_WaitOnRXNEFlagUntilTimeout+0x9c>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80103f2:	699a      	ldr	r2, [r3, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80103f4:	2210      	movs	r2, #16
 80103f6:	6999      	ldr	r1, [r3, #24]
 80103f8:	4211      	tst	r1, r2
 80103fa:	d00f      	beq.n	801041c <I2C_WaitOnRXNEFlagUntilTimeout+0x98>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80103fc:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80103fe:	3a0c      	subs	r2, #12
 8010400:	646a      	str	r2, [r5, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010402:	61df      	str	r7, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8010404:	685a      	ldr	r2, [r3, #4]
 8010406:	4907      	ldr	r1, [pc, #28]	; (8010424 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>)
        status = HAL_ERROR;
 8010408:	3401      	adds	r4, #1
        I2C_RESET_CR2(hi2c);
 801040a:	400a      	ands	r2, r1
 801040c:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 801040e:	002b      	movs	r3, r5
 8010410:	3341      	adds	r3, #65	; 0x41
 8010412:	701f      	strb	r7, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8010414:	7058      	strb	r0, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8010416:	3b01      	subs	r3, #1
 8010418:	7018      	strb	r0, [r3, #0]
        status = HAL_ERROR;
 801041a:	e7cf      	b.n	80103bc <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801041c:	6468      	str	r0, [r5, #68]	; 0x44
 801041e:	e7cd      	b.n	80103bc <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
 8010420:	2401      	movs	r4, #1
 8010422:	e7cb      	b.n	80103bc <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
 8010424:	fe00e800 	.word	0xfe00e800

08010428 <HAL_I2C_Init>:
{
 8010428:	b570      	push	{r4, r5, r6, lr}
 801042a:	0004      	movs	r4, r0
    return HAL_ERROR;
 801042c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 801042e:	2c00      	cmp	r4, #0
 8010430:	d04f      	beq.n	80104d2 <HAL_I2C_Init+0xaa>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8010432:	0025      	movs	r5, r4
 8010434:	3541      	adds	r5, #65	; 0x41
 8010436:	782b      	ldrb	r3, [r5, #0]
 8010438:	b2da      	uxtb	r2, r3
 801043a:	2b00      	cmp	r3, #0
 801043c:	d105      	bne.n	801044a <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 801043e:	0023      	movs	r3, r4
 8010440:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 8010442:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8010444:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8010446:	f7fe febd 	bl	800f1c4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 801044a:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 801044c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 801044e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8010450:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8010452:	4820      	ldr	r0, [pc, #128]	; (80104d4 <HAL_I2C_Init+0xac>)
  __HAL_I2C_DISABLE(hi2c);
 8010454:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8010456:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8010458:	438a      	bics	r2, r1
 801045a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 801045c:	6861      	ldr	r1, [r4, #4]
 801045e:	4a1e      	ldr	r2, [pc, #120]	; (80104d8 <HAL_I2C_Init+0xb0>)
 8010460:	400a      	ands	r2, r1
 8010462:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8010464:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8010466:	68e1      	ldr	r1, [r4, #12]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8010468:	4002      	ands	r2, r0
 801046a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 801046c:	2901      	cmp	r1, #1
 801046e:	d108      	bne.n	8010482 <HAL_I2C_Init+0x5a>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8010470:	2280      	movs	r2, #128	; 0x80
 8010472:	0212      	lsls	r2, r2, #8
 8010474:	4332      	orrs	r2, r6
 8010476:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8010478:	6859      	ldr	r1, [r3, #4]
 801047a:	4a18      	ldr	r2, [pc, #96]	; (80104dc <HAL_I2C_Init+0xb4>)
 801047c:	4011      	ands	r1, r2
 801047e:	6059      	str	r1, [r3, #4]
 8010480:	e00a      	b.n	8010498 <HAL_I2C_Init+0x70>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8010482:	2284      	movs	r2, #132	; 0x84
 8010484:	0212      	lsls	r2, r2, #8
 8010486:	4332      	orrs	r2, r6
 8010488:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 801048a:	2902      	cmp	r1, #2
 801048c:	d1f4      	bne.n	8010478 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 801048e:	2280      	movs	r2, #128	; 0x80
 8010490:	6859      	ldr	r1, [r3, #4]
 8010492:	0112      	lsls	r2, r2, #4
 8010494:	430a      	orrs	r2, r1
 8010496:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8010498:	685a      	ldr	r2, [r3, #4]
 801049a:	4911      	ldr	r1, [pc, #68]	; (80104e0 <HAL_I2C_Init+0xb8>)
 801049c:	4311      	orrs	r1, r2
 801049e:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80104a0:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80104a2:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80104a4:	4002      	ands	r2, r0
 80104a6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80104a8:	6922      	ldr	r2, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80104aa:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80104ac:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80104ae:	69a1      	ldr	r1, [r4, #24]
 80104b0:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80104b2:	430a      	orrs	r2, r1
 80104b4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80104b6:	6a21      	ldr	r1, [r4, #32]
 80104b8:	69e2      	ldr	r2, [r4, #28]
 80104ba:	430a      	orrs	r2, r1
 80104bc:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80104be:	2201      	movs	r2, #1
 80104c0:	6819      	ldr	r1, [r3, #0]
 80104c2:	430a      	orrs	r2, r1
 80104c4:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80104c6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80104c8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80104ca:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80104cc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80104ce:	3442      	adds	r4, #66	; 0x42
 80104d0:	7020      	strb	r0, [r4, #0]
}
 80104d2:	bd70      	pop	{r4, r5, r6, pc}
 80104d4:	ffff7fff 	.word	0xffff7fff
 80104d8:	f0ffffff 	.word	0xf0ffffff
 80104dc:	fffff7ff 	.word	0xfffff7ff
 80104e0:	02008000 	.word	0x02008000

080104e4 <HAL_I2C_Master_Transmit>:
{
 80104e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80104e6:	b087      	sub	sp, #28
 80104e8:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80104ea:	0003      	movs	r3, r0
 80104ec:	3341      	adds	r3, #65	; 0x41
{
 80104ee:	9203      	str	r2, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80104f0:	9304      	str	r3, [sp, #16]
 80104f2:	781b      	ldrb	r3, [r3, #0]
{
 80104f4:	0004      	movs	r4, r0
 80104f6:	000d      	movs	r5, r1
    return HAL_BUSY;
 80104f8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80104fa:	2b20      	cmp	r3, #32
 80104fc:	d114      	bne.n	8010528 <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 80104fe:	0023      	movs	r3, r4
 8010500:	3340      	adds	r3, #64	; 0x40
 8010502:	781a      	ldrb	r2, [r3, #0]
 8010504:	2a01      	cmp	r2, #1
 8010506:	d00f      	beq.n	8010528 <HAL_I2C_Master_Transmit+0x44>
 8010508:	2601      	movs	r6, #1
 801050a:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 801050c:	f7ff fa5a 	bl	800f9c4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010510:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8010512:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010514:	9000      	str	r0, [sp, #0]
 8010516:	2319      	movs	r3, #25
 8010518:	0032      	movs	r2, r6
 801051a:	0020      	movs	r0, r4
 801051c:	0209      	lsls	r1, r1, #8
 801051e:	f7ff fed0 	bl	80102c2 <I2C_WaitOnFlagUntilTimeout>
 8010522:	2800      	cmp	r0, #0
 8010524:	d002      	beq.n	801052c <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 8010526:	2001      	movs	r0, #1
}
 8010528:	b007      	add	sp, #28
 801052a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 801052c:	2321      	movs	r3, #33	; 0x21
 801052e:	9a04      	ldr	r2, [sp, #16]
 8010530:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8010532:	0023      	movs	r3, r4
 8010534:	2210      	movs	r2, #16
 8010536:	3342      	adds	r3, #66	; 0x42
 8010538:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr  = pData;
 801053a:	9b03      	ldr	r3, [sp, #12]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801053c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 801053e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8010540:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8010542:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8010544:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010546:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8010548:	2bff      	cmp	r3, #255	; 0xff
 801054a:	d836      	bhi.n	80105ba <HAL_I2C_Master_Transmit+0xd6>
      xfermode = I2C_AUTOEND_MODE;
 801054c:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = hi2c->XferCount;
 801054e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      xfermode = I2C_AUTOEND_MODE;
 8010550:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8010552:	b292      	uxth	r2, r2
      xfermode = I2C_AUTOEND_MODE;
 8010554:	4935      	ldr	r1, [pc, #212]	; (801062c <HAL_I2C_Master_Transmit+0x148>)
 8010556:	8522      	strh	r2, [r4, #40]	; 0x28
    if (hi2c->XferSize > 0U)
 8010558:	2a00      	cmp	r2, #0
 801055a:	d00f      	beq.n	801057c <HAL_I2C_Master_Transmit+0x98>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 801055c:	9e03      	ldr	r6, [sp, #12]
 801055e:	6820      	ldr	r0, [r4, #0]
 8010560:	7836      	ldrb	r6, [r6, #0]
      hi2c->XferSize--;
 8010562:	3a01      	subs	r2, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8010564:	6286      	str	r6, [r0, #40]	; 0x28
      hi2c->pBuffPtr++;
 8010566:	9803      	ldr	r0, [sp, #12]
      hi2c->XferSize--;
 8010568:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 801056a:	3001      	adds	r0, #1
 801056c:	6260      	str	r0, [r4, #36]	; 0x24
      hi2c->XferCount--;
 801056e:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8010570:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8010572:	3801      	subs	r0, #1
 8010574:	b280      	uxth	r0, r0
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8010576:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8010578:	8560      	strh	r0, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 801057a:	b2d2      	uxtb	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 801057c:	9100      	str	r1, [sp, #0]
 801057e:	0020      	movs	r0, r4
 8010580:	0029      	movs	r1, r5
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010582:	2680      	movs	r6, #128	; 0x80
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8010584:	f7ff fdd6 	bl	8010134 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010588:	04b6      	lsls	r6, r6, #18
    while (hi2c->XferCount > 0U)
 801058a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801058c:	003a      	movs	r2, r7
 801058e:	0020      	movs	r0, r4
 8010590:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8010592:	2b00      	cmp	r3, #0
 8010594:	d115      	bne.n	80105c2 <HAL_I2C_Master_Transmit+0xde>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010596:	f7ff fecb 	bl	8010330 <I2C_WaitOnSTOPFlagUntilTimeout>
 801059a:	2800      	cmp	r0, #0
 801059c:	d1c3      	bne.n	8010526 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801059e:	2120      	movs	r1, #32
 80105a0:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80105a2:	4d23      	ldr	r5, [pc, #140]	; (8010630 <HAL_I2C_Master_Transmit+0x14c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80105a4:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80105a6:	685a      	ldr	r2, [r3, #4]
 80105a8:	402a      	ands	r2, r5
 80105aa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80105ac:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 80105ae:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80105b0:	3341      	adds	r3, #65	; 0x41
 80105b2:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80105b4:	7058      	strb	r0, [r3, #1]
    __HAL_UNLOCK(hi2c);
 80105b6:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80105b8:	e7b6      	b.n	8010528 <HAL_I2C_Master_Transmit+0x44>
      xfermode = I2C_RELOAD_MODE;
 80105ba:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80105bc:	22ff      	movs	r2, #255	; 0xff
      xfermode = I2C_RELOAD_MODE;
 80105be:	045b      	lsls	r3, r3, #17
 80105c0:	e7c8      	b.n	8010554 <HAL_I2C_Master_Transmit+0x70>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80105c2:	f7ff fe51 	bl	8010268 <I2C_WaitOnTXISFlagUntilTimeout>
 80105c6:	2800      	cmp	r0, #0
 80105c8:	d1ad      	bne.n	8010526 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80105ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80105cc:	6822      	ldr	r2, [r4, #0]
 80105ce:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 80105d0:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80105d2:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80105d4:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80105d6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80105d8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80105da:	3b01      	subs	r3, #1
 80105dc:	b29b      	uxth	r3, r3
 80105de:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80105e0:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80105e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80105e4:	b292      	uxth	r2, r2
 80105e6:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d0ce      	beq.n	801058a <HAL_I2C_Master_Transmit+0xa6>
 80105ec:	2a00      	cmp	r2, #0
 80105ee:	d1cc      	bne.n	801058a <HAL_I2C_Master_Transmit+0xa6>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80105f0:	2180      	movs	r1, #128	; 0x80
 80105f2:	0020      	movs	r0, r4
 80105f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80105f6:	9700      	str	r7, [sp, #0]
 80105f8:	f7ff fe63 	bl	80102c2 <I2C_WaitOnFlagUntilTimeout>
 80105fc:	2800      	cmp	r0, #0
 80105fe:	d000      	beq.n	8010602 <HAL_I2C_Master_Transmit+0x11e>
 8010600:	e791      	b.n	8010526 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010602:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8010604:	2bff      	cmp	r3, #255	; 0xff
 8010606:	d90a      	bls.n	801061e <HAL_I2C_Master_Transmit+0x13a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8010608:	23ff      	movs	r3, #255	; 0xff
 801060a:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801060c:	2380      	movs	r3, #128	; 0x80
 801060e:	22ff      	movs	r2, #255	; 0xff
 8010610:	9000      	str	r0, [sp, #0]
 8010612:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010614:	0029      	movs	r1, r5
 8010616:	0020      	movs	r0, r4
 8010618:	f7ff fd8c 	bl	8010134 <I2C_TransferConfig>
 801061c:	e7b5      	b.n	801058a <HAL_I2C_Master_Transmit+0xa6>
          hi2c->XferSize = hi2c->XferCount;
 801061e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010620:	0033      	movs	r3, r6
          hi2c->XferSize = hi2c->XferCount;
 8010622:	b292      	uxth	r2, r2
 8010624:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010626:	b2d2      	uxtb	r2, r2
 8010628:	9000      	str	r0, [sp, #0]
 801062a:	e7f3      	b.n	8010614 <HAL_I2C_Master_Transmit+0x130>
 801062c:	80002000 	.word	0x80002000
 8010630:	fe00e800 	.word	0xfe00e800

08010634 <HAL_I2C_Master_Receive>:
{
 8010634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010636:	b087      	sub	sp, #28
 8010638:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 801063a:	0003      	movs	r3, r0
 801063c:	3341      	adds	r3, #65	; 0x41
{
 801063e:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8010640:	9303      	str	r3, [sp, #12]
 8010642:	781b      	ldrb	r3, [r3, #0]
{
 8010644:	0004      	movs	r4, r0
 8010646:	000f      	movs	r7, r1
    return HAL_BUSY;
 8010648:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 801064a:	2b20      	cmp	r3, #32
 801064c:	d114      	bne.n	8010678 <HAL_I2C_Master_Receive+0x44>
    __HAL_LOCK(hi2c);
 801064e:	0023      	movs	r3, r4
 8010650:	3340      	adds	r3, #64	; 0x40
 8010652:	781a      	ldrb	r2, [r3, #0]
 8010654:	2a01      	cmp	r2, #1
 8010656:	d00f      	beq.n	8010678 <HAL_I2C_Master_Receive+0x44>
 8010658:	2601      	movs	r6, #1
 801065a:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 801065c:	f7ff f9b2 	bl	800f9c4 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010660:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8010662:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010664:	9000      	str	r0, [sp, #0]
 8010666:	2319      	movs	r3, #25
 8010668:	0032      	movs	r2, r6
 801066a:	0020      	movs	r0, r4
 801066c:	0209      	lsls	r1, r1, #8
 801066e:	f7ff fe28 	bl	80102c2 <I2C_WaitOnFlagUntilTimeout>
 8010672:	2800      	cmp	r0, #0
 8010674:	d002      	beq.n	801067c <HAL_I2C_Master_Receive+0x48>
      return HAL_ERROR;
 8010676:	2001      	movs	r0, #1
}
 8010678:	b007      	add	sp, #28
 801067a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 801067c:	2322      	movs	r3, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 801067e:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8010680:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8010682:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8010684:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8010686:	3b12      	subs	r3, #18
 8010688:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 801068a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801068c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 801068e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8010690:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8010692:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8010694:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010696:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8010698:	4b2d      	ldr	r3, [pc, #180]	; (8010750 <HAL_I2C_Master_Receive+0x11c>)
 801069a:	2aff      	cmp	r2, #255	; 0xff
 801069c:	d920      	bls.n	80106e0 <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 801069e:	22ff      	movs	r2, #255	; 0xff
 80106a0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80106a2:	9300      	str	r3, [sp, #0]
 80106a4:	2380      	movs	r3, #128	; 0x80
 80106a6:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80106a8:	0039      	movs	r1, r7
 80106aa:	0020      	movs	r0, r4
 80106ac:	f7ff fd42 	bl	8010134 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80106b0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80106b2:	002a      	movs	r2, r5
 80106b4:	0020      	movs	r0, r4
 80106b6:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d119      	bne.n	80106f0 <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80106bc:	f7ff fe38 	bl	8010330 <I2C_WaitOnSTOPFlagUntilTimeout>
 80106c0:	2800      	cmp	r0, #0
 80106c2:	d1d8      	bne.n	8010676 <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80106c4:	2120      	movs	r1, #32
 80106c6:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80106c8:	4d22      	ldr	r5, [pc, #136]	; (8010754 <HAL_I2C_Master_Receive+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80106ca:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80106cc:	685a      	ldr	r2, [r3, #4]
 80106ce:	402a      	ands	r2, r5
 80106d0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80106d2:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 80106d4:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80106d6:	3341      	adds	r3, #65	; 0x41
 80106d8:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80106da:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 80106dc:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80106de:	e7cb      	b.n	8010678 <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 80106e0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80106e2:	b292      	uxth	r2, r2
 80106e4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80106e6:	b2d2      	uxtb	r2, r2
 80106e8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80106ea:	2380      	movs	r3, #128	; 0x80
 80106ec:	049b      	lsls	r3, r3, #18
 80106ee:	e7db      	b.n	80106a8 <HAL_I2C_Master_Receive+0x74>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80106f0:	f7ff fe48 	bl	8010384 <I2C_WaitOnRXNEFlagUntilTimeout>
 80106f4:	2800      	cmp	r0, #0
 80106f6:	d1be      	bne.n	8010676 <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80106f8:	6823      	ldr	r3, [r4, #0]
 80106fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80106fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106fe:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8010700:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8010702:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8010704:	3301      	adds	r3, #1
 8010706:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8010708:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 801070a:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 801070c:	3b01      	subs	r3, #1
 801070e:	b29b      	uxth	r3, r3
 8010710:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8010712:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8010714:	b292      	uxth	r2, r2
 8010716:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8010718:	2b00      	cmp	r3, #0
 801071a:	d0c9      	beq.n	80106b0 <HAL_I2C_Master_Receive+0x7c>
 801071c:	2a00      	cmp	r2, #0
 801071e:	d1c7      	bne.n	80106b0 <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8010720:	2180      	movs	r1, #128	; 0x80
 8010722:	0020      	movs	r0, r4
 8010724:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010726:	9500      	str	r5, [sp, #0]
 8010728:	f7ff fdcb 	bl	80102c2 <I2C_WaitOnFlagUntilTimeout>
 801072c:	2800      	cmp	r0, #0
 801072e:	d1a2      	bne.n	8010676 <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010730:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8010732:	2bff      	cmp	r3, #255	; 0xff
 8010734:	d906      	bls.n	8010744 <HAL_I2C_Master_Receive+0x110>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8010736:	23ff      	movs	r3, #255	; 0xff
 8010738:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801073a:	2380      	movs	r3, #128	; 0x80
 801073c:	22ff      	movs	r2, #255	; 0xff
 801073e:	9000      	str	r0, [sp, #0]
 8010740:	045b      	lsls	r3, r3, #17
 8010742:	e7b1      	b.n	80106a8 <HAL_I2C_Master_Receive+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8010744:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8010746:	b292      	uxth	r2, r2
 8010748:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 801074a:	b2d2      	uxtb	r2, r2
 801074c:	9000      	str	r0, [sp, #0]
 801074e:	e7cc      	b.n	80106ea <HAL_I2C_Master_Receive+0xb6>
 8010750:	80002400 	.word	0x80002400
 8010754:	fe00e800 	.word	0xfe00e800

08010758 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8010758:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801075a:	0004      	movs	r4, r0
 801075c:	3441      	adds	r4, #65	; 0x41
 801075e:	7822      	ldrb	r2, [r4, #0]
{
 8010760:	0003      	movs	r3, r0
 8010762:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8010764:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8010766:	b2d6      	uxtb	r6, r2
 8010768:	2a20      	cmp	r2, #32
 801076a:	d118      	bne.n	801079e <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 801076c:	001d      	movs	r5, r3
 801076e:	3540      	adds	r5, #64	; 0x40
 8010770:	782a      	ldrb	r2, [r5, #0]
 8010772:	2a01      	cmp	r2, #1
 8010774:	d013      	beq.n	801079e <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8010776:	2224      	movs	r2, #36	; 0x24
 8010778:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	3a23      	subs	r2, #35	; 0x23
 801077e:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8010780:	4807      	ldr	r0, [pc, #28]	; (80107a0 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8010782:	4391      	bics	r1, r2
 8010784:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8010786:	6819      	ldr	r1, [r3, #0]
 8010788:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 801078a:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 801078c:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 801078e:	6819      	ldr	r1, [r3, #0]
 8010790:	4339      	orrs	r1, r7
 8010792:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8010794:	6819      	ldr	r1, [r3, #0]
 8010796:	430a      	orrs	r2, r1
 8010798:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 801079a:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 801079c:	7028      	strb	r0, [r5, #0]
  }
}
 801079e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107a0:	ffffefff 	.word	0xffffefff

080107a4 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80107a4:	0002      	movs	r2, r0
{
 80107a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80107a8:	3241      	adds	r2, #65	; 0x41
 80107aa:	7814      	ldrb	r4, [r2, #0]
{
 80107ac:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80107ae:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80107b0:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80107b2:	2c20      	cmp	r4, #32
 80107b4:	d117      	bne.n	80107e6 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80107b6:	001c      	movs	r4, r3
 80107b8:	3440      	adds	r4, #64	; 0x40
 80107ba:	7826      	ldrb	r6, [r4, #0]
 80107bc:	2e01      	cmp	r6, #1
 80107be:	d012      	beq.n	80107e6 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80107c0:	3022      	adds	r0, #34	; 0x22
 80107c2:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	3823      	subs	r0, #35	; 0x23
 80107c8:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80107ca:	4f07      	ldr	r7, [pc, #28]	; (80107e8 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 80107cc:	4386      	bics	r6, r0
 80107ce:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80107d0:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 80107d2:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80107d4:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 80107d6:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 80107d8:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80107da:	6819      	ldr	r1, [r3, #0]
 80107dc:	4308      	orrs	r0, r1
 80107de:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80107e0:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80107e2:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80107e4:	7020      	strb	r0, [r4, #0]
  }
}
 80107e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107e8:	fffff0ff 	.word	0xfffff0ff

080107ec <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80107ec:	b570      	push	{r4, r5, r6, lr}
 80107ee:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
  {
    return HAL_ERROR;
 80107f0:	2001      	movs	r0, #1
  if (hiwdg == NULL)
 80107f2:	2c00      	cmp	r4, #0
 80107f4:	d017      	beq.n	8010826 <HAL_IWDG_Init+0x3a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80107f6:	6823      	ldr	r3, [r4, #0]
 80107f8:	4a12      	ldr	r2, [pc, #72]	; (8010844 <HAL_IWDG_Init+0x58>)

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80107fa:	2507      	movs	r5, #7
  __HAL_IWDG_START(hiwdg);
 80107fc:	601a      	str	r2, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80107fe:	4a12      	ldr	r2, [pc, #72]	; (8010848 <HAL_IWDG_Init+0x5c>)
 8010800:	601a      	str	r2, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8010802:	6862      	ldr	r2, [r4, #4]
 8010804:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8010806:	68a2      	ldr	r2, [r4, #8]
 8010808:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 801080a:	f7ff f8db 	bl	800f9c4 <HAL_GetTick>
 801080e:	0006      	movs	r6, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8010810:	6823      	ldr	r3, [r4, #0]
 8010812:	68da      	ldr	r2, [r3, #12]
 8010814:	0010      	movs	r0, r2
 8010816:	4028      	ands	r0, r5
 8010818:	422a      	tst	r2, r5
 801081a:	d105      	bne.n	8010828 <HAL_IWDG_Init+0x3c>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 801081c:	6919      	ldr	r1, [r3, #16]
 801081e:	68e2      	ldr	r2, [r4, #12]
 8010820:	4291      	cmp	r1, r2
 8010822:	d00c      	beq.n	801083e <HAL_IWDG_Init+0x52>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8010824:	611a      	str	r2, [r3, #16]
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 8010826:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8010828:	f7ff f8cc 	bl	800f9c4 <HAL_GetTick>
 801082c:	1b80      	subs	r0, r0, r6
 801082e:	2831      	cmp	r0, #49	; 0x31
 8010830:	d9ee      	bls.n	8010810 <HAL_IWDG_Init+0x24>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8010832:	6823      	ldr	r3, [r4, #0]
 8010834:	68db      	ldr	r3, [r3, #12]
 8010836:	422b      	tst	r3, r5
 8010838:	d0ea      	beq.n	8010810 <HAL_IWDG_Init+0x24>
        return HAL_TIMEOUT;
 801083a:	2003      	movs	r0, #3
 801083c:	e7f3      	b.n	8010826 <HAL_IWDG_Init+0x3a>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 801083e:	4a03      	ldr	r2, [pc, #12]	; (801084c <HAL_IWDG_Init+0x60>)
 8010840:	601a      	str	r2, [r3, #0]
 8010842:	e7f0      	b.n	8010826 <HAL_IWDG_Init+0x3a>
 8010844:	0000cccc 	.word	0x0000cccc
 8010848:	00005555 	.word	0x00005555
 801084c:	0000aaaa 	.word	0x0000aaaa

08010850 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8010850:	6803      	ldr	r3, [r0, #0]
 8010852:	4a02      	ldr	r2, [pc, #8]	; (801085c <HAL_IWDG_Refresh+0xc>)

  /* Return function status */
  return HAL_OK;
}
 8010854:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8010856:	601a      	str	r2, [r3, #0]
}
 8010858:	4770      	bx	lr
 801085a:	46c0      	nop			; (mov r8, r8)
 801085c:	0000aaaa 	.word	0x0000aaaa

08010860 <HAL_PWR_EnableBkUpAccess>:
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8010860:	2380      	movs	r3, #128	; 0x80
 8010862:	4a03      	ldr	r2, [pc, #12]	; (8010870 <HAL_PWR_EnableBkUpAccess+0x10>)
 8010864:	005b      	lsls	r3, r3, #1
 8010866:	6811      	ldr	r1, [r2, #0]
 8010868:	430b      	orrs	r3, r1
 801086a:	6013      	str	r3, [r2, #0]
}
 801086c:	4770      	bx	lr
 801086e:	46c0      	nop			; (mov r8, r8)
 8010870:	40007000 	.word	0x40007000

08010874 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8010874:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8010876:	4c11      	ldr	r4, [pc, #68]	; (80108bc <HAL_PWREx_ControlVoltageScaling+0x48>)
 8010878:	4911      	ldr	r1, [pc, #68]	; (80108c0 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 801087a:	6823      	ldr	r3, [r4, #0]
{
 801087c:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 801087e:	400b      	ands	r3, r1
 8010880:	4303      	orrs	r3, r0
 8010882:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8010884:	2380      	movs	r3, #128	; 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8010886:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8010888:	009b      	lsls	r3, r3, #2
 801088a:	429a      	cmp	r2, r3
 801088c:	d10e      	bne.n	80108ac <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 801088e:	4b0d      	ldr	r3, [pc, #52]	; (80108c4 <HAL_PWREx_ControlVoltageScaling+0x50>)
 8010890:	490d      	ldr	r1, [pc, #52]	; (80108c8 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8010892:	6818      	ldr	r0, [r3, #0]
 8010894:	2306      	movs	r3, #6
 8010896:	4358      	muls	r0, r3
 8010898:	f7f3 faa6 	bl	8003de8 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 801089c:	2280      	movs	r2, #128	; 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 801089e:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80108a0:	00d2      	lsls	r2, r2, #3
 80108a2:	6961      	ldr	r1, [r4, #20]
 80108a4:	0008      	movs	r0, r1
 80108a6:	4010      	ands	r0, r2
 80108a8:	4211      	tst	r1, r2
 80108aa:	d100      	bne.n	80108ae <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 80108ac:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d001      	beq.n	80108b6 <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 80108b2:	3b01      	subs	r3, #1
 80108b4:	e7f5      	b.n	80108a2 <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 80108b6:	2003      	movs	r0, #3
 80108b8:	e7f8      	b.n	80108ac <HAL_PWREx_ControlVoltageScaling+0x38>
 80108ba:	46c0      	nop			; (mov r8, r8)
 80108bc:	40007000 	.word	0x40007000
 80108c0:	fffff9ff 	.word	0xfffff9ff
 80108c4:	200007b0 	.word	0x200007b0
 80108c8:	000f4240 	.word	0x000f4240

080108cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80108cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80108ce:	0004      	movs	r4, r0
 80108d0:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80108d2:	2800      	cmp	r0, #0
 80108d4:	d027      	beq.n	8010926 <HAL_RCC_OscConfig+0x5a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80108d6:	6803      	ldr	r3, [r0, #0]
 80108d8:	07db      	lsls	r3, r3, #31
 80108da:	d414      	bmi.n	8010906 <HAL_RCC_OscConfig+0x3a>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80108dc:	6823      	ldr	r3, [r4, #0]
 80108de:	079b      	lsls	r3, r3, #30
 80108e0:	d462      	bmi.n	80109a8 <HAL_RCC_OscConfig+0xdc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80108e2:	6823      	ldr	r3, [r4, #0]
 80108e4:	071b      	lsls	r3, r3, #28
 80108e6:	d500      	bpl.n	80108ea <HAL_RCC_OscConfig+0x1e>
 80108e8:	e0c7      	b.n	8010a7a <HAL_RCC_OscConfig+0x1ae>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80108ea:	6823      	ldr	r3, [r4, #0]
 80108ec:	075b      	lsls	r3, r3, #29
 80108ee:	d500      	bpl.n	80108f2 <HAL_RCC_OscConfig+0x26>
 80108f0:	e0f8      	b.n	8010ae4 <HAL_RCC_OscConfig+0x218>
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80108f2:	6823      	ldr	r3, [r4, #0]
 80108f4:	069b      	lsls	r3, r3, #26
 80108f6:	d500      	bpl.n	80108fa <HAL_RCC_OscConfig+0x2e>
 80108f8:	e166      	b.n	8010bc8 <HAL_RCC_OscConfig+0x2fc>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80108fa:	6a23      	ldr	r3, [r4, #32]
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d000      	beq.n	8010902 <HAL_RCC_OscConfig+0x36>
 8010900:	e1a5      	b.n	8010c4e <HAL_RCC_OscConfig+0x382>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8010902:	2000      	movs	r0, #0
 8010904:	e029      	b.n	801095a <HAL_RCC_OscConfig+0x8e>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010906:	2238      	movs	r2, #56	; 0x38
 8010908:	4dbb      	ldr	r5, [pc, #748]	; (8010bf8 <HAL_RCC_OscConfig+0x32c>)
 801090a:	68ab      	ldr	r3, [r5, #8]
 801090c:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 801090e:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8010910:	2b10      	cmp	r3, #16
 8010912:	d10a      	bne.n	801092a <HAL_RCC_OscConfig+0x5e>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8010914:	43d2      	mvns	r2, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8010916:	0793      	lsls	r3, r2, #30
 8010918:	d109      	bne.n	801092e <HAL_RCC_OscConfig+0x62>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801091a:	682b      	ldr	r3, [r5, #0]
 801091c:	039b      	lsls	r3, r3, #14
 801091e:	d5dd      	bpl.n	80108dc <HAL_RCC_OscConfig+0x10>
 8010920:	6863      	ldr	r3, [r4, #4]
 8010922:	2b00      	cmp	r3, #0
 8010924:	d1da      	bne.n	80108dc <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8010926:	2001      	movs	r0, #1
 8010928:	e017      	b.n	801095a <HAL_RCC_OscConfig+0x8e>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 801092a:	2b08      	cmp	r3, #8
 801092c:	d0f5      	beq.n	801091a <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801092e:	2280      	movs	r2, #128	; 0x80
 8010930:	6863      	ldr	r3, [r4, #4]
 8010932:	0252      	lsls	r2, r2, #9
 8010934:	4293      	cmp	r3, r2
 8010936:	d112      	bne.n	801095e <HAL_RCC_OscConfig+0x92>
 8010938:	682a      	ldr	r2, [r5, #0]
 801093a:	4313      	orrs	r3, r2
 801093c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 801093e:	f7ff f841 	bl	800f9c4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010942:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8010944:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010946:	02bf      	lsls	r7, r7, #10
 8010948:	682b      	ldr	r3, [r5, #0]
 801094a:	423b      	tst	r3, r7
 801094c:	d1c6      	bne.n	80108dc <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801094e:	f7ff f839 	bl	800f9c4 <HAL_GetTick>
 8010952:	1b80      	subs	r0, r0, r6
 8010954:	2864      	cmp	r0, #100	; 0x64
 8010956:	d9f7      	bls.n	8010948 <HAL_RCC_OscConfig+0x7c>
            return HAL_TIMEOUT;
 8010958:	2003      	movs	r0, #3
}
 801095a:	b005      	add	sp, #20
 801095c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801095e:	21a0      	movs	r1, #160	; 0xa0
 8010960:	02c9      	lsls	r1, r1, #11
 8010962:	428b      	cmp	r3, r1
 8010964:	d108      	bne.n	8010978 <HAL_RCC_OscConfig+0xac>
 8010966:	2380      	movs	r3, #128	; 0x80
 8010968:	6829      	ldr	r1, [r5, #0]
 801096a:	02db      	lsls	r3, r3, #11
 801096c:	430b      	orrs	r3, r1
 801096e:	602b      	str	r3, [r5, #0]
 8010970:	682b      	ldr	r3, [r5, #0]
 8010972:	431a      	orrs	r2, r3
 8010974:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8010976:	e7e2      	b.n	801093e <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010978:	682a      	ldr	r2, [r5, #0]
 801097a:	49a0      	ldr	r1, [pc, #640]	; (8010bfc <HAL_RCC_OscConfig+0x330>)
 801097c:	400a      	ands	r2, r1
 801097e:	602a      	str	r2, [r5, #0]
 8010980:	682a      	ldr	r2, [r5, #0]
 8010982:	499f      	ldr	r1, [pc, #636]	; (8010c00 <HAL_RCC_OscConfig+0x334>)
 8010984:	400a      	ands	r2, r1
 8010986:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8010988:	2b00      	cmp	r3, #0
 801098a:	d1d8      	bne.n	801093e <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 801098c:	f7ff f81a 	bl	800f9c4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8010990:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8010992:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8010994:	02bf      	lsls	r7, r7, #10
 8010996:	682b      	ldr	r3, [r5, #0]
 8010998:	423b      	tst	r3, r7
 801099a:	d09f      	beq.n	80108dc <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801099c:	f7ff f812 	bl	800f9c4 <HAL_GetTick>
 80109a0:	1b80      	subs	r0, r0, r6
 80109a2:	2864      	cmp	r0, #100	; 0x64
 80109a4:	d9f7      	bls.n	8010996 <HAL_RCC_OscConfig+0xca>
 80109a6:	e7d7      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80109a8:	2338      	movs	r3, #56	; 0x38
 80109aa:	4d93      	ldr	r5, [pc, #588]	; (8010bf8 <HAL_RCC_OscConfig+0x32c>)
 80109ac:	68aa      	ldr	r2, [r5, #8]
 80109ae:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80109b0:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80109b2:	2b10      	cmp	r3, #16
 80109b4:	d128      	bne.n	8010a08 <HAL_RCC_OscConfig+0x13c>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80109b6:	2103      	movs	r1, #3
 80109b8:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80109ba:	2a02      	cmp	r2, #2
 80109bc:	d126      	bne.n	8010a0c <HAL_RCC_OscConfig+0x140>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80109be:	682a      	ldr	r2, [r5, #0]
 80109c0:	0552      	lsls	r2, r2, #21
 80109c2:	d502      	bpl.n	80109ca <HAL_RCC_OscConfig+0xfe>
 80109c4:	68e2      	ldr	r2, [r4, #12]
 80109c6:	2a00      	cmp	r2, #0
 80109c8:	d0ad      	beq.n	8010926 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80109ca:	6869      	ldr	r1, [r5, #4]
 80109cc:	6962      	ldr	r2, [r4, #20]
 80109ce:	488d      	ldr	r0, [pc, #564]	; (8010c04 <HAL_RCC_OscConfig+0x338>)
 80109d0:	0212      	lsls	r2, r2, #8
 80109d2:	4001      	ands	r1, r0
 80109d4:	430a      	orrs	r2, r1
 80109d6:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d10d      	bne.n	80109f8 <HAL_RCC_OscConfig+0x12c>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80109dc:	682b      	ldr	r3, [r5, #0]
 80109de:	4a8a      	ldr	r2, [pc, #552]	; (8010c08 <HAL_RCC_OscConfig+0x33c>)
 80109e0:	4013      	ands	r3, r2
 80109e2:	6922      	ldr	r2, [r4, #16]
 80109e4:	4313      	orrs	r3, r2
 80109e6:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80109e8:	682b      	ldr	r3, [r5, #0]
 80109ea:	4a88      	ldr	r2, [pc, #544]	; (8010c0c <HAL_RCC_OscConfig+0x340>)
 80109ec:	049b      	lsls	r3, r3, #18
 80109ee:	0f5b      	lsrs	r3, r3, #29
 80109f0:	40da      	lsrs	r2, r3
 80109f2:	0013      	movs	r3, r2
 80109f4:	4a86      	ldr	r2, [pc, #536]	; (8010c10 <HAL_RCC_OscConfig+0x344>)
 80109f6:	6013      	str	r3, [r2, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80109f8:	4b86      	ldr	r3, [pc, #536]	; (8010c14 <HAL_RCC_OscConfig+0x348>)
 80109fa:	6818      	ldr	r0, [r3, #0]
 80109fc:	f7fe ff9a 	bl	800f934 <HAL_InitTick>
 8010a00:	2800      	cmp	r0, #0
 8010a02:	d100      	bne.n	8010a06 <HAL_RCC_OscConfig+0x13a>
 8010a04:	e76d      	b.n	80108e2 <HAL_RCC_OscConfig+0x16>
 8010a06:	e78e      	b.n	8010926 <HAL_RCC_OscConfig+0x5a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d0d8      	beq.n	80109be <HAL_RCC_OscConfig+0xf2>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8010a0c:	68e3      	ldr	r3, [r4, #12]
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d020      	beq.n	8010a54 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8010a12:	682b      	ldr	r3, [r5, #0]
 8010a14:	4a7c      	ldr	r2, [pc, #496]	; (8010c08 <HAL_RCC_OscConfig+0x33c>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010a16:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8010a18:	4013      	ands	r3, r2
 8010a1a:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010a1c:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8010a1e:	4313      	orrs	r3, r2
 8010a20:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8010a22:	2380      	movs	r3, #128	; 0x80
 8010a24:	682a      	ldr	r2, [r5, #0]
 8010a26:	005b      	lsls	r3, r3, #1
 8010a28:	4313      	orrs	r3, r2
 8010a2a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8010a2c:	f7fe ffca 	bl	800f9c4 <HAL_GetTick>
 8010a30:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010a32:	682b      	ldr	r3, [r5, #0]
 8010a34:	423b      	tst	r3, r7
 8010a36:	d007      	beq.n	8010a48 <HAL_RCC_OscConfig+0x17c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010a38:	686a      	ldr	r2, [r5, #4]
 8010a3a:	6963      	ldr	r3, [r4, #20]
 8010a3c:	4971      	ldr	r1, [pc, #452]	; (8010c04 <HAL_RCC_OscConfig+0x338>)
 8010a3e:	021b      	lsls	r3, r3, #8
 8010a40:	400a      	ands	r2, r1
 8010a42:	4313      	orrs	r3, r2
 8010a44:	606b      	str	r3, [r5, #4]
 8010a46:	e74c      	b.n	80108e2 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010a48:	f7fe ffbc 	bl	800f9c4 <HAL_GetTick>
 8010a4c:	1b80      	subs	r0, r0, r6
 8010a4e:	2802      	cmp	r0, #2
 8010a50:	d9ef      	bls.n	8010a32 <HAL_RCC_OscConfig+0x166>
 8010a52:	e781      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_HSI_DISABLE();
 8010a54:	682b      	ldr	r3, [r5, #0]
 8010a56:	4a70      	ldr	r2, [pc, #448]	; (8010c18 <HAL_RCC_OscConfig+0x34c>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8010a58:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 8010a5a:	4013      	ands	r3, r2
 8010a5c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8010a5e:	f7fe ffb1 	bl	800f9c4 <HAL_GetTick>
 8010a62:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8010a64:	00ff      	lsls	r7, r7, #3
 8010a66:	682b      	ldr	r3, [r5, #0]
 8010a68:	423b      	tst	r3, r7
 8010a6a:	d100      	bne.n	8010a6e <HAL_RCC_OscConfig+0x1a2>
 8010a6c:	e739      	b.n	80108e2 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010a6e:	f7fe ffa9 	bl	800f9c4 <HAL_GetTick>
 8010a72:	1b80      	subs	r0, r0, r6
 8010a74:	2802      	cmp	r0, #2
 8010a76:	d9f6      	bls.n	8010a66 <HAL_RCC_OscConfig+0x19a>
 8010a78:	e76e      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8010a7a:	2238      	movs	r2, #56	; 0x38
 8010a7c:	4d5e      	ldr	r5, [pc, #376]	; (8010bf8 <HAL_RCC_OscConfig+0x32c>)
 8010a7e:	68ab      	ldr	r3, [r5, #8]
 8010a80:	4013      	ands	r3, r2
 8010a82:	2b18      	cmp	r3, #24
 8010a84:	d108      	bne.n	8010a98 <HAL_RCC_OscConfig+0x1cc>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8010a86:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8010a88:	079b      	lsls	r3, r3, #30
 8010a8a:	d400      	bmi.n	8010a8e <HAL_RCC_OscConfig+0x1c2>
 8010a8c:	e72d      	b.n	80108ea <HAL_RCC_OscConfig+0x1e>
 8010a8e:	69a3      	ldr	r3, [r4, #24]
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d000      	beq.n	8010a96 <HAL_RCC_OscConfig+0x1ca>
 8010a94:	e729      	b.n	80108ea <HAL_RCC_OscConfig+0x1e>
 8010a96:	e746      	b.n	8010926 <HAL_RCC_OscConfig+0x5a>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8010a98:	69a2      	ldr	r2, [r4, #24]
 8010a9a:	2301      	movs	r3, #1
 8010a9c:	2a00      	cmp	r2, #0
 8010a9e:	d010      	beq.n	8010ac2 <HAL_RCC_OscConfig+0x1f6>
        __HAL_RCC_LSI_ENABLE();
 8010aa0:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8010aa2:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8010aa4:	4313      	orrs	r3, r2
 8010aa6:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8010aa8:	f7fe ff8c 	bl	800f9c4 <HAL_GetTick>
 8010aac:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8010aae:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8010ab0:	423b      	tst	r3, r7
 8010ab2:	d000      	beq.n	8010ab6 <HAL_RCC_OscConfig+0x1ea>
 8010ab4:	e719      	b.n	80108ea <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010ab6:	f7fe ff85 	bl	800f9c4 <HAL_GetTick>
 8010aba:	1b80      	subs	r0, r0, r6
 8010abc:	2802      	cmp	r0, #2
 8010abe:	d9f6      	bls.n	8010aae <HAL_RCC_OscConfig+0x1e2>
 8010ac0:	e74a      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_LSI_DISABLE();
 8010ac2:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8010ac4:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8010ac6:	439a      	bics	r2, r3
 8010ac8:	662a      	str	r2, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8010aca:	f7fe ff7b 	bl	800f9c4 <HAL_GetTick>
 8010ace:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8010ad0:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8010ad2:	423b      	tst	r3, r7
 8010ad4:	d100      	bne.n	8010ad8 <HAL_RCC_OscConfig+0x20c>
 8010ad6:	e708      	b.n	80108ea <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010ad8:	f7fe ff74 	bl	800f9c4 <HAL_GetTick>
 8010adc:	1b80      	subs	r0, r0, r6
 8010ade:	2802      	cmp	r0, #2
 8010ae0:	d9f6      	bls.n	8010ad0 <HAL_RCC_OscConfig+0x204>
 8010ae2:	e739      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8010ae4:	2238      	movs	r2, #56	; 0x38
 8010ae6:	4d44      	ldr	r5, [pc, #272]	; (8010bf8 <HAL_RCC_OscConfig+0x32c>)
 8010ae8:	68ab      	ldr	r3, [r5, #8]
 8010aea:	4013      	ands	r3, r2
 8010aec:	2b20      	cmp	r3, #32
 8010aee:	d108      	bne.n	8010b02 <HAL_RCC_OscConfig+0x236>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8010af0:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8010af2:	079b      	lsls	r3, r3, #30
 8010af4:	d400      	bmi.n	8010af8 <HAL_RCC_OscConfig+0x22c>
 8010af6:	e6fc      	b.n	80108f2 <HAL_RCC_OscConfig+0x26>
 8010af8:	68a3      	ldr	r3, [r4, #8]
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d000      	beq.n	8010b00 <HAL_RCC_OscConfig+0x234>
 8010afe:	e6f8      	b.n	80108f2 <HAL_RCC_OscConfig+0x26>
 8010b00:	e711      	b.n	8010926 <HAL_RCC_OscConfig+0x5a>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8010b02:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8010b04:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8010b06:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010b08:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8010b0a:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8010b0c:	4213      	tst	r3, r2
 8010b0e:	d108      	bne.n	8010b22 <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_PWR_CLK_ENABLE();
 8010b10:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010b12:	4313      	orrs	r3, r2
 8010b14:	63eb      	str	r3, [r5, #60]	; 0x3c
 8010b16:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010b18:	4013      	ands	r3, r2
 8010b1a:	9303      	str	r3, [sp, #12]
 8010b1c:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8010b1e:	2301      	movs	r3, #1
 8010b20:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010b22:	2780      	movs	r7, #128	; 0x80
 8010b24:	4e3d      	ldr	r6, [pc, #244]	; (8010c1c <HAL_RCC_OscConfig+0x350>)
 8010b26:	007f      	lsls	r7, r7, #1
 8010b28:	6833      	ldr	r3, [r6, #0]
 8010b2a:	423b      	tst	r3, r7
 8010b2c:	d015      	beq.n	8010b5a <HAL_RCC_OscConfig+0x28e>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010b2e:	68a3      	ldr	r3, [r4, #8]
 8010b30:	2b01      	cmp	r3, #1
 8010b32:	d122      	bne.n	8010b7a <HAL_RCC_OscConfig+0x2ae>
 8010b34:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8010b36:	4313      	orrs	r3, r2
 8010b38:	65eb      	str	r3, [r5, #92]	; 0x5c
        tickstart = HAL_GetTick();
 8010b3a:	f7fe ff43 	bl	800f9c4 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8010b3e:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8010b40:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8010b42:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8010b44:	423b      	tst	r3, r7
 8010b46:	d038      	beq.n	8010bba <HAL_RCC_OscConfig+0x2ee>
      if (pwrclkchanged == SET)
 8010b48:	9b00      	ldr	r3, [sp, #0]
 8010b4a:	2b01      	cmp	r3, #1
 8010b4c:	d000      	beq.n	8010b50 <HAL_RCC_OscConfig+0x284>
 8010b4e:	e6d0      	b.n	80108f2 <HAL_RCC_OscConfig+0x26>
        __HAL_RCC_PWR_CLK_DISABLE();
 8010b50:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010b52:	4a33      	ldr	r2, [pc, #204]	; (8010c20 <HAL_RCC_OscConfig+0x354>)
 8010b54:	4013      	ands	r3, r2
 8010b56:	63eb      	str	r3, [r5, #60]	; 0x3c
 8010b58:	e6cb      	b.n	80108f2 <HAL_RCC_OscConfig+0x26>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8010b5a:	6833      	ldr	r3, [r6, #0]
 8010b5c:	433b      	orrs	r3, r7
 8010b5e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8010b60:	f7fe ff30 	bl	800f9c4 <HAL_GetTick>
 8010b64:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010b66:	6833      	ldr	r3, [r6, #0]
 8010b68:	423b      	tst	r3, r7
 8010b6a:	d1e0      	bne.n	8010b2e <HAL_RCC_OscConfig+0x262>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010b6c:	f7fe ff2a 	bl	800f9c4 <HAL_GetTick>
 8010b70:	9b01      	ldr	r3, [sp, #4]
 8010b72:	1ac0      	subs	r0, r0, r3
 8010b74:	2802      	cmp	r0, #2
 8010b76:	d9f6      	bls.n	8010b66 <HAL_RCC_OscConfig+0x29a>
 8010b78:	e6ee      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010b7a:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8010b7c:	2b05      	cmp	r3, #5
 8010b7e:	d105      	bne.n	8010b8c <HAL_RCC_OscConfig+0x2c0>
 8010b80:	3b01      	subs	r3, #1
 8010b82:	4313      	orrs	r3, r2
 8010b84:	65eb      	str	r3, [r5, #92]	; 0x5c
 8010b86:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8010b88:	2301      	movs	r3, #1
 8010b8a:	e7d4      	b.n	8010b36 <HAL_RCC_OscConfig+0x26a>
 8010b8c:	2101      	movs	r1, #1
 8010b8e:	438a      	bics	r2, r1
 8010b90:	65ea      	str	r2, [r5, #92]	; 0x5c
 8010b92:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8010b94:	3103      	adds	r1, #3
 8010b96:	438a      	bics	r2, r1
 8010b98:	65ea      	str	r2, [r5, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d1cd      	bne.n	8010b3a <HAL_RCC_OscConfig+0x26e>
        tickstart = HAL_GetTick();
 8010b9e:	f7fe ff11 	bl	800f9c4 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8010ba2:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8010ba4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8010ba6:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8010ba8:	423b      	tst	r3, r7
 8010baa:	d0cd      	beq.n	8010b48 <HAL_RCC_OscConfig+0x27c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010bac:	f7fe ff0a 	bl	800f9c4 <HAL_GetTick>
 8010bb0:	4b1c      	ldr	r3, [pc, #112]	; (8010c24 <HAL_RCC_OscConfig+0x358>)
 8010bb2:	1b80      	subs	r0, r0, r6
 8010bb4:	4298      	cmp	r0, r3
 8010bb6:	d9f6      	bls.n	8010ba6 <HAL_RCC_OscConfig+0x2da>
 8010bb8:	e6ce      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010bba:	f7fe ff03 	bl	800f9c4 <HAL_GetTick>
 8010bbe:	4b19      	ldr	r3, [pc, #100]	; (8010c24 <HAL_RCC_OscConfig+0x358>)
 8010bc0:	1b80      	subs	r0, r0, r6
 8010bc2:	4298      	cmp	r0, r3
 8010bc4:	d9bd      	bls.n	8010b42 <HAL_RCC_OscConfig+0x276>
 8010bc6:	e6c7      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8010bc8:	69e3      	ldr	r3, [r4, #28]
 8010bca:	4d0b      	ldr	r5, [pc, #44]	; (8010bf8 <HAL_RCC_OscConfig+0x32c>)
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d02b      	beq.n	8010c28 <HAL_RCC_OscConfig+0x35c>
      __HAL_RCC_HSI48_ENABLE();
 8010bd0:	2380      	movs	r3, #128	; 0x80
 8010bd2:	682a      	ldr	r2, [r5, #0]
 8010bd4:	03db      	lsls	r3, r3, #15
 8010bd6:	4313      	orrs	r3, r2
 8010bd8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8010bda:	f7fe fef3 	bl	800f9c4 <HAL_GetTick>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8010bde:	2780      	movs	r7, #128	; 0x80
      tickstart = HAL_GetTick();
 8010be0:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8010be2:	043f      	lsls	r7, r7, #16
 8010be4:	682b      	ldr	r3, [r5, #0]
 8010be6:	423b      	tst	r3, r7
 8010be8:	d000      	beq.n	8010bec <HAL_RCC_OscConfig+0x320>
 8010bea:	e686      	b.n	80108fa <HAL_RCC_OscConfig+0x2e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8010bec:	f7fe feea 	bl	800f9c4 <HAL_GetTick>
 8010bf0:	1b80      	subs	r0, r0, r6
 8010bf2:	2802      	cmp	r0, #2
 8010bf4:	d9f6      	bls.n	8010be4 <HAL_RCC_OscConfig+0x318>
 8010bf6:	e6af      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
 8010bf8:	40021000 	.word	0x40021000
 8010bfc:	fffeffff 	.word	0xfffeffff
 8010c00:	fffbffff 	.word	0xfffbffff
 8010c04:	ffff80ff 	.word	0xffff80ff
 8010c08:	ffffc7ff 	.word	0xffffc7ff
 8010c0c:	00f42400 	.word	0x00f42400
 8010c10:	200007b0 	.word	0x200007b0
 8010c14:	200007b8 	.word	0x200007b8
 8010c18:	fffffeff 	.word	0xfffffeff
 8010c1c:	40007000 	.word	0x40007000
 8010c20:	efffffff 	.word	0xefffffff
 8010c24:	00001388 	.word	0x00001388
      __HAL_RCC_HSI48_DISABLE();
 8010c28:	682b      	ldr	r3, [r5, #0]
 8010c2a:	4a4e      	ldr	r2, [pc, #312]	; (8010d64 <HAL_RCC_OscConfig+0x498>)
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8010c2c:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSI48_DISABLE();
 8010c2e:	4013      	ands	r3, r2
 8010c30:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8010c32:	f7fe fec7 	bl	800f9c4 <HAL_GetTick>
 8010c36:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8010c38:	043f      	lsls	r7, r7, #16
 8010c3a:	682b      	ldr	r3, [r5, #0]
 8010c3c:	423b      	tst	r3, r7
 8010c3e:	d100      	bne.n	8010c42 <HAL_RCC_OscConfig+0x376>
 8010c40:	e65b      	b.n	80108fa <HAL_RCC_OscConfig+0x2e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8010c42:	f7fe febf 	bl	800f9c4 <HAL_GetTick>
 8010c46:	1b80      	subs	r0, r0, r6
 8010c48:	2802      	cmp	r0, #2
 8010c4a:	d9f6      	bls.n	8010c3a <HAL_RCC_OscConfig+0x36e>
 8010c4c:	e684      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8010c4e:	2138      	movs	r1, #56	; 0x38
 8010c50:	4d45      	ldr	r5, [pc, #276]	; (8010d68 <HAL_RCC_OscConfig+0x49c>)
 8010c52:	68aa      	ldr	r2, [r5, #8]
 8010c54:	400a      	ands	r2, r1
 8010c56:	2a10      	cmp	r2, #16
 8010c58:	d055      	beq.n	8010d06 <HAL_RCC_OscConfig+0x43a>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8010c5a:	4a44      	ldr	r2, [pc, #272]	; (8010d6c <HAL_RCC_OscConfig+0x4a0>)
 8010c5c:	2b02      	cmp	r3, #2
 8010c5e:	d13a      	bne.n	8010cd6 <HAL_RCC_OscConfig+0x40a>
        __HAL_RCC_PLL_DISABLE();
 8010c60:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010c62:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8010c64:	4013      	ands	r3, r2
 8010c66:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8010c68:	f7fe feac 	bl	800f9c4 <HAL_GetTick>
 8010c6c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010c6e:	04bf      	lsls	r7, r7, #18
 8010c70:	682b      	ldr	r3, [r5, #0]
 8010c72:	423b      	tst	r3, r7
 8010c74:	d129      	bne.n	8010cca <HAL_RCC_OscConfig+0x3fe>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8010c76:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8010c78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c7a:	68ea      	ldr	r2, [r5, #12]
 8010c7c:	430b      	orrs	r3, r1
 8010c7e:	493c      	ldr	r1, [pc, #240]	; (8010d70 <HAL_RCC_OscConfig+0x4a4>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010c80:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8010c82:	400a      	ands	r2, r1
 8010c84:	4313      	orrs	r3, r2
 8010c86:	6b22      	ldr	r2, [r4, #48]	; 0x30
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010c88:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8010c8a:	4313      	orrs	r3, r2
 8010c8c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8010c8e:	4313      	orrs	r3, r2
 8010c90:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8010c92:	4313      	orrs	r3, r2
 8010c94:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8010c96:	0212      	lsls	r2, r2, #8
 8010c98:	4313      	orrs	r3, r2
 8010c9a:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8010c9c:	2380      	movs	r3, #128	; 0x80
 8010c9e:	682a      	ldr	r2, [r5, #0]
 8010ca0:	045b      	lsls	r3, r3, #17
 8010ca2:	4313      	orrs	r3, r2
 8010ca4:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8010ca6:	2380      	movs	r3, #128	; 0x80
 8010ca8:	68ea      	ldr	r2, [r5, #12]
 8010caa:	055b      	lsls	r3, r3, #21
 8010cac:	4313      	orrs	r3, r2
 8010cae:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8010cb0:	f7fe fe88 	bl	800f9c4 <HAL_GetTick>
 8010cb4:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010cb6:	682b      	ldr	r3, [r5, #0]
 8010cb8:	4233      	tst	r3, r6
 8010cba:	d000      	beq.n	8010cbe <HAL_RCC_OscConfig+0x3f2>
 8010cbc:	e621      	b.n	8010902 <HAL_RCC_OscConfig+0x36>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010cbe:	f7fe fe81 	bl	800f9c4 <HAL_GetTick>
 8010cc2:	1b00      	subs	r0, r0, r4
 8010cc4:	2802      	cmp	r0, #2
 8010cc6:	d9f6      	bls.n	8010cb6 <HAL_RCC_OscConfig+0x3ea>
 8010cc8:	e646      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010cca:	f7fe fe7b 	bl	800f9c4 <HAL_GetTick>
 8010cce:	1b80      	subs	r0, r0, r6
 8010cd0:	2802      	cmp	r0, #2
 8010cd2:	d9cd      	bls.n	8010c70 <HAL_RCC_OscConfig+0x3a4>
 8010cd4:	e640      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_PLL_DISABLE();
 8010cd6:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010cd8:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8010cda:	4013      	ands	r3, r2
 8010cdc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8010cde:	f7fe fe71 	bl	800f9c4 <HAL_GetTick>
 8010ce2:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010ce4:	04b6      	lsls	r6, r6, #18
 8010ce6:	682b      	ldr	r3, [r5, #0]
 8010ce8:	0018      	movs	r0, r3
 8010cea:	4030      	ands	r0, r6
 8010cec:	4233      	tst	r3, r6
 8010cee:	d104      	bne.n	8010cfa <HAL_RCC_OscConfig+0x42e>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8010cf0:	68eb      	ldr	r3, [r5, #12]
 8010cf2:	4a20      	ldr	r2, [pc, #128]	; (8010d74 <HAL_RCC_OscConfig+0x4a8>)
 8010cf4:	4013      	ands	r3, r2
 8010cf6:	60eb      	str	r3, [r5, #12]
 8010cf8:	e62f      	b.n	801095a <HAL_RCC_OscConfig+0x8e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010cfa:	f7fe fe63 	bl	800f9c4 <HAL_GetTick>
 8010cfe:	1b00      	subs	r0, r0, r4
 8010d00:	2802      	cmp	r0, #2
 8010d02:	d9f0      	bls.n	8010ce6 <HAL_RCC_OscConfig+0x41a>
 8010d04:	e628      	b.n	8010958 <HAL_RCC_OscConfig+0x8c>
        return HAL_ERROR;
 8010d06:	0018      	movs	r0, r3
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8010d08:	2b01      	cmp	r3, #1
 8010d0a:	d100      	bne.n	8010d0e <HAL_RCC_OscConfig+0x442>
 8010d0c:	e625      	b.n	801095a <HAL_RCC_OscConfig+0x8e>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010d0e:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8010d10:	68eb      	ldr	r3, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010d12:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8010d14:	401a      	ands	r2, r3
 8010d16:	428a      	cmp	r2, r1
 8010d18:	d000      	beq.n	8010d1c <HAL_RCC_OscConfig+0x450>
 8010d1a:	e604      	b.n	8010926 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010d1c:	2270      	movs	r2, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010d1e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010d20:	401a      	ands	r2, r3
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010d22:	428a      	cmp	r2, r1
 8010d24:	d000      	beq.n	8010d28 <HAL_RCC_OscConfig+0x45c>
 8010d26:	e5fe      	b.n	8010926 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8010d28:	21fe      	movs	r1, #254	; 0xfe
 8010d2a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8010d2c:	01c9      	lsls	r1, r1, #7
 8010d2e:	4019      	ands	r1, r3
 8010d30:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010d32:	4291      	cmp	r1, r2
 8010d34:	d000      	beq.n	8010d38 <HAL_RCC_OscConfig+0x46c>
 8010d36:	e5f6      	b.n	8010926 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010d38:	22f8      	movs	r2, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8010d3a:	6b21      	ldr	r1, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010d3c:	0392      	lsls	r2, r2, #14
 8010d3e:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8010d40:	428a      	cmp	r2, r1
 8010d42:	d000      	beq.n	8010d46 <HAL_RCC_OscConfig+0x47a>
 8010d44:	e5ef      	b.n	8010926 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8010d46:	22e0      	movs	r2, #224	; 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010d48:	6b61      	ldr	r1, [r4, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8010d4a:	0512      	lsls	r2, r2, #20
 8010d4c:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010d4e:	428a      	cmp	r2, r1
 8010d50:	d000      	beq.n	8010d54 <HAL_RCC_OscConfig+0x488>
 8010d52:	e5e8      	b.n	8010926 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8010d54:	6ba2      	ldr	r2, [r4, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8010d56:	0f5b      	lsrs	r3, r3, #29
 8010d58:	075b      	lsls	r3, r3, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8010d5a:	4293      	cmp	r3, r2
 8010d5c:	d100      	bne.n	8010d60 <HAL_RCC_OscConfig+0x494>
 8010d5e:	e5d0      	b.n	8010902 <HAL_RCC_OscConfig+0x36>
 8010d60:	e5e1      	b.n	8010926 <HAL_RCC_OscConfig+0x5a>
 8010d62:	46c0      	nop			; (mov r8, r8)
 8010d64:	ffbfffff 	.word	0xffbfffff
 8010d68:	40021000 	.word	0x40021000
 8010d6c:	feffffff 	.word	0xfeffffff
 8010d70:	11c1808c 	.word	0x11c1808c
 8010d74:	eefefffc 	.word	0xeefefffc

08010d78 <HAL_RCC_MCOConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8010d78:	2302      	movs	r3, #2
{
 8010d7a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d7c:	b087      	sub	sp, #28
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8010d7e:	9302      	str	r3, [sp, #8]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8010d80:	3301      	adds	r3, #1
 8010d82:	9304      	str	r3, [sp, #16]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8010d84:	2300      	movs	r3, #0
{
 8010d86:	0007      	movs	r7, r0

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8010d88:	0300      	lsls	r0, r0, #12
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8010d8a:	9303      	str	r3, [sp, #12]
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8010d8c:	0f00      	lsrs	r0, r0, #28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
  SET_BIT(RCC->IOPENR, (1UL << mco_gpio_index ));
 8010d8e:	3301      	adds	r3, #1
 8010d90:	4083      	lsls	r3, r0
 8010d92:	4c0f      	ldr	r4, [pc, #60]	; (8010dd0 <HAL_RCC_MCOConfig+0x58>)
{
 8010d94:	0016      	movs	r6, r2
  SET_BIT(RCC->IOPENR, (1UL << mco_gpio_index ));
 8010d96:	6b62      	ldr	r2, [r4, #52]	; 0x34
{
 8010d98:	000d      	movs	r5, r1
  SET_BIT(RCC->IOPENR, (1UL << mco_gpio_index ));
 8010d9a:	4313      	orrs	r3, r2
 8010d9c:	6363      	str	r3, [r4, #52]	; 0x34

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8010d9e:	b2bb      	uxth	r3, r7
 8010da0:	9301      	str	r3, [sp, #4]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8010da2:	0d3b      	lsrs	r3, r7, #20
 8010da4:	b2db      	uxtb	r3, r3
 8010da6:	9305      	str	r3, [sp, #20]
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8010da8:	23a0      	movs	r3, #160	; 0xa0
 8010daa:	035b      	lsls	r3, r3, #13
 8010dac:	18c0      	adds	r0, r0, r3
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8010dae:	a901      	add	r1, sp, #4
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8010db0:	0280      	lsls	r0, r0, #10
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8010db2:	f7ff f8ed 	bl	800ff90 <HAL_GPIO_Init>
  if (mcoindex == RCC_MCO1_INDEX)
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8010db6:	68a1      	ldr	r1, [r4, #8]
  if (mcoindex == RCC_MCO1_INDEX)
 8010db8:	00fb      	lsls	r3, r7, #3
 8010dba:	d406      	bmi.n	8010dca <HAL_RCC_MCOConfig+0x52>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8010dbc:	0209      	lsls	r1, r1, #8
 8010dbe:	0a09      	lsrs	r1, r1, #8
  else if (mcoindex == RCC_MCO2_INDEX)
  {
    assert_param(IS_RCC_MCO2DIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE), (RCC_MCOSource | RCC_MCODiv));
 8010dc0:	4331      	orrs	r1, r6
 8010dc2:	4329      	orrs	r1, r5
 8010dc4:	60a1      	str	r1, [r4, #8]
#endif /* RCC_MCO2_SUPPORT */
  else
  {
    /* Nothing to do */
  }
}
 8010dc6:	b007      	add	sp, #28
 8010dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE), (RCC_MCOSource | RCC_MCODiv));
 8010dca:	4a02      	ldr	r2, [pc, #8]	; (8010dd4 <HAL_RCC_MCOConfig+0x5c>)
 8010dcc:	4011      	ands	r1, r2
 8010dce:	e7f7      	b.n	8010dc0 <HAL_RCC_MCOConfig+0x48>
 8010dd0:	40021000 	.word	0x40021000
 8010dd4:	ff00ffff 	.word	0xff00ffff

08010dd8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8010dd8:	2338      	movs	r3, #56	; 0x38
{
 8010dda:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8010ddc:	4c1e      	ldr	r4, [pc, #120]	; (8010e58 <HAL_RCC_GetSysClockFreq+0x80>)
 8010dde:	68a2      	ldr	r2, [r4, #8]
 8010de0:	421a      	tst	r2, r3
 8010de2:	d105      	bne.n	8010df0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8010de4:	6823      	ldr	r3, [r4, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8010de6:	481d      	ldr	r0, [pc, #116]	; (8010e5c <HAL_RCC_GetSysClockFreq+0x84>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8010de8:	049b      	lsls	r3, r3, #18
 8010dea:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8010dec:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8010dee:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8010df0:	68a2      	ldr	r2, [r4, #8]
 8010df2:	401a      	ands	r2, r3
 8010df4:	2a08      	cmp	r2, #8
 8010df6:	d02a      	beq.n	8010e4e <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8010df8:	68a2      	ldr	r2, [r4, #8]
 8010dfa:	401a      	ands	r2, r3
 8010dfc:	2a10      	cmp	r2, #16
 8010dfe:	d11a      	bne.n	8010e36 <HAL_RCC_GetSysClockFreq+0x5e>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8010e00:	68e3      	ldr	r3, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8010e02:	68e1      	ldr	r1, [r4, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8010e04:	43db      	mvns	r3, r3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8010e06:	0649      	lsls	r1, r1, #25
 8010e08:	0f49      	lsrs	r1, r1, #29
 8010e0a:	257f      	movs	r5, #127	; 0x7f
 8010e0c:	3101      	adds	r1, #1
    switch (pllsource)
 8010e0e:	079b      	lsls	r3, r3, #30
 8010e10:	d10c      	bne.n	8010e2c <HAL_RCC_GetSysClockFreq+0x54>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8010e12:	68e3      	ldr	r3, [r4, #12]
 8010e14:	4812      	ldr	r0, [pc, #72]	; (8010e60 <HAL_RCC_GetSysClockFreq+0x88>)
 8010e16:	0a1b      	lsrs	r3, r3, #8
 8010e18:	401d      	ands	r5, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8010e1a:	f7f2 ffe5 	bl	8003de8 <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8010e1e:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8010e20:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8010e22:	0f49      	lsrs	r1, r1, #29
 8010e24:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8010e26:	f7f2 ffdf 	bl	8003de8 <__udivsi3>
 8010e2a:	e7e0      	b.n	8010dee <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8010e2c:	68e3      	ldr	r3, [r4, #12]
 8010e2e:	480b      	ldr	r0, [pc, #44]	; (8010e5c <HAL_RCC_GetSysClockFreq+0x84>)
 8010e30:	0a1b      	lsrs	r3, r3, #8
 8010e32:	401d      	ands	r5, r3
 8010e34:	e7f1      	b.n	8010e1a <HAL_RCC_GetSysClockFreq+0x42>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8010e36:	68a2      	ldr	r2, [r4, #8]
 8010e38:	401a      	ands	r2, r3
 8010e3a:	2a20      	cmp	r2, #32
 8010e3c:	d009      	beq.n	8010e52 <HAL_RCC_GetSysClockFreq+0x7a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8010e3e:	68a2      	ldr	r2, [r4, #8]
    sysclockfreq = 0U;
 8010e40:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8010e42:	4013      	ands	r3, r2
 8010e44:	2b18      	cmp	r3, #24
 8010e46:	d1d2      	bne.n	8010dee <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSI_VALUE;
 8010e48:	20fa      	movs	r0, #250	; 0xfa
 8010e4a:	01c0      	lsls	r0, r0, #7
  return sysclockfreq;
 8010e4c:	e7cf      	b.n	8010dee <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8010e4e:	4804      	ldr	r0, [pc, #16]	; (8010e60 <HAL_RCC_GetSysClockFreq+0x88>)
 8010e50:	e7cd      	b.n	8010dee <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8010e52:	2080      	movs	r0, #128	; 0x80
 8010e54:	0200      	lsls	r0, r0, #8
 8010e56:	e7ca      	b.n	8010dee <HAL_RCC_GetSysClockFreq+0x16>
 8010e58:	40021000 	.word	0x40021000
 8010e5c:	00f42400 	.word	0x00f42400
 8010e60:	016e3600 	.word	0x016e3600

08010e64 <HAL_RCC_ClockConfig>:
{
 8010e64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010e66:	0004      	movs	r4, r0
 8010e68:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8010e6a:	2800      	cmp	r0, #0
 8010e6c:	d101      	bne.n	8010e72 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8010e6e:	2001      	movs	r0, #1
}
 8010e70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8010e72:	2707      	movs	r7, #7
 8010e74:	4e4a      	ldr	r6, [pc, #296]	; (8010fa0 <HAL_RCC_ClockConfig+0x13c>)
 8010e76:	6833      	ldr	r3, [r6, #0]
 8010e78:	403b      	ands	r3, r7
 8010e7a:	428b      	cmp	r3, r1
 8010e7c:	d32a      	bcc.n	8010ed4 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010e7e:	6821      	ldr	r1, [r4, #0]
 8010e80:	078b      	lsls	r3, r1, #30
 8010e82:	d43b      	bmi.n	8010efc <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8010e84:	07cb      	lsls	r3, r1, #31
 8010e86:	d448      	bmi.n	8010f1a <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8010e88:	2707      	movs	r7, #7
 8010e8a:	6833      	ldr	r3, [r6, #0]
 8010e8c:	403b      	ands	r3, r7
 8010e8e:	42ab      	cmp	r3, r5
 8010e90:	d90a      	bls.n	8010ea8 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010e92:	6833      	ldr	r3, [r6, #0]
 8010e94:	43bb      	bics	r3, r7
 8010e96:	432b      	orrs	r3, r5
 8010e98:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8010e9a:	f7fe fd93 	bl	800f9c4 <HAL_GetTick>
 8010e9e:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8010ea0:	6833      	ldr	r3, [r6, #0]
 8010ea2:	403b      	ands	r3, r7
 8010ea4:	42ab      	cmp	r3, r5
 8010ea6:	d16b      	bne.n	8010f80 <HAL_RCC_ClockConfig+0x11c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010ea8:	6823      	ldr	r3, [r4, #0]
 8010eaa:	4d3e      	ldr	r5, [pc, #248]	; (8010fa4 <HAL_RCC_ClockConfig+0x140>)
 8010eac:	075b      	lsls	r3, r3, #29
 8010eae:	d46f      	bmi.n	8010f90 <HAL_RCC_ClockConfig+0x12c>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8010eb0:	f7ff ff92 	bl	8010dd8 <HAL_RCC_GetSysClockFreq>
 8010eb4:	68ab      	ldr	r3, [r5, #8]
 8010eb6:	4a3c      	ldr	r2, [pc, #240]	; (8010fa8 <HAL_RCC_ClockConfig+0x144>)
 8010eb8:	051b      	lsls	r3, r3, #20
 8010eba:	0f1b      	lsrs	r3, r3, #28
 8010ebc:	009b      	lsls	r3, r3, #2
 8010ebe:	589b      	ldr	r3, [r3, r2]
 8010ec0:	221f      	movs	r2, #31
 8010ec2:	4013      	ands	r3, r2
 8010ec4:	40d8      	lsrs	r0, r3
 8010ec6:	4b39      	ldr	r3, [pc, #228]	; (8010fac <HAL_RCC_ClockConfig+0x148>)
 8010ec8:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8010eca:	4b39      	ldr	r3, [pc, #228]	; (8010fb0 <HAL_RCC_ClockConfig+0x14c>)
 8010ecc:	6818      	ldr	r0, [r3, #0]
 8010ece:	f7fe fd31 	bl	800f934 <HAL_InitTick>
 8010ed2:	e7cd      	b.n	8010e70 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010ed4:	6833      	ldr	r3, [r6, #0]
 8010ed6:	43bb      	bics	r3, r7
 8010ed8:	430b      	orrs	r3, r1
 8010eda:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8010edc:	f7fe fd72 	bl	800f9c4 <HAL_GetTick>
 8010ee0:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8010ee2:	6833      	ldr	r3, [r6, #0]
 8010ee4:	403b      	ands	r3, r7
 8010ee6:	42ab      	cmp	r3, r5
 8010ee8:	d0c9      	beq.n	8010e7e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010eea:	f7fe fd6b 	bl	800f9c4 <HAL_GetTick>
 8010eee:	9b01      	ldr	r3, [sp, #4]
 8010ef0:	1ac0      	subs	r0, r0, r3
 8010ef2:	4b30      	ldr	r3, [pc, #192]	; (8010fb4 <HAL_RCC_ClockConfig+0x150>)
 8010ef4:	4298      	cmp	r0, r3
 8010ef6:	d9f4      	bls.n	8010ee2 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8010ef8:	2003      	movs	r0, #3
 8010efa:	e7b9      	b.n	8010e70 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010efc:	4a29      	ldr	r2, [pc, #164]	; (8010fa4 <HAL_RCC_ClockConfig+0x140>)
 8010efe:	074b      	lsls	r3, r1, #29
 8010f00:	d504      	bpl.n	8010f0c <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8010f02:	23e0      	movs	r3, #224	; 0xe0
 8010f04:	6890      	ldr	r0, [r2, #8]
 8010f06:	01db      	lsls	r3, r3, #7
 8010f08:	4303      	orrs	r3, r0
 8010f0a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8010f0c:	6893      	ldr	r3, [r2, #8]
 8010f0e:	482a      	ldr	r0, [pc, #168]	; (8010fb8 <HAL_RCC_ClockConfig+0x154>)
 8010f10:	4003      	ands	r3, r0
 8010f12:	68a0      	ldr	r0, [r4, #8]
 8010f14:	4303      	orrs	r3, r0
 8010f16:	6093      	str	r3, [r2, #8]
 8010f18:	e7b4      	b.n	8010e84 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010f1a:	6862      	ldr	r2, [r4, #4]
 8010f1c:	4f21      	ldr	r7, [pc, #132]	; (8010fa4 <HAL_RCC_ClockConfig+0x140>)
 8010f1e:	2a01      	cmp	r2, #1
 8010f20:	d119      	bne.n	8010f56 <HAL_RCC_ClockConfig+0xf2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010f22:	683b      	ldr	r3, [r7, #0]
 8010f24:	039b      	lsls	r3, r3, #14
 8010f26:	d5a2      	bpl.n	8010e6e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8010f28:	2107      	movs	r1, #7
 8010f2a:	68bb      	ldr	r3, [r7, #8]
 8010f2c:	438b      	bics	r3, r1
 8010f2e:	4313      	orrs	r3, r2
 8010f30:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8010f32:	f7fe fd47 	bl	800f9c4 <HAL_GetTick>
 8010f36:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010f38:	2338      	movs	r3, #56	; 0x38
 8010f3a:	68ba      	ldr	r2, [r7, #8]
 8010f3c:	401a      	ands	r2, r3
 8010f3e:	6863      	ldr	r3, [r4, #4]
 8010f40:	00db      	lsls	r3, r3, #3
 8010f42:	429a      	cmp	r2, r3
 8010f44:	d0a0      	beq.n	8010e88 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010f46:	f7fe fd3d 	bl	800f9c4 <HAL_GetTick>
 8010f4a:	9b01      	ldr	r3, [sp, #4]
 8010f4c:	1ac0      	subs	r0, r0, r3
 8010f4e:	4b19      	ldr	r3, [pc, #100]	; (8010fb4 <HAL_RCC_ClockConfig+0x150>)
 8010f50:	4298      	cmp	r0, r3
 8010f52:	d9f1      	bls.n	8010f38 <HAL_RCC_ClockConfig+0xd4>
 8010f54:	e7d0      	b.n	8010ef8 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8010f56:	2a02      	cmp	r2, #2
 8010f58:	d103      	bne.n	8010f62 <HAL_RCC_ClockConfig+0xfe>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010f5a:	683b      	ldr	r3, [r7, #0]
 8010f5c:	019b      	lsls	r3, r3, #6
 8010f5e:	d4e3      	bmi.n	8010f28 <HAL_RCC_ClockConfig+0xc4>
 8010f60:	e785      	b.n	8010e6e <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8010f62:	2a00      	cmp	r2, #0
 8010f64:	d103      	bne.n	8010f6e <HAL_RCC_ClockConfig+0x10a>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010f66:	683b      	ldr	r3, [r7, #0]
 8010f68:	055b      	lsls	r3, r3, #21
 8010f6a:	d4dd      	bmi.n	8010f28 <HAL_RCC_ClockConfig+0xc4>
 8010f6c:	e77f      	b.n	8010e6e <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8010f6e:	2302      	movs	r3, #2
 8010f70:	2a03      	cmp	r2, #3
 8010f72:	d103      	bne.n	8010f7c <HAL_RCC_ClockConfig+0x118>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8010f74:	6e39      	ldr	r1, [r7, #96]	; 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8010f76:	4219      	tst	r1, r3
 8010f78:	d1d6      	bne.n	8010f28 <HAL_RCC_ClockConfig+0xc4>
 8010f7a:	e778      	b.n	8010e6e <HAL_RCC_ClockConfig+0xa>
 8010f7c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8010f7e:	e7fa      	b.n	8010f76 <HAL_RCC_ClockConfig+0x112>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010f80:	f7fe fd20 	bl	800f9c4 <HAL_GetTick>
 8010f84:	9b01      	ldr	r3, [sp, #4]
 8010f86:	1ac0      	subs	r0, r0, r3
 8010f88:	4b0a      	ldr	r3, [pc, #40]	; (8010fb4 <HAL_RCC_ClockConfig+0x150>)
 8010f8a:	4298      	cmp	r0, r3
 8010f8c:	d988      	bls.n	8010ea0 <HAL_RCC_ClockConfig+0x3c>
 8010f8e:	e7b3      	b.n	8010ef8 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8010f90:	68ab      	ldr	r3, [r5, #8]
 8010f92:	4a0a      	ldr	r2, [pc, #40]	; (8010fbc <HAL_RCC_ClockConfig+0x158>)
 8010f94:	4013      	ands	r3, r2
 8010f96:	68e2      	ldr	r2, [r4, #12]
 8010f98:	4313      	orrs	r3, r2
 8010f9a:	60ab      	str	r3, [r5, #8]
 8010f9c:	e788      	b.n	8010eb0 <HAL_RCC_ClockConfig+0x4c>
 8010f9e:	46c0      	nop			; (mov r8, r8)
 8010fa0:	40022000 	.word	0x40022000
 8010fa4:	40021000 	.word	0x40021000
 8010fa8:	08013310 	.word	0x08013310
 8010fac:	200007b0 	.word	0x200007b0
 8010fb0:	200007b8 	.word	0x200007b8
 8010fb4:	00001388 	.word	0x00001388
 8010fb8:	fffff0ff 	.word	0xfffff0ff
 8010fbc:	ffff8fff 	.word	0xffff8fff

08010fc0 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8010fc0:	4b06      	ldr	r3, [pc, #24]	; (8010fdc <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8010fc2:	4a07      	ldr	r2, [pc, #28]	; (8010fe0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8010fc4:	689b      	ldr	r3, [r3, #8]
 8010fc6:	045b      	lsls	r3, r3, #17
 8010fc8:	0f5b      	lsrs	r3, r3, #29
 8010fca:	009b      	lsls	r3, r3, #2
 8010fcc:	589b      	ldr	r3, [r3, r2]
 8010fce:	221f      	movs	r2, #31
 8010fd0:	4013      	ands	r3, r2
 8010fd2:	4a04      	ldr	r2, [pc, #16]	; (8010fe4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8010fd4:	6810      	ldr	r0, [r2, #0]
 8010fd6:	40d8      	lsrs	r0, r3
}
 8010fd8:	4770      	bx	lr
 8010fda:	46c0      	nop			; (mov r8, r8)
 8010fdc:	40021000 	.word	0x40021000
 8010fe0:	08013350 	.word	0x08013350
 8010fe4:	200007b0 	.word	0x200007b0

08010fe8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8010fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010fea:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8010fec:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8010fee:	2000      	movs	r0, #0
{
 8010ff0:	b085      	sub	sp, #20
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8010ff2:	039b      	lsls	r3, r3, #14
 8010ff4:	d53c      	bpl.n	8011070 <HAL_RCCEx_PeriphCLKConfig+0x88>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8010ff6:	2280      	movs	r2, #128	; 0x80
 8010ff8:	4d97      	ldr	r5, [pc, #604]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8010ffa:	0552      	lsls	r2, r2, #21
 8010ffc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 8010ffe:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8011000:	4213      	tst	r3, r2
 8011002:	d108      	bne.n	8011016 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011004:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8011006:	4313      	orrs	r3, r2
 8011008:	63eb      	str	r3, [r5, #60]	; 0x3c
 801100a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 801100c:	4013      	ands	r3, r2
 801100e:	9303      	str	r3, [sp, #12]
 8011010:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8011012:	2301      	movs	r3, #1
 8011014:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8011016:	2780      	movs	r7, #128	; 0x80
 8011018:	4e90      	ldr	r6, [pc, #576]	; (801125c <HAL_RCCEx_PeriphCLKConfig+0x274>)
 801101a:	007f      	lsls	r7, r7, #1
 801101c:	6833      	ldr	r3, [r6, #0]
 801101e:	433b      	orrs	r3, r7
 8011020:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8011022:	f7fe fccf 	bl	800f9c4 <HAL_GetTick>
 8011026:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8011028:	6833      	ldr	r3, [r6, #0]
 801102a:	423b      	tst	r3, r7
 801102c:	d012      	beq.n	8011054 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801102e:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8011030:	23c0      	movs	r3, #192	; 0xc0
 8011032:	0011      	movs	r1, r2
 8011034:	009b      	lsls	r3, r3, #2
 8011036:	4e8a      	ldr	r6, [pc, #552]	; (8011260 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8011038:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 801103a:	421a      	tst	r2, r3
 801103c:	d003      	beq.n	8011046 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 801103e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011040:	4299      	cmp	r1, r3
 8011042:	d000      	beq.n	8011046 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 8011044:	e0e9      	b.n	801121a <HAL_RCCEx_PeriphCLKConfig+0x232>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8011046:	6deb      	ldr	r3, [r5, #92]	; 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8011048:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801104a:	401e      	ands	r6, r3
 801104c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801104e:	431e      	orrs	r6, r3
 8011050:	65ee      	str	r6, [r5, #92]	; 0x5c
 8011052:	e006      	b.n	8011062 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011054:	f7fe fcb6 	bl	800f9c4 <HAL_GetTick>
 8011058:	9b01      	ldr	r3, [sp, #4]
 801105a:	1ac0      	subs	r0, r0, r3
 801105c:	2802      	cmp	r0, #2
 801105e:	d9e3      	bls.n	8011028 <HAL_RCCEx_PeriphCLKConfig+0x40>
        ret = HAL_TIMEOUT;
 8011060:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8011062:	9b00      	ldr	r3, [sp, #0]
 8011064:	2b01      	cmp	r3, #1
 8011066:	d103      	bne.n	8011070 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011068:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 801106a:	4a7e      	ldr	r2, [pc, #504]	; (8011264 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 801106c:	4013      	ands	r3, r2
 801106e:	63eb      	str	r3, [r5, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8011070:	6823      	ldr	r3, [r4, #0]
 8011072:	07da      	lsls	r2, r3, #31
 8011074:	d506      	bpl.n	8011084 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8011076:	2503      	movs	r5, #3
 8011078:	4977      	ldr	r1, [pc, #476]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 801107a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 801107c:	43aa      	bics	r2, r5
 801107e:	6865      	ldr	r5, [r4, #4]
 8011080:	432a      	orrs	r2, r5
 8011082:	654a      	str	r2, [r1, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8011084:	079a      	lsls	r2, r3, #30
 8011086:	d506      	bpl.n	8011096 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8011088:	250c      	movs	r5, #12
 801108a:	4973      	ldr	r1, [pc, #460]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 801108c:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 801108e:	43aa      	bics	r2, r5
 8011090:	68a5      	ldr	r5, [r4, #8]
 8011092:	432a      	orrs	r2, r5
 8011094:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8011096:	075a      	lsls	r2, r3, #29
 8011098:	d506      	bpl.n	80110a8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 801109a:	2530      	movs	r5, #48	; 0x30
 801109c:	496e      	ldr	r1, [pc, #440]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 801109e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80110a0:	43aa      	bics	r2, r5
 80110a2:	68e5      	ldr	r5, [r4, #12]
 80110a4:	432a      	orrs	r2, r5
 80110a6:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80110a8:	06da      	lsls	r2, r3, #27
 80110aa:	d506      	bpl.n	80110ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80110ac:	496a      	ldr	r1, [pc, #424]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80110ae:	4d6e      	ldr	r5, [pc, #440]	; (8011268 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80110b0:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80110b2:	402a      	ands	r2, r5
 80110b4:	6925      	ldr	r5, [r4, #16]
 80110b6:	432a      	orrs	r2, r5
 80110b8:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80110ba:	04da      	lsls	r2, r3, #19
 80110bc:	d506      	bpl.n	80110cc <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80110be:	4966      	ldr	r1, [pc, #408]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80110c0:	4d67      	ldr	r5, [pc, #412]	; (8011260 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80110c2:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80110c4:	402a      	ands	r2, r5
 80110c6:	6965      	ldr	r5, [r4, #20]
 80110c8:	432a      	orrs	r2, r5
 80110ca:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80110cc:	059a      	lsls	r2, r3, #22
 80110ce:	d506      	bpl.n	80110de <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80110d0:	4961      	ldr	r1, [pc, #388]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80110d2:	4d66      	ldr	r5, [pc, #408]	; (801126c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80110d4:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80110d6:	402a      	ands	r2, r5
 80110d8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80110da:	432a      	orrs	r2, r5
 80110dc:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80110de:	055a      	lsls	r2, r3, #21
 80110e0:	d506      	bpl.n	80110f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80110e2:	495d      	ldr	r1, [pc, #372]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80110e4:	4d62      	ldr	r5, [pc, #392]	; (8011270 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80110e6:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80110e8:	402a      	ands	r2, r5
 80110ea:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80110ec:	432a      	orrs	r2, r5
 80110ee:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80110f0:	069a      	lsls	r2, r3, #26
 80110f2:	d506      	bpl.n	8011102 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80110f4:	4958      	ldr	r1, [pc, #352]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80110f6:	4d5f      	ldr	r5, [pc, #380]	; (8011274 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80110f8:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80110fa:	402a      	ands	r2, r5
 80110fc:	69a5      	ldr	r5, [r4, #24]
 80110fe:	432a      	orrs	r2, r5
 8011100:	654a      	str	r2, [r1, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8011102:	065a      	lsls	r2, r3, #25
 8011104:	d506      	bpl.n	8011114 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8011106:	4954      	ldr	r1, [pc, #336]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011108:	4d5b      	ldr	r5, [pc, #364]	; (8011278 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 801110a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 801110c:	402a      	ands	r2, r5
 801110e:	69e5      	ldr	r5, [r4, #28]
 8011110:	432a      	orrs	r2, r5
 8011112:	654a      	str	r2, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8011114:	045a      	lsls	r2, r3, #17
 8011116:	d50f      	bpl.n	8011138 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8011118:	494f      	ldr	r1, [pc, #316]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 801111a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801111c:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 801111e:	0092      	lsls	r2, r2, #2
 8011120:	0892      	lsrs	r2, r2, #2
 8011122:	432a      	orrs	r2, r5
 8011124:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8011126:	2280      	movs	r2, #128	; 0x80
 8011128:	05d2      	lsls	r2, r2, #23
 801112a:	4295      	cmp	r5, r2
 801112c:	d104      	bne.n	8011138 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 801112e:	2280      	movs	r2, #128	; 0x80
 8011130:	68cd      	ldr	r5, [r1, #12]
 8011132:	0252      	lsls	r2, r2, #9
 8011134:	432a      	orrs	r2, r5
 8011136:	60ca      	str	r2, [r1, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8011138:	031a      	lsls	r2, r3, #12
 801113a:	d506      	bpl.n	801114a <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 801113c:	2540      	movs	r5, #64	; 0x40
 801113e:	4946      	ldr	r1, [pc, #280]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011140:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8011142:	43aa      	bics	r2, r5
 8011144:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8011146:	432a      	orrs	r2, r5
 8011148:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 801114a:	029a      	lsls	r2, r3, #10
 801114c:	d50f      	bpl.n	801116e <HAL_RCCEx_PeriphCLKConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 801114e:	4942      	ldr	r1, [pc, #264]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011150:	4e4a      	ldr	r6, [pc, #296]	; (801127c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8011152:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8011154:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8011156:	4032      	ands	r2, r6
 8011158:	432a      	orrs	r2, r5
 801115a:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 801115c:	2280      	movs	r2, #128	; 0x80
 801115e:	03d2      	lsls	r2, r2, #15
 8011160:	4295      	cmp	r5, r2
 8011162:	d104      	bne.n	801116e <HAL_RCCEx_PeriphCLKConfig+0x186>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8011164:	2280      	movs	r2, #128	; 0x80
 8011166:	68cd      	ldr	r5, [r1, #12]
 8011168:	0452      	lsls	r2, r2, #17
 801116a:	432a      	orrs	r2, r5
 801116c:	60ca      	str	r2, [r1, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 801116e:	025a      	lsls	r2, r3, #9
 8011170:	d50d      	bpl.n	801118e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8011172:	4d39      	ldr	r5, [pc, #228]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011174:	4e42      	ldr	r6, [pc, #264]	; (8011280 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8011176:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8011178:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 801117a:	4031      	ands	r1, r6
 801117c:	4311      	orrs	r1, r2
 801117e:	6569      	str	r1, [r5, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8011180:	2180      	movs	r1, #128	; 0x80
 8011182:	0449      	lsls	r1, r1, #17
 8011184:	428a      	cmp	r2, r1
 8011186:	d102      	bne.n	801118e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8011188:	68e9      	ldr	r1, [r5, #12]
 801118a:	430a      	orrs	r2, r1
 801118c:	60ea      	str	r2, [r5, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 801118e:	051a      	lsls	r2, r3, #20
 8011190:	d50d      	bpl.n	80111ae <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8011192:	2603      	movs	r6, #3
 8011194:	4930      	ldr	r1, [pc, #192]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011196:	6a25      	ldr	r5, [r4, #32]
 8011198:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 801119a:	43b2      	bics	r2, r6
 801119c:	432a      	orrs	r2, r5
 801119e:	658a      	str	r2, [r1, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80111a0:	2d01      	cmp	r5, #1
 80111a2:	d104      	bne.n	80111ae <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80111a4:	2280      	movs	r2, #128	; 0x80
 80111a6:	68cd      	ldr	r5, [r1, #12]
 80111a8:	0252      	lsls	r2, r2, #9
 80111aa:	432a      	orrs	r2, r5
 80111ac:	60ca      	str	r2, [r1, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80111ae:	049a      	lsls	r2, r3, #18
 80111b0:	d50d      	bpl.n	80111ce <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80111b2:	260c      	movs	r6, #12
 80111b4:	4928      	ldr	r1, [pc, #160]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80111b6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80111b8:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80111ba:	43b2      	bics	r2, r6
 80111bc:	432a      	orrs	r2, r5
 80111be:	658a      	str	r2, [r1, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80111c0:	2d04      	cmp	r5, #4
 80111c2:	d104      	bne.n	80111ce <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80111c4:	2280      	movs	r2, #128	; 0x80
 80111c6:	68cd      	ldr	r5, [r1, #12]
 80111c8:	0252      	lsls	r2, r2, #9
 80111ca:	432a      	orrs	r2, r5
 80111cc:	60ca      	str	r2, [r1, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80111ce:	2580      	movs	r5, #128	; 0x80
 80111d0:	046d      	lsls	r5, r5, #17
 80111d2:	422b      	tst	r3, r5
 80111d4:	d00d      	beq.n	80111f2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80111d6:	4920      	ldr	r1, [pc, #128]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80111d8:	4f26      	ldr	r7, [pc, #152]	; (8011274 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80111da:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80111dc:	6c66      	ldr	r6, [r4, #68]	; 0x44
 80111de:	403a      	ands	r2, r7
 80111e0:	4332      	orrs	r2, r6
 80111e2:	658a      	str	r2, [r1, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80111e4:	2280      	movs	r2, #128	; 0x80
 80111e6:	0192      	lsls	r2, r2, #6
 80111e8:	4296      	cmp	r6, r2
 80111ea:	d102      	bne.n	80111f2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80111ec:	68ca      	ldr	r2, [r1, #12]
 80111ee:	4315      	orrs	r5, r2
 80111f0:	60cd      	str	r5, [r1, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80111f2:	019b      	lsls	r3, r3, #6
 80111f4:	d50f      	bpl.n	8011216 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80111f6:	4a18      	ldr	r2, [pc, #96]	; (8011258 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80111f8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80111fa:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80111fc:	4c18      	ldr	r4, [pc, #96]	; (8011260 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80111fe:	4023      	ands	r3, r4
 8011200:	430b      	orrs	r3, r1
 8011202:	6593      	str	r3, [r2, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8011204:	2380      	movs	r3, #128	; 0x80
 8011206:	005b      	lsls	r3, r3, #1
 8011208:	4299      	cmp	r1, r3
 801120a:	d104      	bne.n	8011216 <HAL_RCCEx_PeriphCLKConfig+0x22e>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 801120c:	2380      	movs	r3, #128	; 0x80
 801120e:	68d1      	ldr	r1, [r2, #12]
 8011210:	045b      	lsls	r3, r3, #17
 8011212:	430b      	orrs	r3, r1
 8011214:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8011216:	b005      	add	sp, #20
 8011218:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_BACKUPRESET_FORCE();
 801121a:	2380      	movs	r3, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 801121c:	6dea      	ldr	r2, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 801121e:	6de8      	ldr	r0, [r5, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8011220:	0011      	movs	r1, r2
        __HAL_RCC_BACKUPRESET_FORCE();
 8011222:	025b      	lsls	r3, r3, #9
 8011224:	4303      	orrs	r3, r0
 8011226:	65eb      	str	r3, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8011228:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 801122a:	4816      	ldr	r0, [pc, #88]	; (8011284 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 801122c:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 801122e:	4003      	ands	r3, r0
 8011230:	65eb      	str	r3, [r5, #92]	; 0x5c
        RCC->BDCR = tmpregister;
 8011232:	65e9      	str	r1, [r5, #92]	; 0x5c
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8011234:	07d3      	lsls	r3, r2, #31
 8011236:	d400      	bmi.n	801123a <HAL_RCCEx_PeriphCLKConfig+0x252>
 8011238:	e705      	b.n	8011046 <HAL_RCCEx_PeriphCLKConfig+0x5e>
        tickstart = HAL_GetTick();
 801123a:	f7fe fbc3 	bl	800f9c4 <HAL_GetTick>
 801123e:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8011240:	2202      	movs	r2, #2
 8011242:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8011244:	4213      	tst	r3, r2
 8011246:	d000      	beq.n	801124a <HAL_RCCEx_PeriphCLKConfig+0x262>
 8011248:	e6fd      	b.n	8011046 <HAL_RCCEx_PeriphCLKConfig+0x5e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801124a:	f7fe fbbb 	bl	800f9c4 <HAL_GetTick>
 801124e:	4b0e      	ldr	r3, [pc, #56]	; (8011288 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8011250:	1bc0      	subs	r0, r0, r7
 8011252:	4298      	cmp	r0, r3
 8011254:	d9f4      	bls.n	8011240 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8011256:	e703      	b.n	8011060 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8011258:	40021000 	.word	0x40021000
 801125c:	40007000 	.word	0x40007000
 8011260:	fffffcff 	.word	0xfffffcff
 8011264:	efffffff 	.word	0xefffffff
 8011268:	fffff3ff 	.word	0xfffff3ff
 801126c:	fff3ffff 	.word	0xfff3ffff
 8011270:	ffcfffff 	.word	0xffcfffff
 8011274:	ffffcfff 	.word	0xffffcfff
 8011278:	ffff3fff 	.word	0xffff3fff
 801127c:	ffbfffff 	.word	0xffbfffff
 8011280:	feffffff 	.word	0xfeffffff
 8011284:	fffeffff 	.word	0xfffeffff
 8011288:	00001388 	.word	0x00001388

0801128c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801128c:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801128e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011292:	2201      	movs	r2, #1
 8011294:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011298:	6801      	ldr	r1, [r0, #0]
 801129a:	4d13      	ldr	r5, [pc, #76]	; (80112e8 <UART_EndRxTransfer+0x5c>)
 801129c:	680b      	ldr	r3, [r1, #0]
 801129e:	402b      	ands	r3, r5
 80112a0:	600b      	str	r3, [r1, #0]
 80112a2:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80112a6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80112aa:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80112ae:	6802      	ldr	r2, [r0, #0]
 80112b0:	4c0e      	ldr	r4, [pc, #56]	; (80112ec <UART_EndRxTransfer+0x60>)
 80112b2:	6893      	ldr	r3, [r2, #8]
 80112b4:	4023      	ands	r3, r4
 80112b6:	6093      	str	r3, [r2, #8]
 80112b8:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80112bc:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80112be:	2b01      	cmp	r3, #1
 80112c0:	d10a      	bne.n	80112d8 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80112c2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80112c6:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80112ca:	2410      	movs	r4, #16
 80112cc:	6802      	ldr	r2, [r0, #0]
 80112ce:	6813      	ldr	r3, [r2, #0]
 80112d0:	43a3      	bics	r3, r4
 80112d2:	6013      	str	r3, [r2, #0]
 80112d4:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80112d8:	0003      	movs	r3, r0
 80112da:	2220      	movs	r2, #32
 80112dc:	338c      	adds	r3, #140	; 0x8c
 80112de:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80112e0:	2300      	movs	r3, #0
 80112e2:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80112e4:	6743      	str	r3, [r0, #116]	; 0x74
}
 80112e6:	bd30      	pop	{r4, r5, pc}
 80112e8:	fffffedf 	.word	0xfffffedf
 80112ec:	effffffe 	.word	0xeffffffe

080112f0 <HAL_UART_AbortReceive>:
{
 80112f0:	b570      	push	{r4, r5, r6, lr}
 80112f2:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80112f4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80112f8:	2201      	movs	r2, #1
 80112fa:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 80112fe:	6821      	ldr	r1, [r4, #0]
 8011300:	4d29      	ldr	r5, [pc, #164]	; (80113a8 <HAL_UART_AbortReceive+0xb8>)
 8011302:	680b      	ldr	r3, [r1, #0]
 8011304:	402b      	ands	r3, r5
 8011306:	600b      	str	r3, [r1, #0]
 8011308:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801130c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011310:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 8011314:	6822      	ldr	r2, [r4, #0]
 8011316:	4825      	ldr	r0, [pc, #148]	; (80113ac <HAL_UART_AbortReceive+0xbc>)
 8011318:	6893      	ldr	r3, [r2, #8]
 801131a:	4003      	ands	r3, r0
 801131c:	6093      	str	r3, [r2, #8]
 801131e:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011322:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011324:	2b01      	cmp	r3, #1
 8011326:	d10a      	bne.n	801133e <HAL_UART_AbortReceive+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011328:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801132c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8011330:	2010      	movs	r0, #16
 8011332:	6822      	ldr	r2, [r4, #0]
 8011334:	6813      	ldr	r3, [r2, #0]
 8011336:	4383      	bics	r3, r0
 8011338:	6013      	str	r3, [r2, #0]
 801133a:	f381 8810 	msr	PRIMASK, r1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801133e:	2140      	movs	r1, #64	; 0x40
 8011340:	6823      	ldr	r3, [r4, #0]
 8011342:	689b      	ldr	r3, [r3, #8]
 8011344:	420b      	tst	r3, r1
 8011346:	d01e      	beq.n	8011386 <HAL_UART_AbortReceive+0x96>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011348:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801134c:	2301      	movs	r3, #1
 801134e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011352:	0025      	movs	r5, r4
 8011354:	cd04      	ldmia	r5!, {r2}
 8011356:	6893      	ldr	r3, [r2, #8]
 8011358:	438b      	bics	r3, r1
 801135a:	6093      	str	r3, [r2, #8]
 801135c:	f380 8810 	msr	PRIMASK, r0
    if (huart->hdmarx != NULL)
 8011360:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
 8011362:	2800      	cmp	r0, #0
 8011364:	d00f      	beq.n	8011386 <HAL_UART_AbortReceive+0x96>
      huart->hdmarx->XferAbortCallback = NULL;
 8011366:	2300      	movs	r3, #0
 8011368:	6383      	str	r3, [r0, #56]	; 0x38
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 801136a:	f7fe fc97 	bl	800fc9c <HAL_DMA_Abort>
 801136e:	2800      	cmp	r0, #0
 8011370:	d009      	beq.n	8011386 <HAL_UART_AbortReceive+0x96>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8011372:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
 8011374:	f7fe fd02 	bl	800fd7c <HAL_DMA_GetError>
 8011378:	2820      	cmp	r0, #32
 801137a:	d104      	bne.n	8011386 <HAL_UART_AbortReceive+0x96>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801137c:	2310      	movs	r3, #16
 801137e:	3490      	adds	r4, #144	; 0x90
 8011380:	6023      	str	r3, [r4, #0]
          return HAL_TIMEOUT;
 8011382:	381d      	subs	r0, #29
}
 8011384:	bd70      	pop	{r4, r5, r6, pc}
  huart->RxXferCount = 0U;
 8011386:	0023      	movs	r3, r4
 8011388:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801138a:	220f      	movs	r2, #15
  huart->RxXferCount = 0U;
 801138c:	335e      	adds	r3, #94	; 0x5e
 801138e:	8018      	strh	r0, [r3, #0]
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8011390:	6823      	ldr	r3, [r4, #0]
 8011392:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011394:	6999      	ldr	r1, [r3, #24]
 8011396:	3a07      	subs	r2, #7
 8011398:	430a      	orrs	r2, r1
 801139a:	619a      	str	r2, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 801139c:	0023      	movs	r3, r4
 801139e:	2220      	movs	r2, #32
 80113a0:	338c      	adds	r3, #140	; 0x8c
 80113a2:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80113a4:	66e0      	str	r0, [r4, #108]	; 0x6c
  return HAL_OK;
 80113a6:	e7ed      	b.n	8011384 <HAL_UART_AbortReceive+0x94>
 80113a8:	fffffedf 	.word	0xfffffedf
 80113ac:	effffffe 	.word	0xeffffffe

080113b0 <HAL_UART_TxCpltCallback>:
 80113b0:	4770      	bx	lr

080113b2 <HAL_UART_ErrorCallback>:
 80113b2:	4770      	bx	lr

080113b4 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80113b4:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80113b6:	2300      	movs	r3, #0
 80113b8:	0002      	movs	r2, r0
{
 80113ba:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80113bc:	325e      	adds	r2, #94	; 0x5e
 80113be:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80113c0:	3a08      	subs	r2, #8
 80113c2:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80113c4:	f7ff fff5 	bl	80113b2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80113c8:	bd10      	pop	{r4, pc}

080113ca <HAL_UARTEx_RxEventCallback>:
}
 80113ca:	4770      	bx	lr

080113cc <HAL_UART_IRQHandler>:
{
 80113cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80113ce:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80113d0:	4dc0      	ldr	r5, [pc, #768]	; (80116d4 <HAL_UART_IRQHandler+0x308>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80113d2:	69cb      	ldr	r3, [r1, #28]
{
 80113d4:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80113d6:	680a      	ldr	r2, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80113d8:	6888      	ldr	r0, [r1, #8]
  if (errorflags == 0U)
 80113da:	422b      	tst	r3, r5
 80113dc:	d110      	bne.n	8011400 <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80113de:	2520      	movs	r5, #32
 80113e0:	422b      	tst	r3, r5
 80113e2:	d100      	bne.n	80113e6 <HAL_UART_IRQHandler+0x1a>
 80113e4:	e09a      	b.n	801151c <HAL_UART_IRQHandler+0x150>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80113e6:	2680      	movs	r6, #128	; 0x80
 80113e8:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80113ea:	4015      	ands	r5, r2
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80113ec:	4006      	ands	r6, r0
 80113ee:	4335      	orrs	r5, r6
 80113f0:	d100      	bne.n	80113f4 <HAL_UART_IRQHandler+0x28>
 80113f2:	e093      	b.n	801151c <HAL_UART_IRQHandler+0x150>
      if (huart->RxISR != NULL)
 80113f4:	6f63      	ldr	r3, [r4, #116]	; 0x74
      huart->TxISR(huart);
 80113f6:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d000      	beq.n	80113fe <HAL_UART_IRQHandler+0x32>
 80113fc:	e083      	b.n	8011506 <HAL_UART_IRQHandler+0x13a>
 80113fe:	e083      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8011400:	4db5      	ldr	r5, [pc, #724]	; (80116d8 <HAL_UART_IRQHandler+0x30c>)
 8011402:	4005      	ands	r5, r0
 8011404:	46ac      	mov	ip, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8011406:	4666      	mov	r6, ip
 8011408:	4db4      	ldr	r5, [pc, #720]	; (80116dc <HAL_UART_IRQHandler+0x310>)
 801140a:	4015      	ands	r5, r2
 801140c:	4335      	orrs	r5, r6
 801140e:	d100      	bne.n	8011412 <HAL_UART_IRQHandler+0x46>
 8011410:	e084      	b.n	801151c <HAL_UART_IRQHandler+0x150>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011412:	2501      	movs	r5, #1
 8011414:	422b      	tst	r3, r5
 8011416:	d007      	beq.n	8011428 <HAL_UART_IRQHandler+0x5c>
 8011418:	05d6      	lsls	r6, r2, #23
 801141a:	d505      	bpl.n	8011428 <HAL_UART_IRQHandler+0x5c>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801141c:	0026      	movs	r6, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801141e:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011420:	3690      	adds	r6, #144	; 0x90
 8011422:	6837      	ldr	r7, [r6, #0]
 8011424:	433d      	orrs	r5, r7
 8011426:	6035      	str	r5, [r6, #0]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011428:	0025      	movs	r5, r4
 801142a:	2602      	movs	r6, #2
 801142c:	3590      	adds	r5, #144	; 0x90
 801142e:	9501      	str	r5, [sp, #4]
 8011430:	4233      	tst	r3, r6
 8011432:	d007      	beq.n	8011444 <HAL_UART_IRQHandler+0x78>
 8011434:	07c5      	lsls	r5, r0, #31
 8011436:	d505      	bpl.n	8011444 <HAL_UART_IRQHandler+0x78>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011438:	9d01      	ldr	r5, [sp, #4]
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801143a:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801143c:	682f      	ldr	r7, [r5, #0]
 801143e:	19b6      	adds	r6, r6, r6
 8011440:	433e      	orrs	r6, r7
 8011442:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011444:	2604      	movs	r6, #4
 8011446:	4233      	tst	r3, r6
 8011448:	d009      	beq.n	801145e <HAL_UART_IRQHandler+0x92>
 801144a:	07c5      	lsls	r5, r0, #31
 801144c:	d507      	bpl.n	801145e <HAL_UART_IRQHandler+0x92>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801144e:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011450:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011452:	3790      	adds	r7, #144	; 0x90
 8011454:	683e      	ldr	r6, [r7, #0]
 8011456:	0035      	movs	r5, r6
 8011458:	2602      	movs	r6, #2
 801145a:	432e      	orrs	r6, r5
 801145c:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_ORE) != 0U)
 801145e:	2608      	movs	r6, #8
 8011460:	4233      	tst	r3, r6
 8011462:	d00a      	beq.n	801147a <HAL_UART_IRQHandler+0xae>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011464:	2720      	movs	r7, #32
 8011466:	4665      	mov	r5, ip
 8011468:	4017      	ands	r7, r2
 801146a:	432f      	orrs	r7, r5
 801146c:	d005      	beq.n	801147a <HAL_UART_IRQHandler+0xae>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801146e:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011470:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011472:	3790      	adds	r7, #144	; 0x90
 8011474:	683d      	ldr	r5, [r7, #0]
 8011476:	432e      	orrs	r6, r5
 8011478:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801147a:	2780      	movs	r7, #128	; 0x80
 801147c:	0026      	movs	r6, r4
 801147e:	013f      	lsls	r7, r7, #4
 8011480:	3690      	adds	r6, #144	; 0x90
 8011482:	423b      	tst	r3, r7
 8011484:	d006      	beq.n	8011494 <HAL_UART_IRQHandler+0xc8>
 8011486:	0155      	lsls	r5, r2, #5
 8011488:	d504      	bpl.n	8011494 <HAL_UART_IRQHandler+0xc8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801148a:	620f      	str	r7, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801148c:	2120      	movs	r1, #32
 801148e:	6837      	ldr	r7, [r6, #0]
 8011490:	4339      	orrs	r1, r7
 8011492:	6031      	str	r1, [r6, #0]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011494:	6831      	ldr	r1, [r6, #0]
 8011496:	2900      	cmp	r1, #0
 8011498:	d036      	beq.n	8011508 <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801149a:	2120      	movs	r1, #32
 801149c:	420b      	tst	r3, r1
 801149e:	d00a      	beq.n	80114b6 <HAL_UART_IRQHandler+0xea>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80114a0:	4011      	ands	r1, r2
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80114a2:	2280      	movs	r2, #128	; 0x80
 80114a4:	0552      	lsls	r2, r2, #21
 80114a6:	4010      	ands	r0, r2
 80114a8:	4301      	orrs	r1, r0
 80114aa:	d004      	beq.n	80114b6 <HAL_UART_IRQHandler+0xea>
        if (huart->RxISR != NULL)
 80114ac:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d001      	beq.n	80114b6 <HAL_UART_IRQHandler+0xea>
          huart->RxISR(huart);
 80114b2:	0020      	movs	r0, r4
 80114b4:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80114b6:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 80114b8:	9b01      	ldr	r3, [sp, #4]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80114ba:	2740      	movs	r7, #64	; 0x40
      errorcode = huart->ErrorCode;
 80114bc:	681b      	ldr	r3, [r3, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80114be:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80114c0:	2228      	movs	r2, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80114c2:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80114c4:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 80114c6:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80114c8:	431e      	orrs	r6, r3
 80114ca:	d022      	beq.n	8011512 <HAL_UART_IRQHandler+0x146>
        UART_EndRxTransfer(huart);
 80114cc:	f7ff fede 	bl	801128c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80114d0:	6823      	ldr	r3, [r4, #0]
 80114d2:	689b      	ldr	r3, [r3, #8]
 80114d4:	423b      	tst	r3, r7
 80114d6:	d018      	beq.n	801150a <HAL_UART_IRQHandler+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80114d8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80114dc:	2301      	movs	r3, #1
 80114de:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80114e2:	0025      	movs	r5, r4
 80114e4:	cd04      	ldmia	r5!, {r2}
 80114e6:	6893      	ldr	r3, [r2, #8]
 80114e8:	43bb      	bics	r3, r7
 80114ea:	6093      	str	r3, [r2, #8]
 80114ec:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 80114f0:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
 80114f2:	2800      	cmp	r0, #0
 80114f4:	d009      	beq.n	801150a <HAL_UART_IRQHandler+0x13e>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80114f6:	4b7a      	ldr	r3, [pc, #488]	; (80116e0 <HAL_UART_IRQHandler+0x314>)
 80114f8:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80114fa:	f7fe fc07 	bl	800fd0c <HAL_DMA_Abort_IT>
 80114fe:	2800      	cmp	r0, #0
 8011500:	d002      	beq.n	8011508 <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011502:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
 8011504:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8011506:	4798      	blx	r3
}
 8011508:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 801150a:	0020      	movs	r0, r4
 801150c:	f7ff ff51 	bl	80113b2 <HAL_UART_ErrorCallback>
 8011510:	e7fa      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
        HAL_UART_ErrorCallback(huart);
 8011512:	f7ff ff4e 	bl	80113b2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011516:	9b01      	ldr	r3, [sp, #4]
 8011518:	601e      	str	r6, [r3, #0]
 801151a:	e7f5      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801151c:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 801151e:	2d01      	cmp	r5, #1
 8011520:	d000      	beq.n	8011524 <HAL_UART_IRQHandler+0x158>
 8011522:	e09e      	b.n	8011662 <HAL_UART_IRQHandler+0x296>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8011524:	2610      	movs	r6, #16
 8011526:	4233      	tst	r3, r6
 8011528:	d100      	bne.n	801152c <HAL_UART_IRQHandler+0x160>
 801152a:	e09a      	b.n	8011662 <HAL_UART_IRQHandler+0x296>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 801152c:	4232      	tst	r2, r6
 801152e:	d100      	bne.n	8011532 <HAL_UART_IRQHandler+0x166>
 8011530:	e097      	b.n	8011662 <HAL_UART_IRQHandler+0x296>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011532:	620e      	str	r6, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011534:	688b      	ldr	r3, [r1, #8]
 8011536:	2240      	movs	r2, #64	; 0x40
 8011538:	0018      	movs	r0, r3
 801153a:	4010      	ands	r0, r2
 801153c:	4213      	tst	r3, r2
 801153e:	d056      	beq.n	80115ee <HAL_UART_IRQHandler+0x222>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8011540:	1d20      	adds	r0, r4, #4
 8011542:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8011544:	6819      	ldr	r1, [r3, #0]
 8011546:	684b      	ldr	r3, [r1, #4]
 8011548:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 801154a:	2b00      	cmp	r3, #0
 801154c:	d0dc      	beq.n	8011508 <HAL_UART_IRQHandler+0x13c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801154e:	0027      	movs	r7, r4
 8011550:	375c      	adds	r7, #92	; 0x5c
 8011552:	883f      	ldrh	r7, [r7, #0]
 8011554:	429f      	cmp	r7, r3
 8011556:	d9d7      	bls.n	8011508 <HAL_UART_IRQHandler+0x13c>
        huart->RxXferCount = nb_remaining_rx_data;
 8011558:	0027      	movs	r7, r4
 801155a:	375e      	adds	r7, #94	; 0x5e
 801155c:	803b      	strh	r3, [r7, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 801155e:	6809      	ldr	r1, [r1, #0]
 8011560:	2320      	movs	r3, #32
 8011562:	000f      	movs	r7, r1
 8011564:	401f      	ands	r7, r3
 8011566:	9701      	str	r7, [sp, #4]
 8011568:	4219      	tst	r1, r3
 801156a:	d132      	bne.n	80115d2 <HAL_UART_IRQHandler+0x206>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801156c:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011570:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011574:	6821      	ldr	r1, [r4, #0]
 8011576:	4e5b      	ldr	r6, [pc, #364]	; (80116e4 <HAL_UART_IRQHandler+0x318>)
 8011578:	6809      	ldr	r1, [r1, #0]
 801157a:	4031      	ands	r1, r6
 801157c:	6826      	ldr	r6, [r4, #0]
 801157e:	6031      	str	r1, [r6, #0]
 8011580:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011584:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011588:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801158c:	6827      	ldr	r7, [r4, #0]
 801158e:	68b9      	ldr	r1, [r7, #8]
 8011590:	43a9      	bics	r1, r5
 8011592:	60b9      	str	r1, [r7, #8]
 8011594:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011598:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801159c:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80115a0:	6827      	ldr	r7, [r4, #0]
 80115a2:	68b9      	ldr	r1, [r7, #8]
 80115a4:	4391      	bics	r1, r2
 80115a6:	60b9      	str	r1, [r7, #8]
 80115a8:	f38c 8810 	msr	PRIMASK, ip
          huart->RxState = HAL_UART_STATE_READY;
 80115ac:	0022      	movs	r2, r4
 80115ae:	328c      	adds	r2, #140	; 0x8c
 80115b0:	6013      	str	r3, [r2, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80115b2:	9b01      	ldr	r3, [sp, #4]
 80115b4:	66e3      	str	r3, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80115b6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80115ba:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80115be:	6822      	ldr	r2, [r4, #0]
 80115c0:	350f      	adds	r5, #15
 80115c2:	6813      	ldr	r3, [r2, #0]
 80115c4:	43ab      	bics	r3, r5
 80115c6:	6013      	str	r3, [r2, #0]
 80115c8:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 80115cc:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 80115ce:	f7fe fb65 	bl	800fc9c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80115d2:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80115d4:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80115d6:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80115d8:	0023      	movs	r3, r4
 80115da:	325c      	adds	r2, #92	; 0x5c
 80115dc:	335e      	adds	r3, #94	; 0x5e
 80115de:	881b      	ldrh	r3, [r3, #0]
 80115e0:	8811      	ldrh	r1, [r2, #0]
 80115e2:	1ac9      	subs	r1, r1, r3
 80115e4:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80115e6:	0020      	movs	r0, r4
 80115e8:	f7ff feef 	bl	80113ca <HAL_UARTEx_RxEventCallback>
 80115ec:	e78c      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80115ee:	0022      	movs	r2, r4
 80115f0:	325e      	adds	r2, #94	; 0x5e
 80115f2:	8813      	ldrh	r3, [r2, #0]
      if ((huart->RxXferCount > 0U)
 80115f4:	8812      	ldrh	r2, [r2, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80115f6:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 80115f8:	2a00      	cmp	r2, #0
 80115fa:	d100      	bne.n	80115fe <HAL_UART_IRQHandler+0x232>
 80115fc:	e784      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80115fe:	0022      	movs	r2, r4
 8011600:	325c      	adds	r2, #92	; 0x5c
 8011602:	8811      	ldrh	r1, [r2, #0]
 8011604:	1ac9      	subs	r1, r1, r3
 8011606:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8011608:	2900      	cmp	r1, #0
 801160a:	d100      	bne.n	801160e <HAL_UART_IRQHandler+0x242>
 801160c:	e77c      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801160e:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011612:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011616:	6822      	ldr	r2, [r4, #0]
 8011618:	4e33      	ldr	r6, [pc, #204]	; (80116e8 <HAL_UART_IRQHandler+0x31c>)
 801161a:	6813      	ldr	r3, [r2, #0]
 801161c:	4033      	ands	r3, r6
 801161e:	6013      	str	r3, [r2, #0]
 8011620:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011624:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011628:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801162c:	6822      	ldr	r2, [r4, #0]
 801162e:	4e2f      	ldr	r6, [pc, #188]	; (80116ec <HAL_UART_IRQHandler+0x320>)
 8011630:	6893      	ldr	r3, [r2, #8]
 8011632:	4033      	ands	r3, r6
 8011634:	6093      	str	r3, [r2, #8]
 8011636:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 801163a:	0023      	movs	r3, r4
 801163c:	2220      	movs	r2, #32
 801163e:	338c      	adds	r3, #140	; 0x8c
 8011640:	601a      	str	r2, [r3, #0]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011642:	66e0      	str	r0, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8011644:	6760      	str	r0, [r4, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011646:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801164a:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801164e:	2510      	movs	r5, #16
 8011650:	6822      	ldr	r2, [r4, #0]
 8011652:	6813      	ldr	r3, [r2, #0]
 8011654:	43ab      	bics	r3, r5
 8011656:	6013      	str	r3, [r2, #0]
 8011658:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801165c:	2302      	movs	r3, #2
 801165e:	6723      	str	r3, [r4, #112]	; 0x70
 8011660:	e7c1      	b.n	80115e6 <HAL_UART_IRQHandler+0x21a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8011662:	2580      	movs	r5, #128	; 0x80
 8011664:	036d      	lsls	r5, r5, #13
 8011666:	422b      	tst	r3, r5
 8011668:	d006      	beq.n	8011678 <HAL_UART_IRQHandler+0x2ac>
 801166a:	0246      	lsls	r6, r0, #9
 801166c:	d504      	bpl.n	8011678 <HAL_UART_IRQHandler+0x2ac>
    HAL_UARTEx_WakeupCallback(huart);
 801166e:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8011670:	620d      	str	r5, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8011672:	f000 ff31 	bl	80124d8 <HAL_UARTEx_WakeupCallback>
    return;
 8011676:	e747      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8011678:	2180      	movs	r1, #128	; 0x80
 801167a:	420b      	tst	r3, r1
 801167c:	d007      	beq.n	801168e <HAL_UART_IRQHandler+0x2c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801167e:	2580      	movs	r5, #128	; 0x80
 8011680:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8011682:	4011      	ands	r1, r2
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011684:	4028      	ands	r0, r5
 8011686:	4308      	orrs	r0, r1
 8011688:	d001      	beq.n	801168e <HAL_UART_IRQHandler+0x2c2>
    if (huart->TxISR != NULL)
 801168a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 801168c:	e6b3      	b.n	80113f6 <HAL_UART_IRQHandler+0x2a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801168e:	2140      	movs	r1, #64	; 0x40
 8011690:	420b      	tst	r3, r1
 8011692:	d016      	beq.n	80116c2 <HAL_UART_IRQHandler+0x2f6>
 8011694:	420a      	tst	r2, r1
 8011696:	d014      	beq.n	80116c2 <HAL_UART_IRQHandler+0x2f6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011698:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801169c:	2301      	movs	r3, #1
 801169e:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80116a2:	6822      	ldr	r2, [r4, #0]
 80116a4:	6813      	ldr	r3, [r2, #0]
 80116a6:	438b      	bics	r3, r1
 80116a8:	6013      	str	r3, [r2, #0]
 80116aa:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80116ae:	0023      	movs	r3, r4
 80116b0:	2220      	movs	r2, #32
 80116b2:	3388      	adds	r3, #136	; 0x88
 80116b4:	601a      	str	r2, [r3, #0]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80116b6:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80116b8:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 80116ba:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 80116bc:	f7ff fe78 	bl	80113b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80116c0:	e722      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80116c2:	0219      	lsls	r1, r3, #8
 80116c4:	d514      	bpl.n	80116f0 <HAL_UART_IRQHandler+0x324>
 80116c6:	0051      	lsls	r1, r2, #1
 80116c8:	d512      	bpl.n	80116f0 <HAL_UART_IRQHandler+0x324>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80116ca:	0020      	movs	r0, r4
 80116cc:	f000 ff06 	bl	80124dc <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 80116d0:	e71a      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
 80116d2:	46c0      	nop			; (mov r8, r8)
 80116d4:	0000080f 	.word	0x0000080f
 80116d8:	10000001 	.word	0x10000001
 80116dc:	04000120 	.word	0x04000120
 80116e0:	080113b5 	.word	0x080113b5
 80116e4:	fffffeff 	.word	0xfffffeff
 80116e8:	fffffedf 	.word	0xfffffedf
 80116ec:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80116f0:	01db      	lsls	r3, r3, #7
 80116f2:	d400      	bmi.n	80116f6 <HAL_UART_IRQHandler+0x32a>
 80116f4:	e708      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
 80116f6:	2a00      	cmp	r2, #0
 80116f8:	db00      	blt.n	80116fc <HAL_UART_IRQHandler+0x330>
 80116fa:	e705      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80116fc:	0020      	movs	r0, r4
 80116fe:	f000 feec 	bl	80124da <HAL_UARTEx_RxFifoFullCallback>
    return;
 8011702:	e701      	b.n	8011508 <HAL_UART_IRQHandler+0x13c>

08011704 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011704:	0001      	movs	r1, r0
 8011706:	318c      	adds	r1, #140	; 0x8c
 8011708:	680a      	ldr	r2, [r1, #0]
{
 801170a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801170c:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801170e:	2a22      	cmp	r2, #34	; 0x22
 8011710:	d160      	bne.n	80117d4 <UART_RxISR_8BIT+0xd0>
  uint16_t uhMask = huart->Mask;
 8011712:	0002      	movs	r2, r0
 8011714:	3260      	adds	r2, #96	; 0x60
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011718:	8812      	ldrh	r2, [r2, #0]
 801171a:	4013      	ands	r3, r2
 801171c:	6d82      	ldr	r2, [r0, #88]	; 0x58
 801171e:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 8011720:	0002      	movs	r2, r0
    huart->pRxBuffPtr++;
 8011722:	6d83      	ldr	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8011724:	325e      	adds	r2, #94	; 0x5e
    huart->pRxBuffPtr++;
 8011726:	3301      	adds	r3, #1
 8011728:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 801172a:	8813      	ldrh	r3, [r2, #0]
 801172c:	3b01      	subs	r3, #1
 801172e:	b29b      	uxth	r3, r3
 8011730:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8011732:	8813      	ldrh	r3, [r2, #0]
 8011734:	b29c      	uxth	r4, r3
 8011736:	2b00      	cmp	r3, #0
 8011738:	d148      	bne.n	80117cc <UART_RxISR_8BIT+0xc8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801173a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801173e:	3301      	adds	r3, #1
 8011740:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011744:	6805      	ldr	r5, [r0, #0]
 8011746:	4f26      	ldr	r7, [pc, #152]	; (80117e0 <UART_RxISR_8BIT+0xdc>)
 8011748:	682a      	ldr	r2, [r5, #0]
 801174a:	403a      	ands	r2, r7
 801174c:	602a      	str	r2, [r5, #0]
 801174e:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011752:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011756:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801175a:	6805      	ldr	r5, [r0, #0]
 801175c:	68aa      	ldr	r2, [r5, #8]
 801175e:	439a      	bics	r2, r3
 8011760:	60aa      	str	r2, [r5, #8]
 8011762:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011766:	2220      	movs	r2, #32
 8011768:	600a      	str	r2, [r1, #0]
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801176a:	6802      	ldr	r2, [r0, #0]
 801176c:	491d      	ldr	r1, [pc, #116]	; (80117e4 <UART_RxISR_8BIT+0xe0>)
      huart->RxISR = NULL;
 801176e:	6744      	str	r4, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011770:	6704      	str	r4, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011772:	428a      	cmp	r2, r1
 8011774:	d010      	beq.n	8011798 <UART_RxISR_8BIT+0x94>
 8011776:	491c      	ldr	r1, [pc, #112]	; (80117e8 <UART_RxISR_8BIT+0xe4>)
 8011778:	428a      	cmp	r2, r1
 801177a:	d00d      	beq.n	8011798 <UART_RxISR_8BIT+0x94>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801177c:	6852      	ldr	r2, [r2, #4]
 801177e:	0212      	lsls	r2, r2, #8
 8011780:	d50a      	bpl.n	8011798 <UART_RxISR_8BIT+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011782:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011786:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801178a:	6802      	ldr	r2, [r0, #0]
 801178c:	4c17      	ldr	r4, [pc, #92]	; (80117ec <UART_RxISR_8BIT+0xe8>)
 801178e:	6813      	ldr	r3, [r2, #0]
 8011790:	4023      	ands	r3, r4
 8011792:	6013      	str	r3, [r2, #0]
 8011794:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011798:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 801179a:	2b01      	cmp	r3, #1
 801179c:	d117      	bne.n	80117ce <UART_RxISR_8BIT+0xca>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801179e:	2200      	movs	r2, #0
 80117a0:	66c2      	str	r2, [r0, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80117a2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80117a6:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80117aa:	6801      	ldr	r1, [r0, #0]
 80117ac:	330f      	adds	r3, #15
 80117ae:	680a      	ldr	r2, [r1, #0]
 80117b0:	439a      	bics	r2, r3
 80117b2:	600a      	str	r2, [r1, #0]
 80117b4:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80117b8:	6802      	ldr	r2, [r0, #0]
 80117ba:	69d1      	ldr	r1, [r2, #28]
 80117bc:	4219      	tst	r1, r3
 80117be:	d000      	beq.n	80117c2 <UART_RxISR_8BIT+0xbe>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80117c0:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80117c2:	0003      	movs	r3, r0
 80117c4:	335c      	adds	r3, #92	; 0x5c
 80117c6:	8819      	ldrh	r1, [r3, #0]
 80117c8:	f7ff fdff 	bl	80113ca <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80117cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 80117ce:	f7fc fc9d 	bl	800e10c <HAL_UART_RxCpltCallback>
 80117d2:	e7fb      	b.n	80117cc <UART_RxISR_8BIT+0xc8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80117d4:	2208      	movs	r2, #8
 80117d6:	6999      	ldr	r1, [r3, #24]
 80117d8:	430a      	orrs	r2, r1
 80117da:	619a      	str	r2, [r3, #24]
}
 80117dc:	e7f6      	b.n	80117cc <UART_RxISR_8BIT+0xc8>
 80117de:	46c0      	nop			; (mov r8, r8)
 80117e0:	fffffedf 	.word	0xfffffedf
 80117e4:	40008000 	.word	0x40008000
 80117e8:	40008400 	.word	0x40008400
 80117ec:	fbffffff 	.word	0xfbffffff

080117f0 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80117f0:	0002      	movs	r2, r0
 80117f2:	328c      	adds	r2, #140	; 0x8c
 80117f4:	6811      	ldr	r1, [r2, #0]
{
 80117f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80117f8:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80117fa:	2922      	cmp	r1, #34	; 0x22
 80117fc:	d15f      	bne.n	80118be <UART_RxISR_16BIT+0xce>
  uint16_t uhMask = huart->Mask;
 80117fe:	0004      	movs	r4, r0
 8011800:	3460      	adds	r4, #96	; 0x60
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011802:	6a59      	ldr	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8011804:	8824      	ldrh	r4, [r4, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011806:	6d83      	ldr	r3, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8011808:	4021      	ands	r1, r4
 801180a:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 801180c:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 801180e:	3302      	adds	r3, #2
 8011810:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8011812:	315e      	adds	r1, #94	; 0x5e
 8011814:	880b      	ldrh	r3, [r1, #0]
 8011816:	3b01      	subs	r3, #1
 8011818:	b29b      	uxth	r3, r3
 801181a:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 801181c:	880b      	ldrh	r3, [r1, #0]
 801181e:	b29c      	uxth	r4, r3
 8011820:	2b00      	cmp	r3, #0
 8011822:	d148      	bne.n	80118b6 <UART_RxISR_16BIT+0xc6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011824:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011828:	3301      	adds	r3, #1
 801182a:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801182e:	6805      	ldr	r5, [r0, #0]
 8011830:	4f25      	ldr	r7, [pc, #148]	; (80118c8 <UART_RxISR_16BIT+0xd8>)
 8011832:	6829      	ldr	r1, [r5, #0]
 8011834:	4039      	ands	r1, r7
 8011836:	6029      	str	r1, [r5, #0]
 8011838:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801183c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011840:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011844:	6805      	ldr	r5, [r0, #0]
 8011846:	68a9      	ldr	r1, [r5, #8]
 8011848:	4399      	bics	r1, r3
 801184a:	60a9      	str	r1, [r5, #8]
 801184c:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011850:	2120      	movs	r1, #32
 8011852:	6011      	str	r1, [r2, #0]
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011854:	6802      	ldr	r2, [r0, #0]
 8011856:	491d      	ldr	r1, [pc, #116]	; (80118cc <UART_RxISR_16BIT+0xdc>)
      huart->RxISR = NULL;
 8011858:	6744      	str	r4, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801185a:	6704      	str	r4, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801185c:	428a      	cmp	r2, r1
 801185e:	d010      	beq.n	8011882 <UART_RxISR_16BIT+0x92>
 8011860:	491b      	ldr	r1, [pc, #108]	; (80118d0 <UART_RxISR_16BIT+0xe0>)
 8011862:	428a      	cmp	r2, r1
 8011864:	d00d      	beq.n	8011882 <UART_RxISR_16BIT+0x92>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011866:	6852      	ldr	r2, [r2, #4]
 8011868:	0212      	lsls	r2, r2, #8
 801186a:	d50a      	bpl.n	8011882 <UART_RxISR_16BIT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801186c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011870:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011874:	6802      	ldr	r2, [r0, #0]
 8011876:	4c17      	ldr	r4, [pc, #92]	; (80118d4 <UART_RxISR_16BIT+0xe4>)
 8011878:	6813      	ldr	r3, [r2, #0]
 801187a:	4023      	ands	r3, r4
 801187c:	6013      	str	r3, [r2, #0]
 801187e:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011882:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8011884:	2b01      	cmp	r3, #1
 8011886:	d117      	bne.n	80118b8 <UART_RxISR_16BIT+0xc8>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011888:	2200      	movs	r2, #0
 801188a:	66c2      	str	r2, [r0, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801188c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011890:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011894:	6801      	ldr	r1, [r0, #0]
 8011896:	330f      	adds	r3, #15
 8011898:	680a      	ldr	r2, [r1, #0]
 801189a:	439a      	bics	r2, r3
 801189c:	600a      	str	r2, [r1, #0]
 801189e:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80118a2:	6802      	ldr	r2, [r0, #0]
 80118a4:	69d1      	ldr	r1, [r2, #28]
 80118a6:	4219      	tst	r1, r3
 80118a8:	d000      	beq.n	80118ac <UART_RxISR_16BIT+0xbc>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80118aa:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80118ac:	0003      	movs	r3, r0
 80118ae:	335c      	adds	r3, #92	; 0x5c
 80118b0:	8819      	ldrh	r1, [r3, #0]
 80118b2:	f7ff fd8a 	bl	80113ca <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80118b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 80118b8:	f7fc fc28 	bl	800e10c <HAL_UART_RxCpltCallback>
 80118bc:	e7fb      	b.n	80118b6 <UART_RxISR_16BIT+0xc6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80118be:	2208      	movs	r2, #8
 80118c0:	6999      	ldr	r1, [r3, #24]
 80118c2:	430a      	orrs	r2, r1
 80118c4:	619a      	str	r2, [r3, #24]
}
 80118c6:	e7f6      	b.n	80118b6 <UART_RxISR_16BIT+0xc6>
 80118c8:	fffffedf 	.word	0xfffffedf
 80118cc:	40008000 	.word	0x40008000
 80118d0:	40008400 	.word	0x40008400
 80118d4:	fbffffff 	.word	0xfbffffff

080118d8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80118d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80118da:	6803      	ldr	r3, [r0, #0]
{
 80118dc:	b085      	sub	sp, #20
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80118de:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80118e0:	681a      	ldr	r2, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80118e2:	689e      	ldr	r6, [r3, #8]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80118e4:	9202      	str	r2, [sp, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80118e6:	0002      	movs	r2, r0
 80118e8:	328c      	adds	r2, #140	; 0x8c
 80118ea:	6812      	ldr	r2, [r2, #0]
{
 80118ec:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80118ee:	2a22      	cmp	r2, #34	; 0x22
 80118f0:	d000      	beq.n	80118f4 <UART_RxISR_8BIT_FIFOEN+0x1c>
 80118f2:	e0cf      	b.n	8011a94 <UART_RxISR_8BIT_FIFOEN+0x1bc>
  uint16_t  uhMask = huart->Mask;
 80118f4:	0003      	movs	r3, r0
 80118f6:	3360      	adds	r3, #96	; 0x60
 80118f8:	881b      	ldrh	r3, [r3, #0]
 80118fa:	9301      	str	r3, [sp, #4]
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80118fc:	0003      	movs	r3, r0
 80118fe:	3368      	adds	r3, #104	; 0x68
 8011900:	881b      	ldrh	r3, [r3, #0]
 8011902:	9303      	str	r3, [sp, #12]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011904:	0022      	movs	r2, r4
 8011906:	9b03      	ldr	r3, [sp, #12]
 8011908:	325e      	adds	r2, #94	; 0x5e
 801190a:	2b00      	cmp	r3, #0
 801190c:	d002      	beq.n	8011914 <UART_RxISR_8BIT_FIFOEN+0x3c>
 801190e:	2320      	movs	r3, #32
 8011910:	421d      	tst	r5, r3
 8011912:	d123      	bne.n	801195c <UART_RxISR_8BIT_FIFOEN+0x84>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011914:	8813      	ldrh	r3, [r2, #0]
 8011916:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011918:	2b00      	cmp	r3, #0
 801191a:	d01d      	beq.n	8011958 <UART_RxISR_8BIT_FIFOEN+0x80>
 801191c:	0023      	movs	r3, r4
 801191e:	3368      	adds	r3, #104	; 0x68
 8011920:	881b      	ldrh	r3, [r3, #0]
 8011922:	4293      	cmp	r3, r2
 8011924:	d918      	bls.n	8011958 <UART_RxISR_8BIT_FIFOEN+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011926:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801192a:	2201      	movs	r2, #1
 801192c:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011930:	6821      	ldr	r1, [r4, #0]
 8011932:	4d5b      	ldr	r5, [pc, #364]	; (8011aa0 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8011934:	688b      	ldr	r3, [r1, #8]
 8011936:	402b      	ands	r3, r5
 8011938:	608b      	str	r3, [r1, #8]
 801193a:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 801193e:	4b59      	ldr	r3, [pc, #356]	; (8011aa4 <UART_RxISR_8BIT_FIFOEN+0x1cc>)
 8011940:	6763      	str	r3, [r4, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011942:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011946:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801194a:	2320      	movs	r3, #32
 801194c:	6822      	ldr	r2, [r4, #0]
 801194e:	6810      	ldr	r0, [r2, #0]
 8011950:	4303      	orrs	r3, r0
 8011952:	6013      	str	r3, [r2, #0]
 8011954:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011958:	b005      	add	sp, #20
 801195a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801195c:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801195e:	9901      	ldr	r1, [sp, #4]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011962:	400b      	ands	r3, r1
 8011964:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8011966:	700b      	strb	r3, [r1, #0]
      huart->pRxBuffPtr++;
 8011968:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801196a:	3301      	adds	r3, #1
 801196c:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 801196e:	8813      	ldrh	r3, [r2, #0]
 8011970:	3b01      	subs	r3, #1
 8011972:	b29b      	uxth	r3, r3
 8011974:	8013      	strh	r3, [r2, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011976:	2307      	movs	r3, #7
      isrflags = READ_REG(huart->Instance->ISR);
 8011978:	6822      	ldr	r2, [r4, #0]
 801197a:	69d5      	ldr	r5, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801197c:	421d      	tst	r5, r3
 801197e:	d02d      	beq.n	80119dc <UART_RxISR_8BIT_FIFOEN+0x104>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011980:	3b06      	subs	r3, #6
 8011982:	421d      	tst	r5, r3
 8011984:	d008      	beq.n	8011998 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8011986:	9902      	ldr	r1, [sp, #8]
 8011988:	05c9      	lsls	r1, r1, #23
 801198a:	d505      	bpl.n	8011998 <UART_RxISR_8BIT_FIFOEN+0xc0>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801198c:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801198e:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011990:	3190      	adds	r1, #144	; 0x90
 8011992:	6808      	ldr	r0, [r1, #0]
 8011994:	4303      	orrs	r3, r0
 8011996:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011998:	2302      	movs	r3, #2
 801199a:	421d      	tst	r5, r3
 801199c:	d008      	beq.n	80119b0 <UART_RxISR_8BIT_FIFOEN+0xd8>
 801199e:	07f1      	lsls	r1, r6, #31
 80119a0:	d506      	bpl.n	80119b0 <UART_RxISR_8BIT_FIFOEN+0xd8>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80119a2:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80119a4:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80119a6:	3190      	adds	r1, #144	; 0x90
 80119a8:	6808      	ldr	r0, [r1, #0]
 80119aa:	18db      	adds	r3, r3, r3
 80119ac:	4303      	orrs	r3, r0
 80119ae:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80119b0:	2304      	movs	r3, #4
 80119b2:	421d      	tst	r5, r3
 80119b4:	d008      	beq.n	80119c8 <UART_RxISR_8BIT_FIFOEN+0xf0>
 80119b6:	07f1      	lsls	r1, r6, #31
 80119b8:	d506      	bpl.n	80119c8 <UART_RxISR_8BIT_FIFOEN+0xf0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80119ba:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80119bc:	0022      	movs	r2, r4
 80119be:	3290      	adds	r2, #144	; 0x90
 80119c0:	6811      	ldr	r1, [r2, #0]
 80119c2:	3b02      	subs	r3, #2
 80119c4:	430b      	orrs	r3, r1
 80119c6:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80119c8:	0027      	movs	r7, r4
 80119ca:	3790      	adds	r7, #144	; 0x90
 80119cc:	683b      	ldr	r3, [r7, #0]
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d004      	beq.n	80119dc <UART_RxISR_8BIT_FIFOEN+0x104>
          HAL_UART_ErrorCallback(huart);
 80119d2:	0020      	movs	r0, r4
 80119d4:	f7ff fced 	bl	80113b2 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80119d8:	2300      	movs	r3, #0
 80119da:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 80119dc:	0023      	movs	r3, r4
 80119de:	335e      	adds	r3, #94	; 0x5e
 80119e0:	881b      	ldrh	r3, [r3, #0]
 80119e2:	b299      	uxth	r1, r3
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d000      	beq.n	80119ea <UART_RxISR_8BIT_FIFOEN+0x112>
 80119e8:	e78c      	b.n	8011904 <UART_RxISR_8BIT_FIFOEN+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80119ea:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80119ee:	3301      	adds	r3, #1
 80119f0:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80119f4:	6820      	ldr	r0, [r4, #0]
 80119f6:	4b2c      	ldr	r3, [pc, #176]	; (8011aa8 <UART_RxISR_8BIT_FIFOEN+0x1d0>)
 80119f8:	6802      	ldr	r2, [r0, #0]
 80119fa:	401a      	ands	r2, r3
 80119fc:	6002      	str	r2, [r0, #0]
 80119fe:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011a02:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a06:	3303      	adds	r3, #3
 8011a08:	33ff      	adds	r3, #255	; 0xff
 8011a0a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011a0e:	6820      	ldr	r0, [r4, #0]
 8011a10:	4b26      	ldr	r3, [pc, #152]	; (8011aac <UART_RxISR_8BIT_FIFOEN+0x1d4>)
 8011a12:	6882      	ldr	r2, [r0, #8]
 8011a14:	401a      	ands	r2, r3
 8011a16:	6082      	str	r2, [r0, #8]
 8011a18:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8011a1c:	0022      	movs	r2, r4
 8011a1e:	2320      	movs	r3, #32
 8011a20:	328c      	adds	r2, #140	; 0x8c
 8011a22:	6013      	str	r3, [r2, #0]
        huart->RxISR = NULL;
 8011a24:	6761      	str	r1, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011a26:	6721      	str	r1, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011a28:	6822      	ldr	r2, [r4, #0]
 8011a2a:	4921      	ldr	r1, [pc, #132]	; (8011ab0 <UART_RxISR_8BIT_FIFOEN+0x1d8>)
 8011a2c:	428a      	cmp	r2, r1
 8011a2e:	d011      	beq.n	8011a54 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8011a30:	4920      	ldr	r1, [pc, #128]	; (8011ab4 <UART_RxISR_8BIT_FIFOEN+0x1dc>)
 8011a32:	428a      	cmp	r2, r1
 8011a34:	d00e      	beq.n	8011a54 <UART_RxISR_8BIT_FIFOEN+0x17c>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011a36:	6852      	ldr	r2, [r2, #4]
 8011a38:	0213      	lsls	r3, r2, #8
 8011a3a:	d50b      	bpl.n	8011a54 <UART_RxISR_8BIT_FIFOEN+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011a3c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a40:	2301      	movs	r3, #1
 8011a42:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011a46:	6822      	ldr	r2, [r4, #0]
 8011a48:	481b      	ldr	r0, [pc, #108]	; (8011ab8 <UART_RxISR_8BIT_FIFOEN+0x1e0>)
 8011a4a:	6813      	ldr	r3, [r2, #0]
 8011a4c:	4003      	ands	r3, r0
 8011a4e:	6013      	str	r3, [r2, #0]
 8011a50:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011a54:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011a56:	2b01      	cmp	r3, #1
 8011a58:	d118      	bne.n	8011a8c <UART_RxISR_8BIT_FIFOEN+0x1b4>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011a5a:	2200      	movs	r2, #0
 8011a5c:	66e2      	str	r2, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011a5e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a62:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011a66:	6821      	ldr	r1, [r4, #0]
 8011a68:	330f      	adds	r3, #15
 8011a6a:	680a      	ldr	r2, [r1, #0]
 8011a6c:	439a      	bics	r2, r3
 8011a6e:	600a      	str	r2, [r1, #0]
 8011a70:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011a74:	6822      	ldr	r2, [r4, #0]
 8011a76:	69d1      	ldr	r1, [r2, #28]
 8011a78:	4219      	tst	r1, r3
 8011a7a:	d000      	beq.n	8011a7e <UART_RxISR_8BIT_FIFOEN+0x1a6>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011a7c:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011a7e:	0023      	movs	r3, r4
 8011a80:	335c      	adds	r3, #92	; 0x5c
 8011a82:	0020      	movs	r0, r4
 8011a84:	8819      	ldrh	r1, [r3, #0]
 8011a86:	f7ff fca0 	bl	80113ca <HAL_UARTEx_RxEventCallback>
 8011a8a:	e73b      	b.n	8011904 <UART_RxISR_8BIT_FIFOEN+0x2c>
          HAL_UART_RxCpltCallback(huart);
 8011a8c:	0020      	movs	r0, r4
 8011a8e:	f7fc fb3d 	bl	800e10c <HAL_UART_RxCpltCallback>
 8011a92:	e737      	b.n	8011904 <UART_RxISR_8BIT_FIFOEN+0x2c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011a94:	2208      	movs	r2, #8
 8011a96:	6999      	ldr	r1, [r3, #24]
 8011a98:	430a      	orrs	r2, r1
 8011a9a:	619a      	str	r2, [r3, #24]
}
 8011a9c:	e75c      	b.n	8011958 <UART_RxISR_8BIT_FIFOEN+0x80>
 8011a9e:	46c0      	nop			; (mov r8, r8)
 8011aa0:	efffffff 	.word	0xefffffff
 8011aa4:	08011705 	.word	0x08011705
 8011aa8:	fffffeff 	.word	0xfffffeff
 8011aac:	effffffe 	.word	0xeffffffe
 8011ab0:	40008000 	.word	0x40008000
 8011ab4:	40008400 	.word	0x40008400
 8011ab8:	fbffffff 	.word	0xfbffffff

08011abc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011abc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011abe:	6803      	ldr	r3, [r0, #0]
{
 8011ac0:	b085      	sub	sp, #20
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011ac2:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011ac4:	681a      	ldr	r2, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011ac6:	689e      	ldr	r6, [r3, #8]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011ac8:	9202      	str	r2, [sp, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011aca:	0002      	movs	r2, r0
 8011acc:	328c      	adds	r2, #140	; 0x8c
 8011ace:	6812      	ldr	r2, [r2, #0]
{
 8011ad0:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011ad2:	2a22      	cmp	r2, #34	; 0x22
 8011ad4:	d000      	beq.n	8011ad8 <UART_RxISR_16BIT_FIFOEN+0x1c>
 8011ad6:	e0cd      	b.n	8011c74 <UART_RxISR_16BIT_FIFOEN+0x1b8>
  uint16_t  uhMask = huart->Mask;
 8011ad8:	0003      	movs	r3, r0
 8011ada:	3360      	adds	r3, #96	; 0x60
 8011adc:	881b      	ldrh	r3, [r3, #0]
 8011ade:	9301      	str	r3, [sp, #4]
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011ae0:	0003      	movs	r3, r0
 8011ae2:	3368      	adds	r3, #104	; 0x68
 8011ae4:	881b      	ldrh	r3, [r3, #0]
 8011ae6:	9303      	str	r3, [sp, #12]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011ae8:	0021      	movs	r1, r4
 8011aea:	9b03      	ldr	r3, [sp, #12]
 8011aec:	315e      	adds	r1, #94	; 0x5e
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d002      	beq.n	8011af8 <UART_RxISR_16BIT_FIFOEN+0x3c>
 8011af2:	2320      	movs	r3, #32
 8011af4:	421d      	tst	r5, r3
 8011af6:	d123      	bne.n	8011b40 <UART_RxISR_16BIT_FIFOEN+0x84>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011af8:	880b      	ldrh	r3, [r1, #0]
 8011afa:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d01d      	beq.n	8011b3c <UART_RxISR_16BIT_FIFOEN+0x80>
 8011b00:	0023      	movs	r3, r4
 8011b02:	3368      	adds	r3, #104	; 0x68
 8011b04:	881b      	ldrh	r3, [r3, #0]
 8011b06:	4293      	cmp	r3, r2
 8011b08:	d918      	bls.n	8011b3c <UART_RxISR_16BIT_FIFOEN+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b0a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b0e:	2201      	movs	r2, #1
 8011b10:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011b14:	6821      	ldr	r1, [r4, #0]
 8011b16:	4d5a      	ldr	r5, [pc, #360]	; (8011c80 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8011b18:	688b      	ldr	r3, [r1, #8]
 8011b1a:	402b      	ands	r3, r5
 8011b1c:	608b      	str	r3, [r1, #8]
 8011b1e:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8011b22:	4b58      	ldr	r3, [pc, #352]	; (8011c84 <UART_RxISR_16BIT_FIFOEN+0x1c8>)
 8011b24:	6763      	str	r3, [r4, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b26:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b2a:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011b2e:	2320      	movs	r3, #32
 8011b30:	6822      	ldr	r2, [r4, #0]
 8011b32:	6810      	ldr	r0, [r2, #0]
 8011b34:	4303      	orrs	r3, r0
 8011b36:	6013      	str	r3, [r2, #0]
 8011b38:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011b3c:	b005      	add	sp, #20
 8011b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011b40:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 8011b42:	9d01      	ldr	r5, [sp, #4]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011b44:	6a58      	ldr	r0, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011b46:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8011b48:	4028      	ands	r0, r5
 8011b4a:	8010      	strh	r0, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8011b4c:	3202      	adds	r2, #2
 8011b4e:	65a2      	str	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8011b50:	880a      	ldrh	r2, [r1, #0]
 8011b52:	3a01      	subs	r2, #1
 8011b54:	b292      	uxth	r2, r2
 8011b56:	800a      	strh	r2, [r1, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011b58:	2207      	movs	r2, #7
      isrflags = READ_REG(huart->Instance->ISR);
 8011b5a:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011b5c:	4215      	tst	r5, r2
 8011b5e:	d02d      	beq.n	8011bbc <UART_RxISR_16BIT_FIFOEN+0x100>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011b60:	3a06      	subs	r2, #6
 8011b62:	4215      	tst	r5, r2
 8011b64:	d008      	beq.n	8011b78 <UART_RxISR_16BIT_FIFOEN+0xbc>
 8011b66:	9902      	ldr	r1, [sp, #8]
 8011b68:	05c9      	lsls	r1, r1, #23
 8011b6a:	d505      	bpl.n	8011b78 <UART_RxISR_16BIT_FIFOEN+0xbc>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011b6c:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011b6e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011b70:	3190      	adds	r1, #144	; 0x90
 8011b72:	6808      	ldr	r0, [r1, #0]
 8011b74:	4302      	orrs	r2, r0
 8011b76:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011b78:	2202      	movs	r2, #2
 8011b7a:	4215      	tst	r5, r2
 8011b7c:	d008      	beq.n	8011b90 <UART_RxISR_16BIT_FIFOEN+0xd4>
 8011b7e:	07f1      	lsls	r1, r6, #31
 8011b80:	d506      	bpl.n	8011b90 <UART_RxISR_16BIT_FIFOEN+0xd4>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011b82:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011b84:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011b86:	3190      	adds	r1, #144	; 0x90
 8011b88:	6808      	ldr	r0, [r1, #0]
 8011b8a:	1892      	adds	r2, r2, r2
 8011b8c:	4302      	orrs	r2, r0
 8011b8e:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011b90:	2204      	movs	r2, #4
 8011b92:	4215      	tst	r5, r2
 8011b94:	d008      	beq.n	8011ba8 <UART_RxISR_16BIT_FIFOEN+0xec>
 8011b96:	07f1      	lsls	r1, r6, #31
 8011b98:	d506      	bpl.n	8011ba8 <UART_RxISR_16BIT_FIFOEN+0xec>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011b9a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011b9c:	0022      	movs	r2, r4
 8011b9e:	2302      	movs	r3, #2
 8011ba0:	3290      	adds	r2, #144	; 0x90
 8011ba2:	6811      	ldr	r1, [r2, #0]
 8011ba4:	430b      	orrs	r3, r1
 8011ba6:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011ba8:	0027      	movs	r7, r4
 8011baa:	3790      	adds	r7, #144	; 0x90
 8011bac:	683b      	ldr	r3, [r7, #0]
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d004      	beq.n	8011bbc <UART_RxISR_16BIT_FIFOEN+0x100>
          HAL_UART_ErrorCallback(huart);
 8011bb2:	0020      	movs	r0, r4
 8011bb4:	f7ff fbfd 	bl	80113b2 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011bb8:	2300      	movs	r3, #0
 8011bba:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8011bbc:	0023      	movs	r3, r4
 8011bbe:	335e      	adds	r3, #94	; 0x5e
 8011bc0:	881b      	ldrh	r3, [r3, #0]
 8011bc2:	b299      	uxth	r1, r3
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d000      	beq.n	8011bca <UART_RxISR_16BIT_FIFOEN+0x10e>
 8011bc8:	e78e      	b.n	8011ae8 <UART_RxISR_16BIT_FIFOEN+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011bca:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011bce:	3301      	adds	r3, #1
 8011bd0:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011bd4:	6820      	ldr	r0, [r4, #0]
 8011bd6:	4b2c      	ldr	r3, [pc, #176]	; (8011c88 <UART_RxISR_16BIT_FIFOEN+0x1cc>)
 8011bd8:	6802      	ldr	r2, [r0, #0]
 8011bda:	401a      	ands	r2, r3
 8011bdc:	6002      	str	r2, [r0, #0]
 8011bde:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011be2:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011be6:	3303      	adds	r3, #3
 8011be8:	33ff      	adds	r3, #255	; 0xff
 8011bea:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011bee:	6820      	ldr	r0, [r4, #0]
 8011bf0:	4b26      	ldr	r3, [pc, #152]	; (8011c8c <UART_RxISR_16BIT_FIFOEN+0x1d0>)
 8011bf2:	6882      	ldr	r2, [r0, #8]
 8011bf4:	401a      	ands	r2, r3
 8011bf6:	6082      	str	r2, [r0, #8]
 8011bf8:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8011bfc:	0022      	movs	r2, r4
 8011bfe:	2320      	movs	r3, #32
 8011c00:	328c      	adds	r2, #140	; 0x8c
 8011c02:	6013      	str	r3, [r2, #0]
        huart->RxISR = NULL;
 8011c04:	6761      	str	r1, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011c06:	6721      	str	r1, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011c08:	6822      	ldr	r2, [r4, #0]
 8011c0a:	4921      	ldr	r1, [pc, #132]	; (8011c90 <UART_RxISR_16BIT_FIFOEN+0x1d4>)
 8011c0c:	428a      	cmp	r2, r1
 8011c0e:	d011      	beq.n	8011c34 <UART_RxISR_16BIT_FIFOEN+0x178>
 8011c10:	4920      	ldr	r1, [pc, #128]	; (8011c94 <UART_RxISR_16BIT_FIFOEN+0x1d8>)
 8011c12:	428a      	cmp	r2, r1
 8011c14:	d00e      	beq.n	8011c34 <UART_RxISR_16BIT_FIFOEN+0x178>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011c16:	6852      	ldr	r2, [r2, #4]
 8011c18:	0213      	lsls	r3, r2, #8
 8011c1a:	d50b      	bpl.n	8011c34 <UART_RxISR_16BIT_FIFOEN+0x178>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011c1c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011c20:	2301      	movs	r3, #1
 8011c22:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011c26:	6822      	ldr	r2, [r4, #0]
 8011c28:	481b      	ldr	r0, [pc, #108]	; (8011c98 <UART_RxISR_16BIT_FIFOEN+0x1dc>)
 8011c2a:	6813      	ldr	r3, [r2, #0]
 8011c2c:	4003      	ands	r3, r0
 8011c2e:	6013      	str	r3, [r2, #0]
 8011c30:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011c34:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011c36:	2b01      	cmp	r3, #1
 8011c38:	d118      	bne.n	8011c6c <UART_RxISR_16BIT_FIFOEN+0x1b0>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011c3a:	2200      	movs	r2, #0
 8011c3c:	66e2      	str	r2, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011c3e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011c42:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c46:	6821      	ldr	r1, [r4, #0]
 8011c48:	330f      	adds	r3, #15
 8011c4a:	680a      	ldr	r2, [r1, #0]
 8011c4c:	439a      	bics	r2, r3
 8011c4e:	600a      	str	r2, [r1, #0]
 8011c50:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011c54:	6822      	ldr	r2, [r4, #0]
 8011c56:	69d1      	ldr	r1, [r2, #28]
 8011c58:	4219      	tst	r1, r3
 8011c5a:	d000      	beq.n	8011c5e <UART_RxISR_16BIT_FIFOEN+0x1a2>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011c5c:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011c5e:	0023      	movs	r3, r4
 8011c60:	335c      	adds	r3, #92	; 0x5c
 8011c62:	0020      	movs	r0, r4
 8011c64:	8819      	ldrh	r1, [r3, #0]
 8011c66:	f7ff fbb0 	bl	80113ca <HAL_UARTEx_RxEventCallback>
 8011c6a:	e73d      	b.n	8011ae8 <UART_RxISR_16BIT_FIFOEN+0x2c>
          HAL_UART_RxCpltCallback(huart);
 8011c6c:	0020      	movs	r0, r4
 8011c6e:	f7fc fa4d 	bl	800e10c <HAL_UART_RxCpltCallback>
 8011c72:	e739      	b.n	8011ae8 <UART_RxISR_16BIT_FIFOEN+0x2c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011c74:	2208      	movs	r2, #8
 8011c76:	6999      	ldr	r1, [r3, #24]
 8011c78:	430a      	orrs	r2, r1
 8011c7a:	619a      	str	r2, [r3, #24]
}
 8011c7c:	e75e      	b.n	8011b3c <UART_RxISR_16BIT_FIFOEN+0x80>
 8011c7e:	46c0      	nop			; (mov r8, r8)
 8011c80:	efffffff 	.word	0xefffffff
 8011c84:	080117f1 	.word	0x080117f1
 8011c88:	fffffeff 	.word	0xfffffeff
 8011c8c:	effffffe 	.word	0xeffffffe
 8011c90:	40008000 	.word	0x40008000
 8011c94:	40008400 	.word	0x40008400
 8011c98:	fbffffff 	.word	0xfbffffff

08011c9c <UART_SetConfig>:
{
 8011c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c9e:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011ca0:	6925      	ldr	r5, [r4, #16]
 8011ca2:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8011ca4:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011ca6:	4329      	orrs	r1, r5
 8011ca8:	6965      	ldr	r5, [r4, #20]
 8011caa:	69c2      	ldr	r2, [r0, #28]
 8011cac:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011cae:	6818      	ldr	r0, [r3, #0]
 8011cb0:	4d9e      	ldr	r5, [pc, #632]	; (8011f2c <UART_SetConfig+0x290>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011cb2:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011cb4:	4028      	ands	r0, r5
 8011cb6:	4301      	orrs	r1, r0
 8011cb8:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011cba:	6859      	ldr	r1, [r3, #4]
 8011cbc:	489c      	ldr	r0, [pc, #624]	; (8011f30 <UART_SetConfig+0x294>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011cbe:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011cc0:	4001      	ands	r1, r0
 8011cc2:	68e0      	ldr	r0, [r4, #12]
 8011cc4:	4301      	orrs	r1, r0
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011cc6:	489b      	ldr	r0, [pc, #620]	; (8011f34 <UART_SetConfig+0x298>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011cc8:	6059      	str	r1, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011cca:	4283      	cmp	r3, r0
 8011ccc:	d004      	beq.n	8011cd8 <UART_SetConfig+0x3c>
 8011cce:	499a      	ldr	r1, [pc, #616]	; (8011f38 <UART_SetConfig+0x29c>)
 8011cd0:	428b      	cmp	r3, r1
 8011cd2:	d001      	beq.n	8011cd8 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 8011cd4:	6a21      	ldr	r1, [r4, #32]
 8011cd6:	430d      	orrs	r5, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011cd8:	6899      	ldr	r1, [r3, #8]
 8011cda:	4e98      	ldr	r6, [pc, #608]	; (8011f3c <UART_SetConfig+0x2a0>)
 8011cdc:	4031      	ands	r1, r6
 8011cde:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011ce0:	250f      	movs	r5, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011ce2:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011ce4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8011ce6:	43a9      	bics	r1, r5
 8011ce8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011cea:	4329      	orrs	r1, r5
 8011cec:	62d9      	str	r1, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011cee:	4994      	ldr	r1, [pc, #592]	; (8011f40 <UART_SetConfig+0x2a4>)
 8011cf0:	428b      	cmp	r3, r1
 8011cf2:	d116      	bne.n	8011d22 <UART_SetConfig+0x86>
 8011cf4:	2103      	movs	r1, #3
 8011cf6:	4b93      	ldr	r3, [pc, #588]	; (8011f44 <UART_SetConfig+0x2a8>)
 8011cf8:	2000      	movs	r0, #0
 8011cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011cfc:	400b      	ands	r3, r1
 8011cfe:	3b01      	subs	r3, #1
 8011d00:	4991      	ldr	r1, [pc, #580]	; (8011f48 <UART_SetConfig+0x2ac>)
 8011d02:	2b02      	cmp	r3, #2
 8011d04:	d915      	bls.n	8011d32 <UART_SetConfig+0x96>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011d06:	2380      	movs	r3, #128	; 0x80
 8011d08:	021b      	lsls	r3, r3, #8
 8011d0a:	429a      	cmp	r2, r3
 8011d0c:	d000      	beq.n	8011d10 <UART_SetConfig+0x74>
 8011d0e:	e0a7      	b.n	8011e60 <UART_SetConfig+0x1c4>
    switch (clocksource)
 8011d10:	2808      	cmp	r0, #8
 8011d12:	d821      	bhi.n	8011d58 <UART_SetConfig+0xbc>
 8011d14:	f7f2 f854 	bl	8003dc0 <__gnu_thumb1_case_uqi>
 8011d18:	20a220dd 	.word	0x20a220dd
 8011d1c:	202020d0 	.word	0x202020d0
 8011d20:	e2          	.byte	0xe2
 8011d21:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011d22:	498a      	ldr	r1, [pc, #552]	; (8011f4c <UART_SetConfig+0x2b0>)
 8011d24:	428b      	cmp	r3, r1
 8011d26:	d106      	bne.n	8011d36 <UART_SetConfig+0x9a>
 8011d28:	210c      	movs	r1, #12
 8011d2a:	4b86      	ldr	r3, [pc, #536]	; (8011f44 <UART_SetConfig+0x2a8>)
 8011d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d2e:	400b      	ands	r3, r1
 8011d30:	4987      	ldr	r1, [pc, #540]	; (8011f50 <UART_SetConfig+0x2b4>)
 8011d32:	5cc8      	ldrb	r0, [r1, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8011d34:	e7e7      	b.n	8011d06 <UART_SetConfig+0x6a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011d36:	4987      	ldr	r1, [pc, #540]	; (8011f54 <UART_SetConfig+0x2b8>)
 8011d38:	428b      	cmp	r3, r1
 8011d3a:	d117      	bne.n	8011d6c <UART_SetConfig+0xd0>
 8011d3c:	2030      	movs	r0, #48	; 0x30
 8011d3e:	4981      	ldr	r1, [pc, #516]	; (8011f44 <UART_SetConfig+0x2a8>)
 8011d40:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8011d42:	4001      	ands	r1, r0
 8011d44:	2920      	cmp	r1, #32
 8011d46:	d100      	bne.n	8011d4a <UART_SetConfig+0xae>
 8011d48:	e0b9      	b.n	8011ebe <UART_SetConfig+0x222>
 8011d4a:	d807      	bhi.n	8011d5c <UART_SetConfig+0xc0>
 8011d4c:	2900      	cmp	r1, #0
 8011d4e:	d100      	bne.n	8011d52 <UART_SetConfig+0xb6>
 8011d50:	e0e2      	b.n	8011f18 <UART_SetConfig+0x27c>
 8011d52:	2910      	cmp	r1, #16
 8011d54:	d100      	bne.n	8011d58 <UART_SetConfig+0xbc>
 8011d56:	e0ab      	b.n	8011eb0 <UART_SetConfig+0x214>
    switch (clocksource)
 8011d58:	2001      	movs	r0, #1
 8011d5a:	e04b      	b.n	8011df4 <UART_SetConfig+0x158>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011d5c:	2930      	cmp	r1, #48	; 0x30
 8011d5e:	d1fb      	bne.n	8011d58 <UART_SetConfig+0xbc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011d60:	2080      	movs	r0, #128	; 0x80
 8011d62:	0200      	lsls	r0, r0, #8
 8011d64:	4282      	cmp	r2, r0
 8011d66:	d000      	beq.n	8011d6a <UART_SetConfig+0xce>
 8011d68:	e08a      	b.n	8011e80 <UART_SetConfig+0x1e4>
 8011d6a:	e0b7      	b.n	8011edc <UART_SetConfig+0x240>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011d6c:	497a      	ldr	r1, [pc, #488]	; (8011f58 <UART_SetConfig+0x2bc>)
 8011d6e:	428b      	cmp	r3, r1
 8011d70:	d100      	bne.n	8011d74 <UART_SetConfig+0xd8>
 8011d72:	e0aa      	b.n	8011eca <UART_SetConfig+0x22e>
 8011d74:	4979      	ldr	r1, [pc, #484]	; (8011f5c <UART_SetConfig+0x2c0>)
 8011d76:	428b      	cmp	r3, r1
 8011d78:	d100      	bne.n	8011d7c <UART_SetConfig+0xe0>
 8011d7a:	e0a6      	b.n	8011eca <UART_SetConfig+0x22e>
 8011d7c:	4978      	ldr	r1, [pc, #480]	; (8011f60 <UART_SetConfig+0x2c4>)
 8011d7e:	428b      	cmp	r3, r1
 8011d80:	d100      	bne.n	8011d84 <UART_SetConfig+0xe8>
 8011d82:	e0a2      	b.n	8011eca <UART_SetConfig+0x22e>
 8011d84:	4283      	cmp	r3, r0
 8011d86:	d117      	bne.n	8011db8 <UART_SetConfig+0x11c>
 8011d88:	22c0      	movs	r2, #192	; 0xc0
 8011d8a:	2180      	movs	r1, #128	; 0x80
 8011d8c:	4b6d      	ldr	r3, [pc, #436]	; (8011f44 <UART_SetConfig+0x2a8>)
 8011d8e:	0112      	lsls	r2, r2, #4
 8011d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d92:	0109      	lsls	r1, r1, #4
 8011d94:	4013      	ands	r3, r2
 8011d96:	428b      	cmp	r3, r1
 8011d98:	d032      	beq.n	8011e00 <UART_SetConfig+0x164>
 8011d9a:	d808      	bhi.n	8011dae <UART_SetConfig+0x112>
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d024      	beq.n	8011dea <UART_SetConfig+0x14e>
 8011da0:	2280      	movs	r2, #128	; 0x80
 8011da2:	00d2      	lsls	r2, r2, #3
 8011da4:	4293      	cmp	r3, r2
 8011da6:	d1d7      	bne.n	8011d58 <UART_SetConfig+0xbc>
        pclk = HAL_RCC_GetSysClockFreq();
 8011da8:	f7ff f816 	bl	8010dd8 <HAL_RCC_GetSysClockFreq>
 8011dac:	e01f      	b.n	8011dee <UART_SetConfig+0x152>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011dae:	4293      	cmp	r3, r2
 8011db0:	d1d2      	bne.n	8011d58 <UART_SetConfig+0xbc>
        pclk = (uint32_t) LSE_VALUE;
 8011db2:	2680      	movs	r6, #128	; 0x80
 8011db4:	0236      	lsls	r6, r6, #8
 8011db6:	e024      	b.n	8011e02 <UART_SetConfig+0x166>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011db8:	495f      	ldr	r1, [pc, #380]	; (8011f38 <UART_SetConfig+0x29c>)
 8011dba:	2001      	movs	r0, #1
 8011dbc:	428b      	cmp	r3, r1
 8011dbe:	d119      	bne.n	8011df4 <UART_SetConfig+0x158>
 8011dc0:	20c0      	movs	r0, #192	; 0xc0
 8011dc2:	2580      	movs	r5, #128	; 0x80
 8011dc4:	495f      	ldr	r1, [pc, #380]	; (8011f44 <UART_SetConfig+0x2a8>)
 8011dc6:	0080      	lsls	r0, r0, #2
 8011dc8:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8011dca:	00ad      	lsls	r5, r5, #2
 8011dcc:	4001      	ands	r1, r0
 8011dce:	42a9      	cmp	r1, r5
 8011dd0:	d016      	beq.n	8011e00 <UART_SetConfig+0x164>
 8011dd2:	d807      	bhi.n	8011de4 <UART_SetConfig+0x148>
 8011dd4:	2900      	cmp	r1, #0
 8011dd6:	d100      	bne.n	8011dda <UART_SetConfig+0x13e>
 8011dd8:	e09e      	b.n	8011f18 <UART_SetConfig+0x27c>
 8011dda:	2380      	movs	r3, #128	; 0x80
 8011ddc:	005b      	lsls	r3, r3, #1
 8011dde:	4299      	cmp	r1, r3
 8011de0:	d0e2      	beq.n	8011da8 <UART_SetConfig+0x10c>
 8011de2:	e7b9      	b.n	8011d58 <UART_SetConfig+0xbc>
 8011de4:	4281      	cmp	r1, r0
 8011de6:	d0e4      	beq.n	8011db2 <UART_SetConfig+0x116>
 8011de8:	e7b6      	b.n	8011d58 <UART_SetConfig+0xbc>
        pclk = HAL_RCC_GetPCLK1Freq();
 8011dea:	f7ff f8e9 	bl	8010fc0 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8011dee:	1e06      	subs	r6, r0, #0
    if (pclk != 0U)
 8011df0:	d107      	bne.n	8011e02 <UART_SetConfig+0x166>
 8011df2:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8011df4:	4b5b      	ldr	r3, [pc, #364]	; (8011f64 <UART_SetConfig+0x2c8>)
 8011df6:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8011df8:	2300      	movs	r3, #0
 8011dfa:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8011dfc:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8011dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pclk = (uint32_t) HSI_VALUE;
 8011e00:	4e59      	ldr	r6, [pc, #356]	; (8011f68 <UART_SetConfig+0x2cc>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011e02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e04:	4a59      	ldr	r2, [pc, #356]	; (8011f6c <UART_SetConfig+0x2d0>)
 8011e06:	005b      	lsls	r3, r3, #1
 8011e08:	5a9f      	ldrh	r7, [r3, r2]
 8011e0a:	0030      	movs	r0, r6
 8011e0c:	0039      	movs	r1, r7
 8011e0e:	f7f1 ffeb 	bl	8003de8 <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011e12:	2303      	movs	r3, #3
 8011e14:	6865      	ldr	r5, [r4, #4]
 8011e16:	436b      	muls	r3, r5
 8011e18:	4283      	cmp	r3, r0
 8011e1a:	d89d      	bhi.n	8011d58 <UART_SetConfig+0xbc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011e1c:	032b      	lsls	r3, r5, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011e1e:	4283      	cmp	r3, r0
 8011e20:	d39a      	bcc.n	8011d58 <UART_SetConfig+0xbc>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011e22:	2300      	movs	r3, #0
 8011e24:	003a      	movs	r2, r7
 8011e26:	0030      	movs	r0, r6
 8011e28:	0019      	movs	r1, r3
 8011e2a:	f7f2 f9cb 	bl	80041c4 <__aeabi_uldivmod>
 8011e2e:	2700      	movs	r7, #0
 8011e30:	0e06      	lsrs	r6, r0, #24
 8011e32:	020b      	lsls	r3, r1, #8
 8011e34:	4333      	orrs	r3, r6
 8011e36:	0202      	lsls	r2, r0, #8
 8011e38:	086e      	lsrs	r6, r5, #1
 8011e3a:	1992      	adds	r2, r2, r6
 8011e3c:	417b      	adcs	r3, r7
 8011e3e:	0010      	movs	r0, r2
 8011e40:	0019      	movs	r1, r3
 8011e42:	002a      	movs	r2, r5
 8011e44:	003b      	movs	r3, r7
 8011e46:	f7f2 f9bd 	bl	80041c4 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011e4a:	4b49      	ldr	r3, [pc, #292]	; (8011f70 <UART_SetConfig+0x2d4>)
 8011e4c:	18c2      	adds	r2, r0, r3
 8011e4e:	4b49      	ldr	r3, [pc, #292]	; (8011f74 <UART_SetConfig+0x2d8>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011e50:	429a      	cmp	r2, r3
 8011e52:	d900      	bls.n	8011e56 <UART_SetConfig+0x1ba>
 8011e54:	e780      	b.n	8011d58 <UART_SetConfig+0xbc>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011e56:	6823      	ldr	r3, [r4, #0]
 8011e58:	60d8      	str	r0, [r3, #12]
 8011e5a:	e7ca      	b.n	8011df2 <UART_SetConfig+0x156>
        pclk = (uint32_t) HSI_VALUE;
 8011e5c:	4a42      	ldr	r2, [pc, #264]	; (8011f68 <UART_SetConfig+0x2cc>)
 8011e5e:	e03d      	b.n	8011edc <UART_SetConfig+0x240>
    switch (clocksource)
 8011e60:	2808      	cmp	r0, #8
 8011e62:	d900      	bls.n	8011e66 <UART_SetConfig+0x1ca>
 8011e64:	e778      	b.n	8011d58 <UART_SetConfig+0xbc>
 8011e66:	f7f1 ffb5 	bl	8003dd4 <__gnu_thumb1_case_shi>
 8011e6a:	001b      	.short	0x001b
 8011e6c:	002eff77 	.word	0x002eff77
 8011e70:	0020ff77 	.word	0x0020ff77
 8011e74:	ff77ff77 	.word	0xff77ff77
 8011e78:	0009ff77 	.word	0x0009ff77
 8011e7c:	2080      	movs	r0, #128	; 0x80
 8011e7e:	0200      	lsls	r0, r0, #8
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011e80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e82:	4a3a      	ldr	r2, [pc, #232]	; (8011f6c <UART_SetConfig+0x2d0>)
 8011e84:	005b      	lsls	r3, r3, #1
 8011e86:	5a99      	ldrh	r1, [r3, r2]
 8011e88:	f7f1 ffae 	bl	8003de8 <__udivsi3>
 8011e8c:	6865      	ldr	r5, [r4, #4]
 8011e8e:	086b      	lsrs	r3, r5, #1
 8011e90:	18c0      	adds	r0, r0, r3
 8011e92:	0029      	movs	r1, r5
 8011e94:	f7f1 ffa8 	bl	8003de8 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011e98:	0002      	movs	r2, r0
 8011e9a:	4b37      	ldr	r3, [pc, #220]	; (8011f78 <UART_SetConfig+0x2dc>)
 8011e9c:	3a10      	subs	r2, #16
 8011e9e:	e7d7      	b.n	8011e50 <UART_SetConfig+0x1b4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8011ea0:	f7ff f88e 	bl	8010fc0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8011ea4:	2800      	cmp	r0, #0
 8011ea6:	d0a4      	beq.n	8011df2 <UART_SetConfig+0x156>
 8011ea8:	e7ea      	b.n	8011e80 <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetSysClockFreq();
 8011eaa:	f7fe ff95 	bl	8010dd8 <HAL_RCC_GetSysClockFreq>
        break;
 8011eae:	e7f9      	b.n	8011ea4 <UART_SetConfig+0x208>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011eb0:	2380      	movs	r3, #128	; 0x80
 8011eb2:	021b      	lsls	r3, r3, #8
 8011eb4:	429a      	cmp	r2, r3
 8011eb6:	d1f8      	bne.n	8011eaa <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetSysClockFreq();
 8011eb8:	f7fe ff8e 	bl	8010dd8 <HAL_RCC_GetSysClockFreq>
 8011ebc:	e00b      	b.n	8011ed6 <UART_SetConfig+0x23a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011ebe:	2380      	movs	r3, #128	; 0x80
 8011ec0:	021b      	lsls	r3, r3, #8
 8011ec2:	429a      	cmp	r2, r3
 8011ec4:	d0ca      	beq.n	8011e5c <UART_SetConfig+0x1c0>
        pclk = (uint32_t) HSI_VALUE;
 8011ec6:	4828      	ldr	r0, [pc, #160]	; (8011f68 <UART_SetConfig+0x2cc>)
 8011ec8:	e7da      	b.n	8011e80 <UART_SetConfig+0x1e4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011eca:	2380      	movs	r3, #128	; 0x80
 8011ecc:	021b      	lsls	r3, r3, #8
 8011ece:	429a      	cmp	r2, r3
 8011ed0:	d1e6      	bne.n	8011ea0 <UART_SetConfig+0x204>
        pclk = HAL_RCC_GetPCLK1Freq();
 8011ed2:	f7ff f875 	bl	8010fc0 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8011ed6:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 8011ed8:	d100      	bne.n	8011edc <UART_SetConfig+0x240>
 8011eda:	e78a      	b.n	8011df2 <UART_SetConfig+0x156>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011edc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011ede:	4923      	ldr	r1, [pc, #140]	; (8011f6c <UART_SetConfig+0x2d0>)
 8011ee0:	005b      	lsls	r3, r3, #1
 8011ee2:	0010      	movs	r0, r2
 8011ee4:	5a59      	ldrh	r1, [r3, r1]
 8011ee6:	f7f1 ff7f 	bl	8003de8 <__udivsi3>
 8011eea:	6865      	ldr	r5, [r4, #4]
 8011eec:	0040      	lsls	r0, r0, #1
 8011eee:	086b      	lsrs	r3, r5, #1
 8011ef0:	18c0      	adds	r0, r0, r3
 8011ef2:	0029      	movs	r1, r5
 8011ef4:	f7f1 ff78 	bl	8003de8 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011ef8:	0002      	movs	r2, r0
 8011efa:	4b1f      	ldr	r3, [pc, #124]	; (8011f78 <UART_SetConfig+0x2dc>)
 8011efc:	3a10      	subs	r2, #16
 8011efe:	429a      	cmp	r2, r3
 8011f00:	d900      	bls.n	8011f04 <UART_SetConfig+0x268>
 8011f02:	e729      	b.n	8011d58 <UART_SetConfig+0xbc>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011f04:	230f      	movs	r3, #15
 8011f06:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011f08:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011f0a:	439a      	bics	r2, r3
 8011f0c:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011f0e:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8011f10:	6822      	ldr	r2, [r4, #0]
 8011f12:	4318      	orrs	r0, r3
 8011f14:	60d0      	str	r0, [r2, #12]
 8011f16:	e76c      	b.n	8011df2 <UART_SetConfig+0x156>
  if (UART_INSTANCE_LOWPOWER(huart))
 8011f18:	4907      	ldr	r1, [pc, #28]	; (8011f38 <UART_SetConfig+0x29c>)
 8011f1a:	428b      	cmp	r3, r1
 8011f1c:	d100      	bne.n	8011f20 <UART_SetConfig+0x284>
 8011f1e:	e764      	b.n	8011dea <UART_SetConfig+0x14e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011f20:	2380      	movs	r3, #128	; 0x80
 8011f22:	2000      	movs	r0, #0
 8011f24:	021b      	lsls	r3, r3, #8
 8011f26:	429a      	cmp	r2, r3
 8011f28:	d19d      	bne.n	8011e66 <UART_SetConfig+0x1ca>
 8011f2a:	e7d2      	b.n	8011ed2 <UART_SetConfig+0x236>
 8011f2c:	cfff69f3 	.word	0xcfff69f3
 8011f30:	ffffcfff 	.word	0xffffcfff
 8011f34:	40008000 	.word	0x40008000
 8011f38:	40008400 	.word	0x40008400
 8011f3c:	11fff4ff 	.word	0x11fff4ff
 8011f40:	40013800 	.word	0x40013800
 8011f44:	40021000 	.word	0x40021000
 8011f48:	08013370 	.word	0x08013370
 8011f4c:	40004400 	.word	0x40004400
 8011f50:	08013373 	.word	0x08013373
 8011f54:	40004800 	.word	0x40004800
 8011f58:	40004c00 	.word	0x40004c00
 8011f5c:	40005000 	.word	0x40005000
 8011f60:	40013c00 	.word	0x40013c00
 8011f64:	00010001 	.word	0x00010001
 8011f68:	00f42400 	.word	0x00f42400
 8011f6c:	08013380 	.word	0x08013380
 8011f70:	fffffd00 	.word	0xfffffd00
 8011f74:	000ffcff 	.word	0x000ffcff
 8011f78:	0000ffef 	.word	0x0000ffef

08011f7c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011f7c:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8011f7e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011f80:	071a      	lsls	r2, r3, #28
 8011f82:	d506      	bpl.n	8011f92 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011f84:	6801      	ldr	r1, [r0, #0]
 8011f86:	4c28      	ldr	r4, [pc, #160]	; (8012028 <UART_AdvFeatureConfig+0xac>)
 8011f88:	684a      	ldr	r2, [r1, #4]
 8011f8a:	4022      	ands	r2, r4
 8011f8c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8011f8e:	4322      	orrs	r2, r4
 8011f90:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011f92:	07da      	lsls	r2, r3, #31
 8011f94:	d506      	bpl.n	8011fa4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011f96:	6801      	ldr	r1, [r0, #0]
 8011f98:	4c24      	ldr	r4, [pc, #144]	; (801202c <UART_AdvFeatureConfig+0xb0>)
 8011f9a:	684a      	ldr	r2, [r1, #4]
 8011f9c:	4022      	ands	r2, r4
 8011f9e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8011fa0:	4322      	orrs	r2, r4
 8011fa2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011fa4:	079a      	lsls	r2, r3, #30
 8011fa6:	d506      	bpl.n	8011fb6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011fa8:	6801      	ldr	r1, [r0, #0]
 8011faa:	4c21      	ldr	r4, [pc, #132]	; (8012030 <UART_AdvFeatureConfig+0xb4>)
 8011fac:	684a      	ldr	r2, [r1, #4]
 8011fae:	4022      	ands	r2, r4
 8011fb0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8011fb2:	4322      	orrs	r2, r4
 8011fb4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011fb6:	075a      	lsls	r2, r3, #29
 8011fb8:	d506      	bpl.n	8011fc8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011fba:	6801      	ldr	r1, [r0, #0]
 8011fbc:	4c1d      	ldr	r4, [pc, #116]	; (8012034 <UART_AdvFeatureConfig+0xb8>)
 8011fbe:	684a      	ldr	r2, [r1, #4]
 8011fc0:	4022      	ands	r2, r4
 8011fc2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8011fc4:	4322      	orrs	r2, r4
 8011fc6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011fc8:	06da      	lsls	r2, r3, #27
 8011fca:	d506      	bpl.n	8011fda <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011fcc:	6801      	ldr	r1, [r0, #0]
 8011fce:	4c1a      	ldr	r4, [pc, #104]	; (8012038 <UART_AdvFeatureConfig+0xbc>)
 8011fd0:	688a      	ldr	r2, [r1, #8]
 8011fd2:	4022      	ands	r2, r4
 8011fd4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8011fd6:	4322      	orrs	r2, r4
 8011fd8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011fda:	069a      	lsls	r2, r3, #26
 8011fdc:	d506      	bpl.n	8011fec <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011fde:	6801      	ldr	r1, [r0, #0]
 8011fe0:	4c16      	ldr	r4, [pc, #88]	; (801203c <UART_AdvFeatureConfig+0xc0>)
 8011fe2:	688a      	ldr	r2, [r1, #8]
 8011fe4:	4022      	ands	r2, r4
 8011fe6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8011fe8:	4322      	orrs	r2, r4
 8011fea:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011fec:	065a      	lsls	r2, r3, #25
 8011fee:	d510      	bpl.n	8012012 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011ff0:	6801      	ldr	r1, [r0, #0]
 8011ff2:	4d13      	ldr	r5, [pc, #76]	; (8012040 <UART_AdvFeatureConfig+0xc4>)
 8011ff4:	684a      	ldr	r2, [r1, #4]
 8011ff6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8011ff8:	402a      	ands	r2, r5
 8011ffa:	4322      	orrs	r2, r4
 8011ffc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011ffe:	2280      	movs	r2, #128	; 0x80
 8012000:	0352      	lsls	r2, r2, #13
 8012002:	4294      	cmp	r4, r2
 8012004:	d105      	bne.n	8012012 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012006:	684a      	ldr	r2, [r1, #4]
 8012008:	4c0e      	ldr	r4, [pc, #56]	; (8012044 <UART_AdvFeatureConfig+0xc8>)
 801200a:	4022      	ands	r2, r4
 801200c:	6c84      	ldr	r4, [r0, #72]	; 0x48
 801200e:	4322      	orrs	r2, r4
 8012010:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012012:	061b      	lsls	r3, r3, #24
 8012014:	d506      	bpl.n	8012024 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012016:	6802      	ldr	r2, [r0, #0]
 8012018:	490b      	ldr	r1, [pc, #44]	; (8012048 <UART_AdvFeatureConfig+0xcc>)
 801201a:	6853      	ldr	r3, [r2, #4]
 801201c:	400b      	ands	r3, r1
 801201e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8012020:	430b      	orrs	r3, r1
 8012022:	6053      	str	r3, [r2, #4]
}
 8012024:	bd30      	pop	{r4, r5, pc}
 8012026:	46c0      	nop			; (mov r8, r8)
 8012028:	ffff7fff 	.word	0xffff7fff
 801202c:	fffdffff 	.word	0xfffdffff
 8012030:	fffeffff 	.word	0xfffeffff
 8012034:	fffbffff 	.word	0xfffbffff
 8012038:	ffffefff 	.word	0xffffefff
 801203c:	ffffdfff 	.word	0xffffdfff
 8012040:	ffefffff 	.word	0xffefffff
 8012044:	ff9fffff 	.word	0xff9fffff
 8012048:	fff7ffff 	.word	0xfff7ffff

0801204c <UART_WaitOnFlagUntilTimeout>:
{
 801204c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801204e:	0004      	movs	r4, r0
 8012050:	000d      	movs	r5, r1
 8012052:	0017      	movs	r7, r2
 8012054:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012056:	6822      	ldr	r2, [r4, #0]
 8012058:	69d3      	ldr	r3, [r2, #28]
 801205a:	402b      	ands	r3, r5
 801205c:	1b5b      	subs	r3, r3, r5
 801205e:	4259      	negs	r1, r3
 8012060:	414b      	adcs	r3, r1
 8012062:	42bb      	cmp	r3, r7
 8012064:	d001      	beq.n	801206a <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8012066:	2000      	movs	r0, #0
 8012068:	e027      	b.n	80120ba <UART_WaitOnFlagUntilTimeout+0x6e>
    if (Timeout != HAL_MAX_DELAY)
 801206a:	9b08      	ldr	r3, [sp, #32]
 801206c:	3301      	adds	r3, #1
 801206e:	d0f3      	beq.n	8012058 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012070:	f7fd fca8 	bl	800f9c4 <HAL_GetTick>
 8012074:	9b00      	ldr	r3, [sp, #0]
 8012076:	1ac0      	subs	r0, r0, r3
 8012078:	9b08      	ldr	r3, [sp, #32]
 801207a:	4298      	cmp	r0, r3
 801207c:	d82e      	bhi.n	80120dc <UART_WaitOnFlagUntilTimeout+0x90>
 801207e:	2b00      	cmp	r3, #0
 8012080:	d02c      	beq.n	80120dc <UART_WaitOnFlagUntilTimeout+0x90>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012082:	2104      	movs	r1, #4
 8012084:	6823      	ldr	r3, [r4, #0]
 8012086:	681a      	ldr	r2, [r3, #0]
 8012088:	420a      	tst	r2, r1
 801208a:	d0e4      	beq.n	8012056 <UART_WaitOnFlagUntilTimeout+0xa>
 801208c:	002a      	movs	r2, r5
 801208e:	313c      	adds	r1, #60	; 0x3c
 8012090:	3a40      	subs	r2, #64	; 0x40
 8012092:	438a      	bics	r2, r1
 8012094:	d0df      	beq.n	8012056 <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012096:	69da      	ldr	r2, [r3, #28]
 8012098:	2608      	movs	r6, #8
 801209a:	0011      	movs	r1, r2
 801209c:	4031      	ands	r1, r6
 801209e:	9101      	str	r1, [sp, #4]
 80120a0:	4232      	tst	r2, r6
 80120a2:	d00b      	beq.n	80120bc <UART_WaitOnFlagUntilTimeout+0x70>
          UART_EndRxTransfer(huart);
 80120a4:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80120a6:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 80120a8:	f7ff f8f0 	bl	801128c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80120ac:	0023      	movs	r3, r4
 80120ae:	3390      	adds	r3, #144	; 0x90
 80120b0:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 80120b2:	2300      	movs	r3, #0
          return HAL_ERROR;
 80120b4:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 80120b6:	3484      	adds	r4, #132	; 0x84
 80120b8:	7023      	strb	r3, [r4, #0]
}
 80120ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80120bc:	2280      	movs	r2, #128	; 0x80
 80120be:	69d9      	ldr	r1, [r3, #28]
 80120c0:	0112      	lsls	r2, r2, #4
 80120c2:	4211      	tst	r1, r2
 80120c4:	d0c7      	beq.n	8012056 <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80120c6:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80120c8:	0020      	movs	r0, r4
 80120ca:	f7ff f8df 	bl	801128c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80120ce:	0023      	movs	r3, r4
 80120d0:	2220      	movs	r2, #32
 80120d2:	3390      	adds	r3, #144	; 0x90
 80120d4:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 80120d6:	9b01      	ldr	r3, [sp, #4]
 80120d8:	3484      	adds	r4, #132	; 0x84
 80120da:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80120dc:	2003      	movs	r0, #3
 80120de:	e7ec      	b.n	80120ba <UART_WaitOnFlagUntilTimeout+0x6e>

080120e0 <HAL_UART_Transmit>:
{
 80120e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80120e2:	0016      	movs	r6, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80120e4:	0002      	movs	r2, r0
{
 80120e6:	b085      	sub	sp, #20
  if (huart->gState == HAL_UART_STATE_READY)
 80120e8:	3288      	adds	r2, #136	; 0x88
{
 80120ea:	9303      	str	r3, [sp, #12]
  if (huart->gState == HAL_UART_STATE_READY)
 80120ec:	6813      	ldr	r3, [r2, #0]
{
 80120ee:	0004      	movs	r4, r0
 80120f0:	000d      	movs	r5, r1
    return HAL_BUSY;
 80120f2:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 80120f4:	2b20      	cmp	r3, #32
 80120f6:	d13a      	bne.n	801216e <HAL_UART_Transmit+0x8e>
      return  HAL_ERROR;
 80120f8:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80120fa:	2900      	cmp	r1, #0
 80120fc:	d037      	beq.n	801216e <HAL_UART_Transmit+0x8e>
 80120fe:	2e00      	cmp	r6, #0
 8012100:	d035      	beq.n	801216e <HAL_UART_Transmit+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012102:	2380      	movs	r3, #128	; 0x80
 8012104:	68a1      	ldr	r1, [r4, #8]
 8012106:	015b      	lsls	r3, r3, #5
 8012108:	4299      	cmp	r1, r3
 801210a:	d104      	bne.n	8012116 <HAL_UART_Transmit+0x36>
 801210c:	6923      	ldr	r3, [r4, #16]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d101      	bne.n	8012116 <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8012112:	4205      	tst	r5, r0
 8012114:	d12b      	bne.n	801216e <HAL_UART_Transmit+0x8e>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012116:	0023      	movs	r3, r4
 8012118:	2100      	movs	r1, #0
 801211a:	3390      	adds	r3, #144	; 0x90
 801211c:	6019      	str	r1, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801211e:	2321      	movs	r3, #33	; 0x21
 8012120:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8012122:	f7fd fc4f 	bl	800f9c4 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8012126:	0023      	movs	r3, r4
 8012128:	3354      	adds	r3, #84	; 0x54
 801212a:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 801212c:	3302      	adds	r3, #2
 801212e:	801e      	strh	r6, [r3, #0]
 8012130:	9302      	str	r3, [sp, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012132:	2380      	movs	r3, #128	; 0x80
 8012134:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8012136:	0007      	movs	r7, r0
      pdata16bits = NULL;
 8012138:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801213a:	015b      	lsls	r3, r3, #5
 801213c:	429a      	cmp	r2, r3
 801213e:	d104      	bne.n	801214a <HAL_UART_Transmit+0x6a>
 8012140:	6923      	ldr	r3, [r4, #16]
 8012142:	42b3      	cmp	r3, r6
 8012144:	d101      	bne.n	801214a <HAL_UART_Transmit+0x6a>
 8012146:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8012148:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 801214a:	0023      	movs	r3, r4
 801214c:	3356      	adds	r3, #86	; 0x56
 801214e:	881b      	ldrh	r3, [r3, #0]
 8012150:	b29a      	uxth	r2, r3
 8012152:	2b00      	cmp	r3, #0
 8012154:	d10d      	bne.n	8012172 <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8012156:	9b03      	ldr	r3, [sp, #12]
 8012158:	0020      	movs	r0, r4
 801215a:	9300      	str	r3, [sp, #0]
 801215c:	2140      	movs	r1, #64	; 0x40
 801215e:	003b      	movs	r3, r7
 8012160:	f7ff ff74 	bl	801204c <UART_WaitOnFlagUntilTimeout>
 8012164:	2320      	movs	r3, #32
 8012166:	3488      	adds	r4, #136	; 0x88
      huart->gState = HAL_UART_STATE_READY;
 8012168:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801216a:	2800      	cmp	r0, #0
 801216c:	d10e      	bne.n	801218c <HAL_UART_Transmit+0xac>
}
 801216e:	b005      	add	sp, #20
 8012170:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8012172:	9b03      	ldr	r3, [sp, #12]
 8012174:	2200      	movs	r2, #0
 8012176:	9300      	str	r3, [sp, #0]
 8012178:	2180      	movs	r1, #128	; 0x80
 801217a:	003b      	movs	r3, r7
 801217c:	0020      	movs	r0, r4
 801217e:	f7ff ff65 	bl	801204c <UART_WaitOnFlagUntilTimeout>
 8012182:	2800      	cmp	r0, #0
 8012184:	d004      	beq.n	8012190 <HAL_UART_Transmit+0xb0>
        huart->gState = HAL_UART_STATE_READY;
 8012186:	2320      	movs	r3, #32
 8012188:	3488      	adds	r4, #136	; 0x88
 801218a:	6023      	str	r3, [r4, #0]
      return HAL_TIMEOUT;
 801218c:	2003      	movs	r0, #3
 801218e:	e7ee      	b.n	801216e <HAL_UART_Transmit+0x8e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8012190:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8012192:	2d00      	cmp	r5, #0
 8012194:	d10b      	bne.n	80121ae <HAL_UART_Transmit+0xce>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8012196:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8012198:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801219a:	05db      	lsls	r3, r3, #23
 801219c:	0ddb      	lsrs	r3, r3, #23
 801219e:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80121a0:	9b02      	ldr	r3, [sp, #8]
 80121a2:	9a02      	ldr	r2, [sp, #8]
 80121a4:	881b      	ldrh	r3, [r3, #0]
 80121a6:	3b01      	subs	r3, #1
 80121a8:	b29b      	uxth	r3, r3
 80121aa:	8013      	strh	r3, [r2, #0]
 80121ac:	e7cd      	b.n	801214a <HAL_UART_Transmit+0x6a>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80121ae:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 80121b0:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80121b2:	6293      	str	r3, [r2, #40]	; 0x28
        pdata8bits++;
 80121b4:	e7f4      	b.n	80121a0 <HAL_UART_Transmit+0xc0>
	...

080121b8 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80121b8:	0003      	movs	r3, r0
{
 80121ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80121bc:	2700      	movs	r7, #0
{
 80121be:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80121c0:	3390      	adds	r3, #144	; 0x90
 80121c2:	601f      	str	r7, [r3, #0]
  tickstart = HAL_GetTick();
 80121c4:	f7fd fbfe 	bl	800f9c4 <HAL_GetTick>
 80121c8:	0026      	movs	r6, r4
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80121ca:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80121cc:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	3684      	adds	r6, #132	; 0x84
 80121d2:	071b      	lsls	r3, r3, #28
 80121d4:	d51c      	bpl.n	8012210 <UART_CheckIdleState+0x58>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80121d6:	2180      	movs	r1, #128	; 0x80
 80121d8:	4b28      	ldr	r3, [pc, #160]	; (801227c <UART_CheckIdleState+0xc4>)
 80121da:	003a      	movs	r2, r7
 80121dc:	9300      	str	r3, [sp, #0]
 80121de:	0389      	lsls	r1, r1, #14
 80121e0:	0003      	movs	r3, r0
 80121e2:	0020      	movs	r0, r4
 80121e4:	f7ff ff32 	bl	801204c <UART_WaitOnFlagUntilTimeout>
 80121e8:	42b8      	cmp	r0, r7
 80121ea:	d011      	beq.n	8012210 <UART_CheckIdleState+0x58>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80121ec:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80121f0:	2301      	movs	r3, #1
 80121f2:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80121f6:	2080      	movs	r0, #128	; 0x80
 80121f8:	6822      	ldr	r2, [r4, #0]
 80121fa:	6813      	ldr	r3, [r2, #0]
 80121fc:	4383      	bics	r3, r0
 80121fe:	6013      	str	r3, [r2, #0]
 8012200:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8012204:	2320      	movs	r3, #32
 8012206:	3488      	adds	r4, #136	; 0x88
 8012208:	6023      	str	r3, [r4, #0]
      __HAL_UNLOCK(huart);
 801220a:	7037      	strb	r7, [r6, #0]
      return HAL_TIMEOUT;
 801220c:	2003      	movs	r0, #3
}
 801220e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012210:	0027      	movs	r7, r4
 8012212:	6823      	ldr	r3, [r4, #0]
 8012214:	378c      	adds	r7, #140	; 0x8c
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	075b      	lsls	r3, r3, #29
 801221a:	d525      	bpl.n	8012268 <UART_CheckIdleState+0xb0>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801221c:	2180      	movs	r1, #128	; 0x80
 801221e:	4b17      	ldr	r3, [pc, #92]	; (801227c <UART_CheckIdleState+0xc4>)
 8012220:	2200      	movs	r2, #0
 8012222:	9300      	str	r3, [sp, #0]
 8012224:	0020      	movs	r0, r4
 8012226:	002b      	movs	r3, r5
 8012228:	03c9      	lsls	r1, r1, #15
 801222a:	f7ff ff0f 	bl	801204c <UART_WaitOnFlagUntilTimeout>
 801222e:	2800      	cmp	r0, #0
 8012230:	d01a      	beq.n	8012268 <UART_CheckIdleState+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012232:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012236:	2201      	movs	r2, #1
 8012238:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801223c:	6821      	ldr	r1, [r4, #0]
 801223e:	4d10      	ldr	r5, [pc, #64]	; (8012280 <UART_CheckIdleState+0xc8>)
 8012240:	680b      	ldr	r3, [r1, #0]
 8012242:	402b      	ands	r3, r5
 8012244:	600b      	str	r3, [r1, #0]
 8012246:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801224a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801224e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012252:	6821      	ldr	r1, [r4, #0]
 8012254:	688b      	ldr	r3, [r1, #8]
 8012256:	4393      	bics	r3, r2
 8012258:	608b      	str	r3, [r1, #8]
 801225a:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 801225e:	2320      	movs	r3, #32
 8012260:	603b      	str	r3, [r7, #0]
      __HAL_UNLOCK(huart);
 8012262:	2300      	movs	r3, #0
 8012264:	7033      	strb	r3, [r6, #0]
 8012266:	e7d1      	b.n	801220c <UART_CheckIdleState+0x54>
  huart->gState = HAL_UART_STATE_READY;
 8012268:	0022      	movs	r2, r4
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801226a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 801226c:	2320      	movs	r3, #32
 801226e:	3288      	adds	r2, #136	; 0x88
 8012270:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8012272:	603b      	str	r3, [r7, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012274:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012276:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 8012278:	7030      	strb	r0, [r6, #0]
  return HAL_OK;
 801227a:	e7c8      	b.n	801220e <UART_CheckIdleState+0x56>
 801227c:	01ffffff 	.word	0x01ffffff
 8012280:	fffffedf 	.word	0xfffffedf

08012284 <HAL_UART_Init>:
{
 8012284:	b570      	push	{r4, r5, r6, lr}
 8012286:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8012288:	d101      	bne.n	801228e <HAL_UART_Init+0xa>
    return HAL_ERROR;
 801228a:	2001      	movs	r0, #1
}
 801228c:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 801228e:	0005      	movs	r5, r0
 8012290:	3588      	adds	r5, #136	; 0x88
 8012292:	682b      	ldr	r3, [r5, #0]
 8012294:	2b00      	cmp	r3, #0
 8012296:	d104      	bne.n	80122a2 <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 8012298:	0002      	movs	r2, r0
 801229a:	3284      	adds	r2, #132	; 0x84
 801229c:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 801229e:	f7fd f805 	bl	800f2ac <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80122a2:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80122a4:	2101      	movs	r1, #1
 80122a6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80122a8:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80122aa:	6813      	ldr	r3, [r2, #0]
 80122ac:	438b      	bics	r3, r1
 80122ae:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80122b0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d002      	beq.n	80122bc <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 80122b6:	0020      	movs	r0, r4
 80122b8:	f7ff fe60 	bl	8011f7c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80122bc:	0020      	movs	r0, r4
 80122be:	f7ff fced 	bl	8011c9c <UART_SetConfig>
 80122c2:	2801      	cmp	r0, #1
 80122c4:	d0e1      	beq.n	801228a <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80122c6:	6823      	ldr	r3, [r4, #0]
 80122c8:	4907      	ldr	r1, [pc, #28]	; (80122e8 <HAL_UART_Init+0x64>)
 80122ca:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80122cc:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80122ce:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80122d0:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80122d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80122d4:	689a      	ldr	r2, [r3, #8]
 80122d6:	438a      	bics	r2, r1
 80122d8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80122da:	2201      	movs	r2, #1
 80122dc:	6819      	ldr	r1, [r3, #0]
 80122de:	430a      	orrs	r2, r1
 80122e0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80122e2:	f7ff ff69 	bl	80121b8 <UART_CheckIdleState>
 80122e6:	e7d1      	b.n	801228c <HAL_UART_Init+0x8>
 80122e8:	ffffb7ff 	.word	0xffffb7ff

080122ec <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 80122ec:	0003      	movs	r3, r0
{
 80122ee:	b570      	push	{r4, r5, r6, lr}
  huart->RxISR       = NULL;
 80122f0:	2400      	movs	r4, #0
  UART_MASK_COMPUTATION(huart);
 80122f2:	2580      	movs	r5, #128	; 0x80
  huart->pRxBuffPtr  = pData;
 80122f4:	6581      	str	r1, [r0, #88]	; 0x58
  UART_MASK_COMPUTATION(huart);
 80122f6:	6881      	ldr	r1, [r0, #8]
  huart->RxXferSize  = Size;
 80122f8:	335c      	adds	r3, #92	; 0x5c
 80122fa:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 80122fc:	805a      	strh	r2, [r3, #2]
  UART_MASK_COMPUTATION(huart);
 80122fe:	016d      	lsls	r5, r5, #5
  huart->RxISR       = NULL;
 8012300:	6744      	str	r4, [r0, #116]	; 0x74
  UART_MASK_COMPUTATION(huart);
 8012302:	3304      	adds	r3, #4
 8012304:	42a9      	cmp	r1, r5
 8012306:	d14b      	bne.n	80123a0 <UART_Start_Receive_IT+0xb4>
 8012308:	6901      	ldr	r1, [r0, #16]
 801230a:	42a1      	cmp	r1, r4
 801230c:	d146      	bne.n	801239c <UART_Start_Receive_IT+0xb0>
 801230e:	493c      	ldr	r1, [pc, #240]	; (8012400 <UART_Start_Receive_IT+0x114>)
 8012310:	8019      	strh	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012312:	0003      	movs	r3, r0
 8012314:	2100      	movs	r1, #0
 8012316:	3390      	adds	r3, #144	; 0x90
 8012318:	6019      	str	r1, [r3, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801231a:	3122      	adds	r1, #34	; 0x22
 801231c:	3b04      	subs	r3, #4
 801231e:	6019      	str	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012320:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012324:	2301      	movs	r3, #1
 8012326:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801232a:	6801      	ldr	r1, [r0, #0]
 801232c:	688d      	ldr	r5, [r1, #8]
 801232e:	432b      	orrs	r3, r5
 8012330:	608b      	str	r3, [r1, #8]
 8012332:	f384 8810 	msr	PRIMASK, r4
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8012336:	2580      	movs	r5, #128	; 0x80
 8012338:	2180      	movs	r1, #128	; 0x80
 801233a:	6e46      	ldr	r6, [r0, #100]	; 0x64
 801233c:	6884      	ldr	r4, [r0, #8]
 801233e:	6903      	ldr	r3, [r0, #16]
 8012340:	05ad      	lsls	r5, r5, #22
 8012342:	0149      	lsls	r1, r1, #5
 8012344:	42ae      	cmp	r6, r5
 8012346:	d13d      	bne.n	80123c4 <UART_Start_Receive_IT+0xd8>
 8012348:	0005      	movs	r5, r0
 801234a:	3568      	adds	r5, #104	; 0x68
 801234c:	882d      	ldrh	r5, [r5, #0]
 801234e:	4295      	cmp	r5, r2
 8012350:	d838      	bhi.n	80123c4 <UART_Start_Receive_IT+0xd8>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8012352:	4a2c      	ldr	r2, [pc, #176]	; (8012404 <UART_Start_Receive_IT+0x118>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012354:	428c      	cmp	r4, r1
 8012356:	d103      	bne.n	8012360 <UART_Start_Receive_IT+0x74>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8012358:	4a2b      	ldr	r2, [pc, #172]	; (8012408 <UART_Start_Receive_IT+0x11c>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801235a:	2b00      	cmp	r3, #0
 801235c:	d000      	beq.n	8012360 <UART_Start_Receive_IT+0x74>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801235e:	4a29      	ldr	r2, [pc, #164]	; (8012404 <UART_Start_Receive_IT+0x118>)
 8012360:	6742      	str	r2, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8012362:	2b00      	cmp	r3, #0
 8012364:	d00b      	beq.n	801237e <UART_Start_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012366:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801236a:	2301      	movs	r3, #1
 801236c:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012370:	6802      	ldr	r2, [r0, #0]
 8012372:	33ff      	adds	r3, #255	; 0xff
 8012374:	6814      	ldr	r4, [r2, #0]
 8012376:	4323      	orrs	r3, r4
 8012378:	6013      	str	r3, [r2, #0]
 801237a:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801237e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012382:	2301      	movs	r3, #1
 8012384:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012388:	2380      	movs	r3, #128	; 0x80
 801238a:	6802      	ldr	r2, [r0, #0]
 801238c:	055b      	lsls	r3, r3, #21
 801238e:	6890      	ldr	r0, [r2, #8]
 8012390:	4303      	orrs	r3, r0
 8012392:	6093      	str	r3, [r2, #8]
 8012394:	f381 8810 	msr	PRIMASK, r1
}
 8012398:	2000      	movs	r0, #0
 801239a:	bd70      	pop	{r4, r5, r6, pc}
  UART_MASK_COMPUTATION(huart);
 801239c:	21ff      	movs	r1, #255	; 0xff
 801239e:	e7b7      	b.n	8012310 <UART_Start_Receive_IT+0x24>
 80123a0:	2900      	cmp	r1, #0
 80123a2:	d104      	bne.n	80123ae <UART_Start_Receive_IT+0xc2>
 80123a4:	6901      	ldr	r1, [r0, #16]
 80123a6:	2900      	cmp	r1, #0
 80123a8:	d0f8      	beq.n	801239c <UART_Start_Receive_IT+0xb0>
 80123aa:	217f      	movs	r1, #127	; 0x7f
 80123ac:	e7b0      	b.n	8012310 <UART_Start_Receive_IT+0x24>
 80123ae:	2580      	movs	r5, #128	; 0x80
 80123b0:	056d      	lsls	r5, r5, #21
 80123b2:	42a9      	cmp	r1, r5
 80123b4:	d104      	bne.n	80123c0 <UART_Start_Receive_IT+0xd4>
 80123b6:	6901      	ldr	r1, [r0, #16]
 80123b8:	2900      	cmp	r1, #0
 80123ba:	d0f6      	beq.n	80123aa <UART_Start_Receive_IT+0xbe>
 80123bc:	213f      	movs	r1, #63	; 0x3f
 80123be:	e7a7      	b.n	8012310 <UART_Start_Receive_IT+0x24>
 80123c0:	801c      	strh	r4, [r3, #0]
 80123c2:	e7a6      	b.n	8012312 <UART_Start_Receive_IT+0x26>
      huart->RxISR = UART_RxISR_8BIT;
 80123c4:	4a11      	ldr	r2, [pc, #68]	; (801240c <UART_Start_Receive_IT+0x120>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80123c6:	428c      	cmp	r4, r1
 80123c8:	d103      	bne.n	80123d2 <UART_Start_Receive_IT+0xe6>
      huart->RxISR = UART_RxISR_16BIT;
 80123ca:	4a11      	ldr	r2, [pc, #68]	; (8012410 <UART_Start_Receive_IT+0x124>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d000      	beq.n	80123d2 <UART_Start_Receive_IT+0xe6>
      huart->RxISR = UART_RxISR_8BIT;
 80123d0:	4a0e      	ldr	r2, [pc, #56]	; (801240c <UART_Start_Receive_IT+0x120>)
 80123d2:	6742      	str	r2, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80123d4:	2201      	movs	r2, #1
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d00a      	beq.n	80123f0 <UART_Start_Receive_IT+0x104>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80123da:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80123de:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80123e2:	2390      	movs	r3, #144	; 0x90
 80123e4:	6802      	ldr	r2, [r0, #0]
 80123e6:	005b      	lsls	r3, r3, #1
 80123e8:	6810      	ldr	r0, [r2, #0]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80123ea:	4303      	orrs	r3, r0
 80123ec:	6013      	str	r3, [r2, #0]
 80123ee:	e7d1      	b.n	8012394 <UART_Start_Receive_IT+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80123f0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80123f4:	f382 8810 	msr	PRIMASK, r2
 80123f8:	6802      	ldr	r2, [r0, #0]
 80123fa:	2320      	movs	r3, #32
 80123fc:	6810      	ldr	r0, [r2, #0]
 80123fe:	e7f4      	b.n	80123ea <UART_Start_Receive_IT+0xfe>
 8012400:	000001ff 	.word	0x000001ff
 8012404:	080118d9 	.word	0x080118d9
 8012408:	08011abd 	.word	0x08011abd
 801240c:	08011705 	.word	0x08011705
 8012410:	080117f1 	.word	0x080117f1

08012414 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8012414:	0003      	movs	r3, r0
 8012416:	338c      	adds	r3, #140	; 0x8c
{
 8012418:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 801241a:	681c      	ldr	r4, [r3, #0]
    return HAL_BUSY;
 801241c:	2302      	movs	r3, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 801241e:	2c20      	cmp	r4, #32
 8012420:	d12b      	bne.n	801247a <HAL_UART_Receive_IT+0x66>
      return HAL_ERROR;
 8012422:	3b01      	subs	r3, #1
    if ((pData == NULL) || (Size == 0U))
 8012424:	2900      	cmp	r1, #0
 8012426:	d028      	beq.n	801247a <HAL_UART_Receive_IT+0x66>
 8012428:	2a00      	cmp	r2, #0
 801242a:	d026      	beq.n	801247a <HAL_UART_Receive_IT+0x66>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801242c:	2380      	movs	r3, #128	; 0x80
 801242e:	6884      	ldr	r4, [r0, #8]
 8012430:	015b      	lsls	r3, r3, #5
 8012432:	429c      	cmp	r4, r3
 8012434:	d105      	bne.n	8012442 <HAL_UART_Receive_IT+0x2e>
 8012436:	6903      	ldr	r3, [r0, #16]
 8012438:	2b00      	cmp	r3, #0
 801243a:	d102      	bne.n	8012442 <HAL_UART_Receive_IT+0x2e>
      return HAL_ERROR;
 801243c:	3301      	adds	r3, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 801243e:	4219      	tst	r1, r3
 8012440:	d11b      	bne.n	801247a <HAL_UART_Receive_IT+0x66>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012442:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012444:	4c0e      	ldr	r4, [pc, #56]	; (8012480 <HAL_UART_Receive_IT+0x6c>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012446:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012448:	6803      	ldr	r3, [r0, #0]
 801244a:	42a3      	cmp	r3, r4
 801244c:	d012      	beq.n	8012474 <HAL_UART_Receive_IT+0x60>
 801244e:	4c0d      	ldr	r4, [pc, #52]	; (8012484 <HAL_UART_Receive_IT+0x70>)
 8012450:	42a3      	cmp	r3, r4
 8012452:	d00f      	beq.n	8012474 <HAL_UART_Receive_IT+0x60>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012454:	685b      	ldr	r3, [r3, #4]
 8012456:	021b      	lsls	r3, r3, #8
 8012458:	d50c      	bpl.n	8012474 <HAL_UART_Receive_IT+0x60>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801245a:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801245e:	2301      	movs	r3, #1
 8012460:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012464:	2380      	movs	r3, #128	; 0x80
 8012466:	6804      	ldr	r4, [r0, #0]
 8012468:	04db      	lsls	r3, r3, #19
 801246a:	6826      	ldr	r6, [r4, #0]
 801246c:	4333      	orrs	r3, r6
 801246e:	6023      	str	r3, [r4, #0]
 8012470:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8012474:	f7ff ff3a 	bl	80122ec <UART_Start_Receive_IT>
 8012478:	0003      	movs	r3, r0
}
 801247a:	0018      	movs	r0, r3
 801247c:	bd70      	pop	{r4, r5, r6, pc}
 801247e:	46c0      	nop			; (mov r8, r8)
 8012480:	40008000 	.word	0x40008000
 8012484:	40008400 	.word	0x40008400

08012488 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012488:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801248a:	0004      	movs	r4, r0
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 801248c:	2001      	movs	r0, #1
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801248e:	6e63      	ldr	r3, [r4, #100]	; 0x64
    huart->NbTxDataToProcess = 1U;
 8012490:	0005      	movs	r5, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012492:	2b00      	cmp	r3, #0
 8012494:	d015      	beq.n	80124c2 <UARTEx_SetNbDataToProcess+0x3a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012496:	6823      	ldr	r3, [r4, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012498:	4f0d      	ldr	r7, [pc, #52]	; (80124d0 <UARTEx_SetNbDataToProcess+0x48>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801249a:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801249c:	689b      	ldr	r3, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 801249e:	4e0d      	ldr	r6, [pc, #52]	; (80124d4 <UARTEx_SetNbDataToProcess+0x4c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80124a0:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80124a2:	5cf8      	ldrb	r0, [r7, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 80124a4:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80124a6:	00c0      	lsls	r0, r0, #3
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80124a8:	9201      	str	r2, [sp, #4]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80124aa:	f7f1 fd27 	bl	8003efc <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80124ae:	9b01      	ldr	r3, [sp, #4]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80124b0:	b285      	uxth	r5, r0
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80124b2:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80124b4:	0f5b      	lsrs	r3, r3, #29
 80124b6:	5cf8      	ldrb	r0, [r7, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 80124b8:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80124ba:	00c0      	lsls	r0, r0, #3
 80124bc:	f7f1 fd1e 	bl	8003efc <__divsi3>
 80124c0:	b280      	uxth	r0, r0
 80124c2:	0023      	movs	r3, r4
  }
}
 80124c4:	3368      	adds	r3, #104	; 0x68
 80124c6:	346a      	adds	r4, #106	; 0x6a
 80124c8:	8018      	strh	r0, [r3, #0]
 80124ca:	8025      	strh	r5, [r4, #0]
 80124cc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80124ce:	46c0      	nop			; (mov r8, r8)
 80124d0:	080133a0 	.word	0x080133a0
 80124d4:	08013398 	.word	0x08013398

080124d8 <HAL_UARTEx_WakeupCallback>:
}
 80124d8:	4770      	bx	lr

080124da <HAL_UARTEx_RxFifoFullCallback>:
 80124da:	4770      	bx	lr

080124dc <HAL_UARTEx_TxFifoEmptyCallback>:
 80124dc:	4770      	bx	lr
	...

080124e0 <HAL_UARTEx_DisableFifoMode>:
{
 80124e0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 80124e2:	0004      	movs	r4, r0
 80124e4:	3484      	adds	r4, #132	; 0x84
 80124e6:	7822      	ldrb	r2, [r4, #0]
{
 80124e8:	0003      	movs	r3, r0
  __HAL_LOCK(huart);
 80124ea:	2002      	movs	r0, #2
 80124ec:	2a01      	cmp	r2, #1
 80124ee:	d011      	beq.n	8012514 <HAL_UARTEx_DisableFifoMode+0x34>
  huart->gState = HAL_UART_STATE_BUSY;
 80124f0:	001d      	movs	r5, r3
 80124f2:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80124f4:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80124f6:	3588      	adds	r5, #136	; 0x88
 80124f8:	602a      	str	r2, [r5, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80124fa:	681a      	ldr	r2, [r3, #0]
 80124fc:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80124fe:	6810      	ldr	r0, [r2, #0]
 8012500:	43b0      	bics	r0, r6
 8012502:	6010      	str	r0, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012504:	4804      	ldr	r0, [pc, #16]	; (8012518 <HAL_UARTEx_DisableFifoMode+0x38>)
 8012506:	4001      	ands	r1, r0
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012508:	2000      	movs	r0, #0
 801250a:	6658      	str	r0, [r3, #100]	; 0x64
  huart->gState = HAL_UART_STATE_READY;
 801250c:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801250e:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8012510:	602b      	str	r3, [r5, #0]
  __HAL_UNLOCK(huart);
 8012512:	7020      	strb	r0, [r4, #0]
}
 8012514:	bd70      	pop	{r4, r5, r6, pc}
 8012516:	46c0      	nop			; (mov r8, r8)
 8012518:	dfffffff 	.word	0xdfffffff

0801251c <HAL_UARTEx_SetTxFifoThreshold>:
{
 801251c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801251e:	0004      	movs	r4, r0
  __HAL_LOCK(huart);
 8012520:	0025      	movs	r5, r4
 8012522:	3584      	adds	r5, #132	; 0x84
 8012524:	782a      	ldrb	r2, [r5, #0]
{
 8012526:	0008      	movs	r0, r1
  __HAL_LOCK(huart);
 8012528:	2302      	movs	r3, #2
 801252a:	2a01      	cmp	r2, #1
 801252c:	d018      	beq.n	8012560 <HAL_UARTEx_SetTxFifoThreshold+0x44>
 801252e:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 8012530:	0026      	movs	r6, r4
  __HAL_LOCK(huart);
 8012532:	7029      	strb	r1, [r5, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012534:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8012536:	3688      	adds	r6, #136	; 0x88
 8012538:	3322      	adds	r3, #34	; 0x22
 801253a:	6033      	str	r3, [r6, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801253c:	6817      	ldr	r7, [r2, #0]
  __HAL_UART_DISABLE(huart);
 801253e:	6813      	ldr	r3, [r2, #0]
 8012540:	438b      	bics	r3, r1
 8012542:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012544:	6893      	ldr	r3, [r2, #8]
 8012546:	00db      	lsls	r3, r3, #3
 8012548:	08d9      	lsrs	r1, r3, #3
 801254a:	4301      	orrs	r1, r0
 801254c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 801254e:	0020      	movs	r0, r4
 8012550:	f7ff ff9a 	bl	8012488 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012554:	6823      	ldr	r3, [r4, #0]
 8012556:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8012558:	2320      	movs	r3, #32
 801255a:	6033      	str	r3, [r6, #0]
  __HAL_UNLOCK(huart);
 801255c:	2300      	movs	r3, #0
 801255e:	702b      	strb	r3, [r5, #0]
}
 8012560:	0018      	movs	r0, r3
 8012562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012564 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8012564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 8012566:	0005      	movs	r5, r0
 8012568:	3584      	adds	r5, #132	; 0x84
 801256a:	782b      	ldrb	r3, [r5, #0]
{
 801256c:	0004      	movs	r4, r0
 801256e:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8012570:	2002      	movs	r0, #2
 8012572:	2b01      	cmp	r3, #1
 8012574:	d018      	beq.n	80125a8 <HAL_UARTEx_SetRxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 8012576:	0026      	movs	r6, r4
 8012578:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 801257a:	3801      	subs	r0, #1
 801257c:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 801257e:	3688      	adds	r6, #136	; 0x88
 8012580:	6033      	str	r3, [r6, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012582:	6823      	ldr	r3, [r4, #0]
 8012584:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8012586:	6819      	ldr	r1, [r3, #0]
 8012588:	4381      	bics	r1, r0
 801258a:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801258c:	6899      	ldr	r1, [r3, #8]
 801258e:	4807      	ldr	r0, [pc, #28]	; (80125ac <HAL_UARTEx_SetRxFifoThreshold+0x48>)
 8012590:	4001      	ands	r1, r0
 8012592:	4311      	orrs	r1, r2
  UARTEx_SetNbDataToProcess(huart);
 8012594:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012596:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8012598:	f7ff ff76 	bl	8012488 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801259c:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 801259e:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80125a0:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80125a2:	2320      	movs	r3, #32
 80125a4:	6033      	str	r3, [r6, #0]
  __HAL_UNLOCK(huart);
 80125a6:	7028      	strb	r0, [r5, #0]
}
 80125a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125aa:	46c0      	nop			; (mov r8, r8)
 80125ac:	f1ffffff 	.word	0xf1ffffff

080125b0 <_DoInit>:
	unsigned i;
	//
	// Initialize control block
	//
	p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
	p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80125b0:	2203      	movs	r2, #3
 80125b2:	4b10      	ldr	r3, [pc, #64]	; (80125f4 <_DoInit+0x44>)
static void _DoInit(void) {
 80125b4:	b530      	push	{r4, r5, lr}
	p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
	//
	// Initialize up buffer 0
	//
	p->aUp[0].sName         = "Terminal";
 80125b6:	4910      	ldr	r1, [pc, #64]	; (80125f8 <_DoInit+0x48>)
	p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80125b8:	611a      	str	r2, [r3, #16]
	p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80125ba:	615a      	str	r2, [r3, #20]
	p->aUp[0].pBuffer       = _acUpBuffer;
 80125bc:	4a0f      	ldr	r2, [pc, #60]	; (80125fc <_DoInit+0x4c>)
	p->aUp[0].sName         = "Terminal";
 80125be:	6199      	str	r1, [r3, #24]
	p->aUp[0].pBuffer       = _acUpBuffer;
 80125c0:	61da      	str	r2, [r3, #28]
	p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80125c2:	2280      	movs	r2, #128	; 0x80
 80125c4:	00d2      	lsls	r2, r2, #3
 80125c6:	621a      	str	r2, [r3, #32]
	p->aUp[0].RdOff         = 0u;
 80125c8:	2200      	movs	r2, #0
 80125ca:	629a      	str	r2, [r3, #40]	; 0x28
	p->aUp[0].WrOff         = 0u;
 80125cc:	625a      	str	r2, [r3, #36]	; 0x24
	p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80125ce:	62da      	str	r2, [r3, #44]	; 0x2c
	//
	// Initialize down buffer 0
	//
	p->aDown[0].sName         = "Terminal";
 80125d0:	6619      	str	r1, [r3, #96]	; 0x60
	p->aDown[0].pBuffer       = _acDownBuffer;
 80125d2:	490b      	ldr	r1, [pc, #44]	; (8012600 <_DoInit+0x50>)
	// Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
	// as this would cause J-Link to "find" the control block at a wrong address.
	//
	RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
	for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
		p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80125d4:	4c0b      	ldr	r4, [pc, #44]	; (8012604 <_DoInit+0x54>)
	p->aDown[0].pBuffer       = _acDownBuffer;
 80125d6:	6659      	str	r1, [r3, #100]	; 0x64
	p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80125d8:	2110      	movs	r1, #16
 80125da:	6699      	str	r1, [r3, #104]	; 0x68
	p->aDown[0].RdOff         = 0u;
 80125dc:	671a      	str	r2, [r3, #112]	; 0x70
	p->aDown[0].WrOff         = 0u;
 80125de:	66da      	str	r2, [r3, #108]	; 0x6c
	p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80125e0:	675a      	str	r2, [r3, #116]	; 0x74
 80125e2:	320f      	adds	r2, #15
 80125e4:	0015      	movs	r5, r2
		p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80125e6:	5d10      	ldrb	r0, [r2, r4]
 80125e8:	1aa9      	subs	r1, r5, r2
 80125ea:	5458      	strb	r0, [r3, r1]
	for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80125ec:	3a01      	subs	r2, #1
 80125ee:	d2fa      	bcs.n	80125e6 <_DoInit+0x36>
	}
	RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
}
 80125f0:	bd30      	pop	{r4, r5, pc}
 80125f2:	46c0      	nop			; (mov r8, r8)
 80125f4:	20001220 	.word	0x20001220
 80125f8:	080133a8 	.word	0x080133a8
 80125fc:	200012d8 	.word	0x200012d8
 8012600:	200012c8 	.word	0x200012c8
 8012604:	080133b4 	.word	0x080133b4

08012608 <_GetAvailWriteSpace>:
	unsigned r;
	//
	// Avoid warnings regarding volatile access order.  It's not a problem
	// in this case, but dampen compiler enthusiasm.
	//
	RdOff = pRing->RdOff;
 8012608:	6903      	ldr	r3, [r0, #16]
	WrOff = pRing->WrOff;
 801260a:	68c2      	ldr	r2, [r0, #12]
	if (RdOff <= WrOff) {
 801260c:	4293      	cmp	r3, r2
 801260e:	d801      	bhi.n	8012614 <_GetAvailWriteSpace+0xc>
		r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8012610:	6880      	ldr	r0, [r0, #8]
 8012612:	181b      	adds	r3, r3, r0
	} else {
		r = RdOff - WrOff - 1u;
 8012614:	3b01      	subs	r3, #1
 8012616:	1a98      	subs	r0, r3, r2
	}
	return r;
}
 8012618:	4770      	bx	lr

0801261a <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 801261a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	Rem = pRing->SizeOfBuffer - WrOff;
 801261c:	6883      	ldr	r3, [r0, #8]
	WrOff = pRing->WrOff;
 801261e:	68c4      	ldr	r4, [r0, #12]
	Rem = pRing->SizeOfBuffer - WrOff;
 8012620:	9301      	str	r3, [sp, #4]
 8012622:	1b1f      	subs	r7, r3, r4
		pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8012624:	6843      	ldr	r3, [r0, #4]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8012626:	0005      	movs	r5, r0
 8012628:	000e      	movs	r6, r1
		pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 801262a:	1918      	adds	r0, r3, r4
		pRing->WrOff = WrOff + NumBytes;
 801262c:	18a4      	adds	r4, r4, r2
	if (Rem > NumBytes) {
 801262e:	4297      	cmp	r7, r2
 8012630:	d807      	bhi.n	8012642 <_WriteNoCheck+0x28>
		SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8012632:	003a      	movs	r2, r7
 8012634:	f7f4 fcce 	bl	8006fd4 <memcpy>
		NumBytesAtOnce = NumBytes - Rem;
 8012638:	9b01      	ldr	r3, [sp, #4]
		SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 801263a:	6868      	ldr	r0, [r5, #4]
		NumBytesAtOnce = NumBytes - Rem;
 801263c:	1ae4      	subs	r4, r4, r3
		SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 801263e:	0022      	movs	r2, r4
 8012640:	19f1      	adds	r1, r6, r7
 8012642:	f7f4 fcc7 	bl	8006fd4 <memcpy>
		pRing->WrOff = NumBytesAtOnce;
 8012646:	60ec      	str	r4, [r5, #12]
}
 8012648:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

0801264a <_WriteBlocking>:
	NumBytesWritten = 0u;
 801264a:	2300      	movs	r3, #0
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 801264c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801264e:	0006      	movs	r6, r0
 8012650:	0017      	movs	r7, r2
	WrOff = pRing->WrOff;
 8012652:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8012654:	9101      	str	r1, [sp, #4]
	NumBytesWritten = 0u;
 8012656:	9300      	str	r3, [sp, #0]
		RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8012658:	6933      	ldr	r3, [r6, #16]
			NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 801265a:	68b4      	ldr	r4, [r6, #8]
		if (RdOff > WrOff) {
 801265c:	429d      	cmp	r5, r3
 801265e:	d21f      	bcs.n	80126a0 <_WriteBlocking+0x56>
			NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8012660:	3b01      	subs	r3, #1
 8012662:	1b5b      	subs	r3, r3, r5
		NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8012664:	1b64      	subs	r4, r4, r5
		NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8012666:	42bc      	cmp	r4, r7
 8012668:	d900      	bls.n	801266c <_WriteBlocking+0x22>
 801266a:	003c      	movs	r4, r7
 801266c:	429c      	cmp	r4, r3
 801266e:	d900      	bls.n	8012672 <_WriteBlocking+0x28>
 8012670:	001c      	movs	r4, r3
		pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8012672:	6873      	ldr	r3, [r6, #4]
		SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8012674:	0022      	movs	r2, r4
		pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8012676:	1958      	adds	r0, r3, r5
		SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8012678:	9901      	ldr	r1, [sp, #4]
 801267a:	f7f4 fcab 	bl	8006fd4 <memcpy>
		NumBytesWritten += NumBytesToWrite;
 801267e:	9b00      	ldr	r3, [sp, #0]
		WrOff           += NumBytesToWrite;
 8012680:	192d      	adds	r5, r5, r4
		NumBytesWritten += NumBytesToWrite;
 8012682:	191b      	adds	r3, r3, r4
 8012684:	9300      	str	r3, [sp, #0]
		pBuffer         += NumBytesToWrite;
 8012686:	9b01      	ldr	r3, [sp, #4]
		NumBytes        -= NumBytesToWrite;
 8012688:	1b3f      	subs	r7, r7, r4
		pBuffer         += NumBytesToWrite;
 801268a:	191b      	adds	r3, r3, r4
 801268c:	9301      	str	r3, [sp, #4]
		if (WrOff == pRing->SizeOfBuffer) {
 801268e:	68b3      	ldr	r3, [r6, #8]
 8012690:	42ab      	cmp	r3, r5
 8012692:	d100      	bne.n	8012696 <_WriteBlocking+0x4c>
			WrOff = 0u;
 8012694:	2500      	movs	r5, #0
		pRing->WrOff = WrOff;
 8012696:	60f5      	str	r5, [r6, #12]
	} while (NumBytes);
 8012698:	2f00      	cmp	r7, #0
 801269a:	d1dd      	bne.n	8012658 <_WriteBlocking+0xe>
}
 801269c:	9800      	ldr	r0, [sp, #0]
 801269e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80126a0:	191b      	adds	r3, r3, r4
 80126a2:	e7dd      	b.n	8012660 <_WriteBlocking+0x16>

080126a4 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80126a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126a6:	0016      	movs	r6, r2
	SEGGER_RTT_BUFFER_UP* pRing;
	//
	// Get "to-host" ring buffer.
	//
	pData = (const char *)pBuffer;
	pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80126a8:	2218      	movs	r2, #24
 80126aa:	1c45      	adds	r5, r0, #1
 80126ac:	4355      	muls	r5, r2
	//
	// How we output depends upon the mode...
	//
	switch (pRing->Flags) {
 80126ae:	4342      	muls	r2, r0
	pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80126b0:	4b16      	ldr	r3, [pc, #88]	; (801270c <SEGGER_RTT_WriteNoLock+0x68>)
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80126b2:	000f      	movs	r7, r1
	pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80126b4:	18ed      	adds	r5, r5, r3
	switch (pRing->Flags) {
 80126b6:	189b      	adds	r3, r3, r2
 80126b8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 80126ba:	2c01      	cmp	r4, #1
 80126bc:	d010      	beq.n	80126e0 <SEGGER_RTT_WriteNoLock+0x3c>
 80126be:	2c02      	cmp	r4, #2
 80126c0:	d01b      	beq.n	80126fa <SEGGER_RTT_WriteNoLock+0x56>
 80126c2:	2c00      	cmp	r4, #0
 80126c4:	d11f      	bne.n	8012706 <SEGGER_RTT_WriteNoLock+0x62>
	case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
		//
		// If we are in skip mode and there is no space for the whole
		// of this output, don't bother.
		//
		Avail = _GetAvailWriteSpace(pRing);
 80126c6:	0028      	movs	r0, r5
 80126c8:	f7ff ff9e 	bl	8012608 <_GetAvailWriteSpace>
		if (Avail < NumBytes) {
 80126cc:	4286      	cmp	r6, r0
 80126ce:	d805      	bhi.n	80126dc <SEGGER_RTT_WriteNoLock+0x38>
			Status = 0u;
		} else {
			Status = NumBytes;
			_WriteNoCheck(pRing, pData, NumBytes);
 80126d0:	0032      	movs	r2, r6
 80126d2:	0039      	movs	r1, r7
 80126d4:	0028      	movs	r0, r5
 80126d6:	f7ff ffa0 	bl	801261a <_WriteNoCheck>
 80126da:	0034      	movs	r4, r6
	}
	//
	// Finish up.
	//
	return Status;
}
 80126dc:	0020      	movs	r0, r4
 80126de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		Avail = _GetAvailWriteSpace(pRing);
 80126e0:	0028      	movs	r0, r5
 80126e2:	f7ff ff91 	bl	8012608 <_GetAvailWriteSpace>
		Status = Avail < NumBytes ? Avail : NumBytes;
 80126e6:	0034      	movs	r4, r6
 80126e8:	4286      	cmp	r6, r0
 80126ea:	d900      	bls.n	80126ee <SEGGER_RTT_WriteNoLock+0x4a>
 80126ec:	0004      	movs	r4, r0
		_WriteNoCheck(pRing, pData, Status);
 80126ee:	0022      	movs	r2, r4
 80126f0:	0039      	movs	r1, r7
 80126f2:	0028      	movs	r0, r5
 80126f4:	f7ff ff91 	bl	801261a <_WriteNoCheck>
		break;
 80126f8:	e7f0      	b.n	80126dc <SEGGER_RTT_WriteNoLock+0x38>
		Status = _WriteBlocking(pRing, pData, NumBytes);
 80126fa:	0032      	movs	r2, r6
 80126fc:	0028      	movs	r0, r5
 80126fe:	f7ff ffa4 	bl	801264a <_WriteBlocking>
 8012702:	0004      	movs	r4, r0
		break;
 8012704:	e7ea      	b.n	80126dc <SEGGER_RTT_WriteNoLock+0x38>
	switch (pRing->Flags) {
 8012706:	2400      	movs	r4, #0
	return Status;
 8012708:	e7e8      	b.n	80126dc <SEGGER_RTT_WriteNoLock+0x38>
 801270a:	46c0      	nop			; (mov r8, r8)
 801270c:	20001220 	.word	0x20001220

08012710 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8012710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned Status;

	INIT();
 8012712:	4b0b      	ldr	r3, [pc, #44]	; (8012740 <SEGGER_RTT_Write+0x30>)
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8012714:	0004      	movs	r4, r0
	INIT();
 8012716:	781b      	ldrb	r3, [r3, #0]
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8012718:	000e      	movs	r6, r1
 801271a:	0017      	movs	r7, r2
	INIT();
 801271c:	2b00      	cmp	r3, #0
 801271e:	d101      	bne.n	8012724 <SEGGER_RTT_Write+0x14>
 8012720:	f7ff ff46 	bl	80125b0 <_DoInit>
	SEGGER_RTT_LOCK();
 8012724:	f3ef 8510 	mrs	r5, PRIMASK
 8012728:	2101      	movs	r1, #1
 801272a:	f381 8810 	msr	PRIMASK, r1
	Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 801272e:	003a      	movs	r2, r7
 8012730:	0031      	movs	r1, r6
 8012732:	0020      	movs	r0, r4
 8012734:	f7ff ffb6 	bl	80126a4 <SEGGER_RTT_WriteNoLock>
	SEGGER_RTT_UNLOCK();
 8012738:	f385 8810 	msr	PRIMASK, r5
	return Status;
}
 801273c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801273e:	46c0      	nop			; (mov r8, r8)
 8012740:	20001220 	.word	0x20001220

08012744 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
 8012744:	b510      	push	{r4, lr}
	_DoInit();
 8012746:	f7ff ff33 	bl	80125b0 <_DoInit>
}
 801274a:	bd10      	pop	{r4, pc}

0801274c <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 801274c:	b510      	push	{r4, lr}
 801274e:	001c      	movs	r4, r3
 8012750:	0011      	movs	r1, r2
	(void) file;  /* Not used, avoid warning */
	(void) r;     /* Not used, avoid warning */
	SEGGER_RTT_Write(0, ptr, len);
 8012752:	2000      	movs	r0, #0
 8012754:	001a      	movs	r2, r3
 8012756:	f7ff ffdb 	bl	8012710 <SEGGER_RTT_Write>
	return len;
}
 801275a:	0020      	movs	r0, r4
 801275c:	bd10      	pop	{r4, pc}

0801275e <operator delete[](void*)>:
 801275e:	b510      	push	{r4, lr}
 8012760:	f000 f805 	bl	801276e <operator delete(void*)>
 8012764:	bd10      	pop	{r4, pc}

08012766 <operator new[](unsigned int)>:
 8012766:	b510      	push	{r4, lr}
 8012768:	f000 f805 	bl	8012776 <operator new(unsigned int)>
 801276c:	bd10      	pop	{r4, pc}

0801276e <operator delete(void*)>:
 801276e:	b510      	push	{r4, lr}
 8012770:	f7f4 fc26 	bl	8006fc0 <free>
 8012774:	bd10      	pop	{r4, pc}

08012776 <operator new(unsigned int)>:
 8012776:	b510      	push	{r4, lr}
 8012778:	1e04      	subs	r4, r0, #0
 801277a:	d100      	bne.n	801277e <operator new(unsigned int)+0x8>
 801277c:	3401      	adds	r4, #1
 801277e:	0020      	movs	r0, r4
 8012780:	f7f4 fc14 	bl	8006fac <malloc>
 8012784:	2800      	cmp	r0, #0
 8012786:	d107      	bne.n	8012798 <operator new(unsigned int)+0x22>
 8012788:	f000 f808 	bl	801279c <std::get_new_handler()>
 801278c:	2800      	cmp	r0, #0
 801278e:	d101      	bne.n	8012794 <operator new(unsigned int)+0x1e>
 8012790:	f7f4 fbd6 	bl	8006f40 <abort>
 8012794:	4780      	blx	r0
 8012796:	e7f2      	b.n	801277e <operator new(unsigned int)+0x8>
 8012798:	bd10      	pop	{r4, pc}
	...

0801279c <std::get_new_handler()>:
 801279c:	4b01      	ldr	r3, [pc, #4]	; (80127a4 <std::get_new_handler()+0x8>)
 801279e:	6818      	ldr	r0, [r3, #0]
 80127a0:	4770      	bx	lr
 80127a2:	46c0      	nop			; (mov r8, r8)
 80127a4:	200016d8 	.word	0x200016d8

080127a8 <_init>:
 80127a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127aa:	46c0      	nop			; (mov r8, r8)
 80127ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80127ae:	bc08      	pop	{r3}
 80127b0:	469e      	mov	lr, r3
 80127b2:	4770      	bx	lr

080127b4 <_fini>:
 80127b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127b6:	46c0      	nop			; (mov r8, r8)
 80127b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80127ba:	bc08      	pop	{r3}
 80127bc:	469e      	mov	lr, r3
 80127be:	4770      	bx	lr

Disassembly of section .RamFunc:

080127c0 <FLASH_Program_Fast>:
  uint32_t dest = Address;
  uint32_t src = DataAddress;
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80127c0:	2280      	movs	r2, #128	; 0x80
 80127c2:	4b0c      	ldr	r3, [pc, #48]	; (80127f4 <FLASH_Program_Fast+0x34>)
{
 80127c4:	b530      	push	{r4, r5, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80127c6:	695c      	ldr	r4, [r3, #20]
 80127c8:	02d2      	lsls	r2, r2, #11
 80127ca:	4322      	orrs	r2, r4
 80127cc:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80127ce:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80127d2:	b672      	cpsid	i
  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
 80127d4:	1c4c      	adds	r4, r1, #1
 80127d6:	34ff      	adds	r4, #255	; 0xff
  {
    *(uint32_t *)dest = *(uint32_t *)src;
 80127d8:	1a40      	subs	r0, r0, r1
 80127da:	680d      	ldr	r5, [r1, #0]
 80127dc:	5045      	str	r5, [r0, r1]
    src += 4U;
 80127de:	3104      	adds	r1, #4
  while (index < 64U)
 80127e0:	428c      	cmp	r4, r1
 80127e2:	d1fa      	bne.n	80127da <FLASH_Program_Fast+0x1a>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
 80127e4:	21c0      	movs	r1, #192	; 0xc0
 80127e6:	0289      	lsls	r1, r1, #10
 80127e8:	6918      	ldr	r0, [r3, #16]
 80127ea:	4208      	tst	r0, r1
 80127ec:	d1fc      	bne.n	80127e8 <FLASH_Program_Fast+0x28>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80127ee:	f382 8810 	msr	PRIMASK, r2
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80127f2:	bd30      	pop	{r4, r5, pc}
 80127f4:	40022000 	.word	0x40022000
