

================================================================
== Vivado HLS Report for 'rx_driver'
================================================================
* Date:           Sun Feb 24 21:39:59 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SBUS_UART_Driver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  600024|  900003|  600024|  900003|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |     225|     225|         9|          -|          -|      25|    no    |
        |- Loop 2  |  300000|  300000|         1|          -|          -|  300000|    no    |
        |- Loop 3  |  600000|  600000|         1|          -|          -|  600000|    no    |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    145|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1132|   1440|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    396|
|Register         |        -|      -|     135|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    1267|   1981|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |rx_driver_AXI_UART_m_axi_U   |rx_driver_AXI_UART_m_axi   |        2|      0|  548|  700|
    |rx_driver_CTRL_s_axi_U       |rx_driver_CTRL_s_axi       |        0|      0|   36|   40|
    |rx_driver_SBUS_data_m_axi_U  |rx_driver_SBUS_data_m_axi  |        2|      0|  548|  700|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        4|      0| 1132| 1440|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |ctr_V_1_fu_357_p2                     |     +    |      0|  0|  27|          20|           1|
    |ctr_V_fu_295_p2                       |     +    |      0|  0|  26|          19|           1|
    |index_1_fu_341_p2                     |     +    |      0|  0|  15|           5|           1|
    |ap_block_state1_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state37                      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_writeresp_state37  |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_335_p2                    |   icmp   |      0|  0|  11|           5|           4|
    |tmp_1_fu_289_p2                       |   icmp   |      0|  0|  18|          19|          19|
    |tmp_6_fu_351_p2                       |   icmp   |      0|  0|  18|          20|          20|
    |tmp_fu_330_p2                         |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_state3_io                    |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 145|         126|          56|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |AXI_UART_AWADDR                   |   41|          8|   32|        256|
    |AXI_UART_WDATA                    |   38|          7|   32|        224|
    |AXI_UART_blk_n_AR                 |    9|          2|    1|          2|
    |AXI_UART_blk_n_AW                 |    9|          2|    1|          2|
    |AXI_UART_blk_n_B                  |    9|          2|    1|          2|
    |AXI_UART_blk_n_R                  |    9|          2|    1|          2|
    |AXI_UART_blk_n_W                  |    9|          2|    1|          2|
    |SBUS_data_blk_n_AW                |    9|          2|    1|          2|
    |SBUS_data_blk_n_B                 |    9|          2|    1|          2|
    |SBUS_data_blk_n_W                 |    9|          2|    1|          2|
    |ap_NS_fsm                         |  173|         39|    1|         39|
    |ap_sig_ioackin_AXI_UART_ARREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_AXI_UART_AWREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_AXI_UART_WREADY    |    9|          2|    1|          2|
    |ap_sig_ioackin_SBUS_data_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_SBUS_data_WREADY   |    9|          2|    1|          2|
    |index_reg_250                     |    9|          2|    5|         10|
    |p_014_0_i4_reg_261                |    9|          2|   20|         40|
    |p_014_0_i_reg_239                 |    9|          2|   19|         38|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  396|         86|  122|        633|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |AXI_UART_addr_1_read_reg_423      |  32|   0|   32|          0|
    |ap_CS_fsm                         |  38|   0|   38|          0|
    |ap_reg_ioackin_AXI_UART_ARREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_AXI_UART_AWREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_AXI_UART_WREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_SBUS_data_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_SBUS_data_WREADY   |   1|   0|    1|          0|
    |firstSample                       |   1|   0|    1|          0|
    |firstSample_load_reg_383          |   1|   0|    1|          0|
    |index_1_reg_435                   |   5|   0|    5|          0|
    |index_reg_250                     |   5|   0|    5|          0|
    |p_014_0_i4_reg_261                |  20|   0|   20|          0|
    |p_014_0_i_reg_239                 |  19|   0|   19|          0|
    |tmp_2_reg_440                     |   8|   0|    8|          0|
    |tmp_reg_428                       |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 135|   0|  135|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID        |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_AWREADY        | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_AWADDR         |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WVALID         |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WREADY         | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WDATA          |  in |   32|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WSTRB          |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARVALID        |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARREADY        | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARADDR         |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RVALID         | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RREADY         |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RDATA          | out |   32|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RRESP          | out |    2|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BVALID         | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BREADY         |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BRESP          | out |    2|    s_axi   |     CTRL     |  return void |
|ap_clk                    |  in |    1| ap_ctrl_hs |   rx_driver  | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |   rx_driver  | return value |
|interrupt                 | out |    1| ap_ctrl_hs |   rx_driver  | return value |
|m_axi_AXI_UART_AWVALID    | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWREADY    |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWADDR     | out |   32|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWID       | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWLEN      | out |    8|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWSIZE     | out |    3|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWBURST    | out |    2|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWLOCK     | out |    2|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWCACHE    | out |    4|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWPROT     | out |    3|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWQOS      | out |    4|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWREGION   | out |    4|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_AWUSER     | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_WVALID     | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_WREADY     |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_WDATA      | out |   32|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_WSTRB      | out |    4|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_WLAST      | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_WID        | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_WUSER      | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARVALID    | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARREADY    |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARADDR     | out |   32|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARID       | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARLEN      | out |    8|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARSIZE     | out |    3|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARBURST    | out |    2|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARLOCK     | out |    2|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARCACHE    | out |    4|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARPROT     | out |    3|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARQOS      | out |    4|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARREGION   | out |    4|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_ARUSER     | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_RVALID     |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_RREADY     | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_RDATA      |  in |   32|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_RLAST      |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_RID        |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_RUSER      |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_RRESP      |  in |    2|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_BVALID     |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_BREADY     | out |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_BRESP      |  in |    2|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_BID        |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_AXI_UART_BUSER      |  in |    1|    m_axi   |   AXI_UART   |    pointer   |
|m_axi_SBUS_data_AWVALID   | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWREADY   |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWADDR    | out |   32|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWID      | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWLEN     | out |    8|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWSIZE    | out |    3|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWBURST   | out |    2|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWLOCK    | out |    2|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWCACHE   | out |    4|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWPROT    | out |    3|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWQOS     | out |    4|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWREGION  | out |    4|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_AWUSER    | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_WVALID    | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_WREADY    |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_WDATA     | out |   32|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_WSTRB     | out |    4|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_WLAST     | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_WID       | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_WUSER     | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARVALID   | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARREADY   |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARADDR    | out |   32|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARID      | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARLEN     | out |    8|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARSIZE    | out |    3|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARBURST   | out |    2|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARLOCK    | out |    2|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARCACHE   | out |    4|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARPROT    | out |    3|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARQOS     | out |    4|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARREGION  | out |    4|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_ARUSER    | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_RVALID    |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_RREADY    | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_RDATA     |  in |   32|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_RLAST     |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_RID       |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_RUSER     |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_RRESP     |  in |    2|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_BVALID    |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_BREADY    | out |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_BRESP     |  in |    2|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_BID       |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
|m_axi_SBUS_data_BUSER     |  in |    1|    m_axi   |   SBUS_data  |    pointer   |
+--------------------------+-----+-----+------------+--------------+--------------+

