{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494906812042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494906812049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 21:53:31 2017 " "Processing started: Mon May 15 21:53:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494906812049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906812049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta KPN -c KPN " "Command: quartus_sta KPN -c KPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906812050 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1494906812545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906812832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906812832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906812939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906812939 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "528 " "TimeQuest Timing Analyzer is analyzing 528 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KPN.sdc " "Synopsys Design Constraints File file not found: 'KPN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814109 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814109 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider_module:clk_inst\|divcounter\[23\] clock_divider_module:clk_inst\|divcounter\[23\] " "create_clock -period 1.000 -name clock_divider_module:clk_inst\|divcounter\[23\] clock_divider_module:clk_inst\|divcounter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494906814120 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494906814120 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst4\|buffer\[0\] lcd_fifo:fifo_module_inst4\|buffer\[0\] " "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst4\|buffer\[0\] lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494906814120 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst4\|full_reg lcd_fifo:fifo_module_inst4\|full_reg " "create_clock -period 1.000 -name lcd_fifo:fifo_module_inst4\|full_reg lcd_fifo:fifo_module_inst4\|full_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1494906814120 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814120 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst4\|Equal1~0  from: datad  to: combout " "Cell: fifo_module_inst4\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494906814134 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814134 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814161 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1494906814167 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494906814224 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494906814427 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.409 " "Worst-case setup slack is -24.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.409            -719.832 clock_divider_module:clk_inst\|divcounter\[23\]  " "  -24.409            -719.832 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.934             -48.799 clk  " "   -3.934             -48.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.470            -556.057 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -2.470            -556.057 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433            -558.578 lcd_fifo:fifo_module_inst4\|full_reg  " "   -2.433            -558.578 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.770 " "Worst-case hold slack is -0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770             -29.761 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -0.770             -29.761 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675             -20.722 lcd_fifo:fifo_module_inst4\|full_reg  " "   -0.675             -20.722 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 clock_divider_module:clk_inst\|divcounter\[23\]  " "    0.332               0.000 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 clk  " "    0.634               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 clk  " "   -3.000             -39.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -243.983 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -2.693            -243.983 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 lcd_fifo:fifo_module_inst4\|full_reg  " "    0.199               0.000 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "    0.260               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906814510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814510 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494906814784 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814784 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494906814801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906814853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906816303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst4\|Equal1~0  from: datad  to: combout " "Cell: fifo_module_inst4\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494906816499 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906816499 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906816526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494906816577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906816577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.073 " "Worst-case setup slack is -22.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.073            -644.947 clock_divider_module:clk_inst\|divcounter\[23\]  " "  -22.073            -644.947 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.501             -41.893 clk  " "   -3.501             -41.893 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.325            -538.827 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -2.325            -538.827 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.292            -540.783 lcd_fifo:fifo_module_inst4\|full_reg  " "   -2.292            -540.783 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906816590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.773 " "Worst-case hold slack is -0.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773             -33.300 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -0.773             -33.300 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681             -22.215 lcd_fifo:fifo_module_inst4\|full_reg  " "   -0.681             -22.215 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clock_divider_module:clk_inst\|divcounter\[23\]  " "    0.329               0.000 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 clk  " "    0.579               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906816621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906816638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906816664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 clk  " "   -3.000             -39.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -242.727 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -2.649            -242.727 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 lcd_fifo:fifo_module_inst4\|full_reg  " "    0.207               0.000 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "    0.244               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906816681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906816681 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494906817101 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906817101 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494906817123 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_module_inst4\|Equal1~0  from: datad  to: combout " "Cell: fifo_module_inst4\|Equal1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494906817397 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906817397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906817450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494906817552 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906817552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.567 " "Worst-case setup slack is -11.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.567            -289.700 clock_divider_module:clk_inst\|divcounter\[23\]  " "  -11.567            -289.700 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474             -13.863 clk  " "   -1.474             -13.863 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392            -153.096 lcd_fifo:fifo_module_inst4\|full_reg  " "   -1.392            -153.096 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375            -167.396 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -1.375            -167.396 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906817613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.607 " "Worst-case hold slack is -0.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607             -52.582 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "   -0.607             -52.582 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578             -47.276 lcd_fifo:fifo_module_inst4\|full_reg  " "   -0.578             -47.276 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clock_divider_module:clk_inst\|divcounter\[23\]  " "    0.125               0.000 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clk  " "    0.289               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906817668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906817694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906817720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.275 clk  " "   -3.000             -27.275 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -138.000 clock_divider_module:clk_inst\|divcounter\[23\]  " "   -1.000            -138.000 clock_divider_module:clk_inst\|divcounter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 lcd_fifo:fifo_module_inst4\|full_reg  " "    0.292               0.000 lcd_fifo:fifo_module_inst4\|full_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\]  " "    0.314               0.000 lcd_fifo:fifo_module_inst4\|buffer\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494906817743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906817743 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494906818145 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906818145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906819298 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906819300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494906819590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 15 21:53:39 2017 " "Processing ended: Mon May 15 21:53:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494906819590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494906819590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494906819590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494906819590 ""}
