#FIG 3.2  Produced by xfig version 3.2.5c
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
6 5625 3600 10035 8415
6 5625 3600 7768 5940
6 6668 4005 7015 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6668 4005 7015 4005 7015 4237 6668 4237 6668 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7015 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 6714 4133 \\texttt{ALU} \001
-6
6 6239 4005 6586 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6239 4005 6586 4005 6586 4237 6239 4237 6239 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6586 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 6285 4133 \\texttt{ALU} \001
-6
6 5834 4005 6181 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 5834 4005 6181 4005 6181 4237 5834 4237 5834 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6181 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 5880 4133 \\texttt{ALU} \001
-6
6 5834 4295 6181 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 5834 4295 6181 4295 6181 4527 5834 4527 5834 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6181 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 5880 4422 \\texttt{ALU} \001
-6
6 6227 4295 6575 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6227 4295 6575 4295 6575 4527 6227 4527 6227 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6575 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 6274 4422 \\texttt{ALU} \001
-6
6 6668 4295 7015 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6668 4295 7015 4295 7015 4527 6668 4527 6668 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7015 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 6714 4422 \\texttt{ALU} \001
-6
6 7073 4295 7420 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 7073 4295 7420 4295 7420 4527 7073 4527 7073 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7420 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 7119 4422 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 5857 3658 7420 3658 7420 3948 5857 3948 5857 3658
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 5648 4585 7733 4585 7733 5199 5648 5199 5648 4585
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 7073 4005 7420 4005 7420 4237 7073 4237 7073 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7420 4121
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 5660 5257 7733 5257 7733 5523 5660 5523 5660 5257
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 5625 3600 7768 3600 7768 5940 5625 5940 5625 3600
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 5660 5592 7733 5592 7733 5859 5660 5859 5660 5592
4 0 0 50 -1 0 3 0.0000 6 43 286 7119 4133 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 6355 4897 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 6262 3797 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 6308 5396 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 6401 5731 \\texttt{ScratchPad Memory} \001
-6
6 7892 3600 10035 5940
6 8935 4005 9282 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8935 4005 9282 4005 9282 4237 8935 4237 8935 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9282 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 8981 4133 \\texttt{ALU} \001
-6
6 8506 4005 8853 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8506 4005 8853 4005 8853 4237 8506 4237 8506 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8853 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 8552 4133 \\texttt{ALU} \001
-6
6 8101 4005 8448 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8101 4005 8448 4005 8448 4237 8101 4237 8101 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8448 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 8147 4133 \\texttt{ALU} \001
-6
6 8101 4295 8448 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8101 4295 8448 4295 8448 4527 8101 4527 8101 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8448 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 8147 4422 \\texttt{ALU} \001
-6
6 8494 4295 8842 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8494 4295 8842 4295 8842 4527 8494 4527 8494 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8842 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 8541 4422 \\texttt{ALU} \001
-6
6 8935 4295 9282 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8935 4295 9282 4295 9282 4527 8935 4527 8935 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9282 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 8981 4422 \\texttt{ALU} \001
-6
6 9340 4295 9687 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 9340 4295 9687 4295 9687 4527 9340 4527 9340 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9687 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 9386 4422 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 8124 3658 9687 3658 9687 3948 8124 3948 8124 3658
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 7915 4585 10000 4585 10000 5199 7915 5199 7915 4585
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 9340 4005 9687 4005 9687 4237 9340 4237 9340 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9687 4121
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 7927 5257 10000 5257 10000 5523 7927 5523 7927 5257
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 7892 3600 10035 3600 10035 5940 7892 5940 7892 3600
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 7927 5592 10000 5592 10000 5859 7927 5859 7927 5592
4 0 0 50 -1 0 3 0.0000 6 43 286 9386 4133 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 8622 4897 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 8529 3797 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 8575 5396 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 8668 5731 \\texttt{ScratchPad Memory} \001
-6
6 5642 6075 7785 8415
6 6685 6480 7032 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6685 6480 7032 6480 7032 6712 6685 6712 6685 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7032 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 6731 6608 \\texttt{ALU} \001
-6
6 6256 6480 6603 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6256 6480 6603 6480 6603 6712 6256 6712 6256 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6603 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 6302 6608 \\texttt{ALU} \001
-6
6 5851 6480 6198 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 5851 6480 6198 6480 6198 6712 5851 6712 5851 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6198 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 5897 6608 \\texttt{ALU} \001
-6
6 5851 6770 6198 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 5851 6770 6198 6770 6198 7002 5851 7002 5851 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6198 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 5897 6897 \\texttt{ALU} \001
-6
6 6244 6770 6592 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6244 6770 6592 6770 6592 7002 6244 7002 6244 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6592 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 6291 6897 \\texttt{ALU} \001
-6
6 6685 6770 7032 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6685 6770 7032 6770 7032 7002 6685 7002 6685 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7032 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 6731 6897 \\texttt{ALU} \001
-6
6 7090 6770 7437 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 7090 6770 7437 6770 7437 7002 7090 7002 7090 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7437 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 7136 6897 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 5874 6133 7437 6133 7437 6423 5874 6423 5874 6133
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 5665 7060 7750 7060 7750 7674 5665 7674 5665 7060
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 7090 6480 7437 6480 7437 6712 7090 6712 7090 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7437 6596
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 5677 7732 7750 7732 7750 7998 5677 7998 5677 7732
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 5642 6075 7785 6075 7785 8415 5642 8415 5642 6075
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 5677 8067 7750 8067 7750 8334 5677 8334 5677 8067
4 0 0 50 -1 0 3 0.0000 6 43 286 7136 6608 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 6372 7372 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 6279 6272 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 6325 7871 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 6418 8206 \\texttt{ScratchPad Memory} \001
-6
6 7892 6075 10035 8415
6 8935 6480 9282 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8935 6480 9282 6480 9282 6712 8935 6712 8935 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9282 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 8981 6608 \\texttt{ALU} \001
-6
6 8506 6480 8853 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8506 6480 8853 6480 8853 6712 8506 6712 8506 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8853 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 8552 6608 \\texttt{ALU} \001
-6
6 8101 6480 8448 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8101 6480 8448 6480 8448 6712 8101 6712 8101 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8448 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 8147 6608 \\texttt{ALU} \001
-6
6 8101 6770 8448 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8101 6770 8448 6770 8448 7002 8101 7002 8101 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8448 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 8147 6897 \\texttt{ALU} \001
-6
6 8494 6770 8842 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8494 6770 8842 6770 8842 7002 8494 7002 8494 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8842 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 8541 6897 \\texttt{ALU} \001
-6
6 8935 6770 9282 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8935 6770 9282 6770 9282 7002 8935 7002 8935 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9282 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 8981 6897 \\texttt{ALU} \001
-6
6 9340 6770 9687 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 9340 6770 9687 6770 9687 7002 9340 7002 9340 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9687 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 9386 6897 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 8124 6133 9687 6133 9687 6423 8124 6423 8124 6133
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 7915 7060 10000 7060 10000 7674 7915 7674 7915 7060
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 9340 6480 9687 6480 9687 6712 9340 6712 9340 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9687 6596
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 7927 7732 10000 7732 10000 7998 7927 7998 7927 7732
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 7892 6075 10035 6075 10035 8415 7892 8415 7892 6075
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 7927 8067 10000 8067 10000 8334 7927 8334 7927 8067
4 0 0 50 -1 0 3 0.0000 6 43 286 9386 6608 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 8622 7372 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 8529 6272 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 8575 7871 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 8668 8206 \\texttt{ScratchPad Memory} \001
-6
-6
6 5625 8640 10035 13455
6 5625 8640 7768 10980
6 6668 9045 7015 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6668 9045 7015 9045 7015 9277 6668 9277 6668 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7015 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 6714 9173 \\texttt{ALU} \001
-6
6 6239 9045 6586 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6239 9045 6586 9045 6586 9277 6239 9277 6239 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6586 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 6285 9173 \\texttt{ALU} \001
-6
6 5834 9045 6181 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 5834 9045 6181 9045 6181 9277 5834 9277 5834 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6181 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 5880 9173 \\texttt{ALU} \001
-6
6 5834 9335 6181 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 5834 9335 6181 9335 6181 9567 5834 9567 5834 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6181 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 5880 9462 \\texttt{ALU} \001
-6
6 6227 9335 6575 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6227 9335 6575 9335 6575 9567 6227 9567 6227 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6575 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 6274 9462 \\texttt{ALU} \001
-6
6 6668 9335 7015 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6668 9335 7015 9335 7015 9567 6668 9567 6668 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7015 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 6714 9462 \\texttt{ALU} \001
-6
6 7073 9335 7420 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 7073 9335 7420 9335 7420 9567 7073 9567 7073 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7420 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 7119 9462 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 5857 8698 7420 8698 7420 8988 5857 8988 5857 8698
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 5648 9625 7733 9625 7733 10239 5648 10239 5648 9625
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 7073 9045 7420 9045 7420 9277 7073 9277 7073 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7420 9161
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 5660 10297 7733 10297 7733 10563 5660 10563 5660 10297
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 5625 8640 7768 8640 7768 10980 5625 10980 5625 8640
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 5660 10632 7733 10632 7733 10899 5660 10899 5660 10632
4 0 0 50 -1 0 3 0.0000 6 43 286 7119 9173 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 6355 9937 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 6262 8837 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 6308 10436 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 6401 10771 \\texttt{ScratchPad Memory} \001
-6
6 7892 8640 10035 10980
6 8935 9045 9282 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8935 9045 9282 9045 9282 9277 8935 9277 8935 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9282 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 8981 9173 \\texttt{ALU} \001
-6
6 8506 9045 8853 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8506 9045 8853 9045 8853 9277 8506 9277 8506 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8853 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 8552 9173 \\texttt{ALU} \001
-6
6 8101 9045 8448 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8101 9045 8448 9045 8448 9277 8101 9277 8101 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8448 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 8147 9173 \\texttt{ALU} \001
-6
6 8101 9335 8448 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8101 9335 8448 9335 8448 9567 8101 9567 8101 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8448 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 8147 9462 \\texttt{ALU} \001
-6
6 8494 9335 8842 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8494 9335 8842 9335 8842 9567 8494 9567 8494 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8842 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 8541 9462 \\texttt{ALU} \001
-6
6 8935 9335 9282 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8935 9335 9282 9335 9282 9567 8935 9567 8935 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9282 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 8981 9462 \\texttt{ALU} \001
-6
6 9340 9335 9687 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 9340 9335 9687 9335 9687 9567 9340 9567 9340 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9687 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 9386 9462 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 8124 8698 9687 8698 9687 8988 8124 8988 8124 8698
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 7915 9625 10000 9625 10000 10239 7915 10239 7915 9625
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 9340 9045 9687 9045 9687 9277 9340 9277 9340 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9687 9161
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 7927 10297 10000 10297 10000 10563 7927 10563 7927 10297
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 7892 8640 10035 8640 10035 10980 7892 10980 7892 8640
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 7927 10632 10000 10632 10000 10899 7927 10899 7927 10632
4 0 0 50 -1 0 3 0.0000 6 43 286 9386 9173 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 8622 9937 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 8529 8837 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 8575 10436 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 8668 10771 \\texttt{ScratchPad Memory} \001
-6
6 5642 11115 7785 13455
6 6685 11520 7032 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6685 11520 7032 11520 7032 11752 6685 11752 6685 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7032 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 6731 11648 \\texttt{ALU} \001
-6
6 6256 11520 6603 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6256 11520 6603 11520 6603 11752 6256 11752 6256 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6603 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 6302 11648 \\texttt{ALU} \001
-6
6 5851 11520 6198 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 5851 11520 6198 11520 6198 11752 5851 11752 5851 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6198 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 5897 11648 \\texttt{ALU} \001
-6
6 5851 11810 6198 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 5851 11810 6198 11810 6198 12042 5851 12042 5851 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6198 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 5897 11937 \\texttt{ALU} \001
-6
6 6244 11810 6592 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6244 11810 6592 11810 6592 12042 6244 12042 6244 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 6592 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 6291 11937 \\texttt{ALU} \001
-6
6 6685 11810 7032 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 6685 11810 7032 11810 7032 12042 6685 12042 6685 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7032 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 6731 11937 \\texttt{ALU} \001
-6
6 7090 11810 7437 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 7090 11810 7437 11810 7437 12042 7090 12042 7090 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7437 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 7136 11937 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 5874 11173 7437 11173 7437 11463 5874 11463 5874 11173
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 5665 12100 7750 12100 7750 12714 5665 12714 5665 12100
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 7090 11520 7437 11520 7437 11752 7090 11752 7090 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 7437 11636
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 5677 12772 7750 12772 7750 13038 5677 13038 5677 12772
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 5642 11115 7785 11115 7785 13455 5642 13455 5642 11115
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 5677 13107 7750 13107 7750 13374 5677 13374 5677 13107
4 0 0 50 -1 0 3 0.0000 6 43 286 7136 11648 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 6372 12412 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 6279 11312 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 6325 12911 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 6418 13246 \\texttt{ScratchPad Memory} \001
-6
6 7892 11115 10035 13455
6 8935 11520 9282 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8935 11520 9282 11520 9282 11752 8935 11752 8935 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9282 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 8981 11648 \\texttt{ALU} \001
-6
6 8506 11520 8853 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8506 11520 8853 11520 8853 11752 8506 11752 8506 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8853 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 8552 11648 \\texttt{ALU} \001
-6
6 8101 11520 8448 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8101 11520 8448 11520 8448 11752 8101 11752 8101 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8448 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 8147 11648 \\texttt{ALU} \001
-6
6 8101 11810 8448 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8101 11810 8448 11810 8448 12042 8101 12042 8101 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8448 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 8147 11937 \\texttt{ALU} \001
-6
6 8494 11810 8842 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8494 11810 8842 11810 8842 12042 8494 12042 8494 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 8842 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 8541 11937 \\texttt{ALU} \001
-6
6 8935 11810 9282 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 8935 11810 9282 11810 9282 12042 8935 12042 8935 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9282 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 8981 11937 \\texttt{ALU} \001
-6
6 9340 11810 9687 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 9340 11810 9687 11810 9687 12042 9340 12042 9340 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9687 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 9386 11937 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 8124 11173 9687 11173 9687 11463 8124 11463 8124 11173
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 7915 12100 10000 12100 10000 12714 7915 12714 7915 12100
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 9340 11520 9687 11520 9687 11752 9340 11752 9340 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 9687 11636
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 7927 12772 10000 12772 10000 13038 7927 13038 7927 12772
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 7892 11115 10035 11115 10035 13455 7892 13455 7892 11115
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 7927 13107 10000 13107 10000 13374 7927 13374 7927 13107
4 0 0 50 -1 0 3 0.0000 6 43 286 9386 11648 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 8622 12412 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 8529 11312 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 8575 12911 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 8668 13246 \\texttt{ScratchPad Memory} \001
-6
-6
6 10215 8640 14625 13455
6 10215 8640 12358 10980
6 11258 9045 11605 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11258 9045 11605 9045 11605 9277 11258 9277 11258 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11605 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 11304 9173 \\texttt{ALU} \001
-6
6 10829 9045 11176 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10829 9045 11176 9045 11176 9277 10829 9277 10829 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11176 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 10875 9173 \\texttt{ALU} \001
-6
6 10424 9045 10771 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10424 9045 10771 9045 10771 9277 10424 9277 10424 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 10771 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 10470 9173 \\texttt{ALU} \001
-6
6 10424 9335 10771 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10424 9335 10771 9335 10771 9567 10424 9567 10424 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 10771 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 10470 9462 \\texttt{ALU} \001
-6
6 10817 9335 11165 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10817 9335 11165 9335 11165 9567 10817 9567 10817 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11165 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 10864 9462 \\texttt{ALU} \001
-6
6 11258 9335 11605 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11258 9335 11605 9335 11605 9567 11258 9567 11258 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11605 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 11304 9462 \\texttt{ALU} \001
-6
6 11663 9335 12010 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11663 9335 12010 9335 12010 9567 11663 9567 11663 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 12010 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 11709 9462 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 10447 8698 12010 8698 12010 8988 10447 8988 10447 8698
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 10238 9625 12323 9625 12323 10239 10238 10239 10238 9625
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11663 9045 12010 9045 12010 9277 11663 9277 11663 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 12010 9161
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 10250 10297 12323 10297 12323 10563 10250 10563 10250 10297
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 10215 8640 12358 8640 12358 10980 10215 10980 10215 8640
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 10250 10632 12323 10632 12323 10899 10250 10899 10250 10632
4 0 0 50 -1 0 3 0.0000 6 43 286 11709 9173 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 10945 9937 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 10852 8837 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 10898 10436 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 10991 10771 \\texttt{ScratchPad Memory} \001
-6
6 12482 8640 14625 10980
6 13525 9045 13872 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13525 9045 13872 9045 13872 9277 13525 9277 13525 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13872 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 13571 9173 \\texttt{ALU} \001
-6
6 13096 9045 13443 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13096 9045 13443 9045 13443 9277 13096 9277 13096 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13443 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 13142 9173 \\texttt{ALU} \001
-6
6 12691 9045 13038 9277
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 12691 9045 13038 9045 13038 9277 12691 9277 12691 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13038 9161
4 0 0 50 -1 0 3 0.0000 6 43 286 12737 9173 \\texttt{ALU} \001
-6
6 12691 9335 13038 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 12691 9335 13038 9335 13038 9567 12691 9567 12691 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13038 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 12737 9462 \\texttt{ALU} \001
-6
6 13084 9335 13432 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13084 9335 13432 9335 13432 9567 13084 9567 13084 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13432 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 13131 9462 \\texttt{ALU} \001
-6
6 13525 9335 13872 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13525 9335 13872 9335 13872 9567 13525 9567 13525 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13872 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 13571 9462 \\texttt{ALU} \001
-6
6 13930 9335 14277 9567
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13930 9335 14277 9335 14277 9567 13930 9567 13930 9335
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 14277 9451
4 0 0 50 -1 0 3 0.0000 6 43 286 13976 9462 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 12714 8698 14277 8698 14277 8988 12714 8988 12714 8698
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 12505 9625 14590 9625 14590 10239 12505 10239 12505 9625
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13930 9045 14277 9045 14277 9277 13930 9277 13930 9045
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 14277 9161
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 12517 10297 14590 10297 14590 10563 12517 10563 12517 10297
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 12482 8640 14625 8640 14625 10980 12482 10980 12482 8640
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 12517 10632 14590 10632 14590 10899 12517 10899 12517 10632
4 0 0 50 -1 0 3 0.0000 6 43 286 13976 9173 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 13212 9937 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 13119 8837 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 13165 10436 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 13258 10771 \\texttt{ScratchPad Memory} \001
-6
6 10232 11115 12375 13455
6 11275 11520 11622 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11275 11520 11622 11520 11622 11752 11275 11752 11275 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11622 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 11321 11648 \\texttt{ALU} \001
-6
6 10846 11520 11193 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10846 11520 11193 11520 11193 11752 10846 11752 10846 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11193 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 10892 11648 \\texttt{ALU} \001
-6
6 10441 11520 10788 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10441 11520 10788 11520 10788 11752 10441 11752 10441 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 10788 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 10487 11648 \\texttt{ALU} \001
-6
6 10441 11810 10788 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10441 11810 10788 11810 10788 12042 10441 12042 10441 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 10788 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 10487 11937 \\texttt{ALU} \001
-6
6 10834 11810 11182 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10834 11810 11182 11810 11182 12042 10834 12042 10834 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11182 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 10881 11937 \\texttt{ALU} \001
-6
6 11275 11810 11622 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11275 11810 11622 11810 11622 12042 11275 12042 11275 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11622 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 11321 11937 \\texttt{ALU} \001
-6
6 11680 11810 12027 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11680 11810 12027 11810 12027 12042 11680 12042 11680 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 12027 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 11726 11937 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 10464 11173 12027 11173 12027 11463 10464 11463 10464 11173
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 10255 12100 12340 12100 12340 12714 10255 12714 10255 12100
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11680 11520 12027 11520 12027 11752 11680 11752 11680 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 12027 11636
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 10267 12772 12340 12772 12340 13038 10267 13038 10267 12772
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 10232 11115 12375 11115 12375 13455 10232 13455 10232 11115
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 10267 13107 12340 13107 12340 13374 10267 13374 10267 13107
4 0 0 50 -1 0 3 0.0000 6 43 286 11726 11648 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 10962 12412 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 10869 11312 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 10915 12911 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 11008 13246 \\texttt{ScratchPad Memory} \001
-6
6 12482 11115 14625 13455
6 13525 11520 13872 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13525 11520 13872 11520 13872 11752 13525 11752 13525 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13872 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 13571 11648 \\texttt{ALU} \001
-6
6 13096 11520 13443 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13096 11520 13443 11520 13443 11752 13096 11752 13096 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13443 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 13142 11648 \\texttt{ALU} \001
-6
6 12691 11520 13038 11752
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 12691 11520 13038 11520 13038 11752 12691 11752 12691 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13038 11636
4 0 0 50 -1 0 3 0.0000 6 43 286 12737 11648 \\texttt{ALU} \001
-6
6 12691 11810 13038 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 12691 11810 13038 11810 13038 12042 12691 12042 12691 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13038 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 12737 11937 \\texttt{ALU} \001
-6
6 13084 11810 13432 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13084 11810 13432 11810 13432 12042 13084 12042 13084 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13432 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 13131 11937 \\texttt{ALU} \001
-6
6 13525 11810 13872 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13525 11810 13872 11810 13872 12042 13525 12042 13525 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13872 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 13571 11937 \\texttt{ALU} \001
-6
6 13930 11810 14277 12042
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13930 11810 14277 11810 14277 12042 13930 12042 13930 11810
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 14277 11926
4 0 0 50 -1 0 3 0.0000 6 43 286 13976 11937 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 12714 11173 14277 11173 14277 11463 12714 11463 12714 11173
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 12505 12100 14590 12100 14590 12714 12505 12714 12505 12100
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13930 11520 14277 11520 14277 11752 13930 11752 13930 11520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 14277 11636
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 12517 12772 14590 12772 14590 13038 12517 13038 12517 12772
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 12482 11115 14625 11115 14625 13455 12482 13455 12482 11115
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 12517 13107 14590 13107 14590 13374 12517 13374 12517 13107
4 0 0 50 -1 0 3 0.0000 6 43 286 13976 11648 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 13212 12412 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 13119 11312 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 13165 12911 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 13258 13246 \\texttt{ScratchPad Memory} \001
-6
-6
6 10215 3600 14625 8415
6 10215 3600 12358 5940
6 11258 4005 11605 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11258 4005 11605 4005 11605 4237 11258 4237 11258 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11605 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 11304 4133 \\texttt{ALU} \001
-6
6 10829 4005 11176 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10829 4005 11176 4005 11176 4237 10829 4237 10829 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11176 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 10875 4133 \\texttt{ALU} \001
-6
6 10424 4005 10771 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10424 4005 10771 4005 10771 4237 10424 4237 10424 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 10771 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 10470 4133 \\texttt{ALU} \001
-6
6 10424 4295 10771 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10424 4295 10771 4295 10771 4527 10424 4527 10424 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 10771 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 10470 4422 \\texttt{ALU} \001
-6
6 10817 4295 11165 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10817 4295 11165 4295 11165 4527 10817 4527 10817 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11165 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 10864 4422 \\texttt{ALU} \001
-6
6 11258 4295 11605 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11258 4295 11605 4295 11605 4527 11258 4527 11258 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11605 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 11304 4422 \\texttt{ALU} \001
-6
6 11663 4295 12010 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11663 4295 12010 4295 12010 4527 11663 4527 11663 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 12010 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 11709 4422 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 10447 3658 12010 3658 12010 3948 10447 3948 10447 3658
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 10238 4585 12323 4585 12323 5199 10238 5199 10238 4585
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11663 4005 12010 4005 12010 4237 11663 4237 11663 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 12010 4121
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 10250 5257 12323 5257 12323 5523 10250 5523 10250 5257
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 10215 3600 12358 3600 12358 5940 10215 5940 10215 3600
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 10250 5592 12323 5592 12323 5859 10250 5859 10250 5592
4 0 0 50 -1 0 3 0.0000 6 43 286 11709 4133 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 10945 4897 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 10852 3797 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 10898 5396 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 10991 5731 \\texttt{ScratchPad Memory} \001
-6
6 12482 3600 14625 5940
6 13525 4005 13872 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13525 4005 13872 4005 13872 4237 13525 4237 13525 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13872 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 13571 4133 \\texttt{ALU} \001
-6
6 13096 4005 13443 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13096 4005 13443 4005 13443 4237 13096 4237 13096 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13443 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 13142 4133 \\texttt{ALU} \001
-6
6 12691 4005 13038 4237
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 12691 4005 13038 4005 13038 4237 12691 4237 12691 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13038 4121
4 0 0 50 -1 0 3 0.0000 6 43 286 12737 4133 \\texttt{ALU} \001
-6
6 12691 4295 13038 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 12691 4295 13038 4295 13038 4527 12691 4527 12691 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13038 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 12737 4422 \\texttt{ALU} \001
-6
6 13084 4295 13432 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13084 4295 13432 4295 13432 4527 13084 4527 13084 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13432 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 13131 4422 \\texttt{ALU} \001
-6
6 13525 4295 13872 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13525 4295 13872 4295 13872 4527 13525 4527 13525 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13872 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 13571 4422 \\texttt{ALU} \001
-6
6 13930 4295 14277 4527
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13930 4295 14277 4295 14277 4527 13930 4527 13930 4295
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 14277 4411
4 0 0 50 -1 0 3 0.0000 6 43 286 13976 4422 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 12714 3658 14277 3658 14277 3948 12714 3948 12714 3658
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 12505 4585 14590 4585 14590 5199 12505 5199 12505 4585
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13930 4005 14277 4005 14277 4237 13930 4237 13930 4005
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 14277 4121
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 12517 5257 14590 5257 14590 5523 12517 5523 12517 5257
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 12482 3600 14625 3600 14625 5940 12482 5940 12482 3600
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 12517 5592 14590 5592 14590 5859 12517 5859 12517 5592
4 0 0 50 -1 0 3 0.0000 6 43 286 13976 4133 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 13212 4897 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 13119 3797 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 13165 5396 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 13258 5731 \\texttt{ScratchPad Memory} \001
-6
6 10232 6075 12375 8415
6 11275 6480 11622 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11275 6480 11622 6480 11622 6712 11275 6712 11275 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11622 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 11321 6608 \\texttt{ALU} \001
-6
6 10846 6480 11193 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10846 6480 11193 6480 11193 6712 10846 6712 10846 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11193 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 10892 6608 \\texttt{ALU} \001
-6
6 10441 6480 10788 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10441 6480 10788 6480 10788 6712 10441 6712 10441 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 10788 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 10487 6608 \\texttt{ALU} \001
-6
6 10441 6770 10788 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10441 6770 10788 6770 10788 7002 10441 7002 10441 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 10788 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 10487 6897 \\texttt{ALU} \001
-6
6 10834 6770 11182 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 10834 6770 11182 6770 11182 7002 10834 7002 10834 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11182 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 10881 6897 \\texttt{ALU} \001
-6
6 11275 6770 11622 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11275 6770 11622 6770 11622 7002 11275 7002 11275 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 11622 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 11321 6897 \\texttt{ALU} \001
-6
6 11680 6770 12027 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11680 6770 12027 6770 12027 7002 11680 7002 11680 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 12027 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 11726 6897 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 10464 6133 12027 6133 12027 6423 10464 6423 10464 6133
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 10255 7060 12340 7060 12340 7674 10255 7674 10255 7060
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 11680 6480 12027 6480 12027 6712 11680 6712 11680 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 12027 6596
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 10267 7732 12340 7732 12340 7998 10267 7998 10267 7732
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 10232 6075 12375 6075 12375 8415 10232 8415 10232 6075
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 10267 8067 12340 8067 12340 8334 10267 8334 10267 8067
4 0 0 50 -1 0 3 0.0000 6 43 286 11726 6608 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 10962 7372 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 10869 6272 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 10915 7871 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 11008 8206 \\texttt{ScratchPad Memory} \001
-6
6 12482 6075 14625 8415
6 13525 6480 13872 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13525 6480 13872 6480 13872 6712 13525 6712 13525 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13872 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 13571 6608 \\texttt{ALU} \001
-6
6 13096 6480 13443 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13096 6480 13443 6480 13443 6712 13096 6712 13096 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13443 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 13142 6608 \\texttt{ALU} \001
-6
6 12691 6480 13038 6712
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 12691 6480 13038 6480 13038 6712 12691 6712 12691 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13038 6596
4 0 0 50 -1 0 3 0.0000 6 43 286 12737 6608 \\texttt{ALU} \001
-6
6 12691 6770 13038 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 12691 6770 13038 6770 13038 7002 12691 7002 12691 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13038 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 12737 6897 \\texttt{ALU} \001
-6
6 13084 6770 13432 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13084 6770 13432 6770 13432 7002 13084 7002 13084 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13432 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 13131 6897 \\texttt{ALU} \001
-6
6 13525 6770 13872 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13525 6770 13872 6770 13872 7002 13525 7002 13525 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 13872 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 13571 6897 \\texttt{ALU} \001
-6
6 13930 6770 14277 7002
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13930 6770 14277 6770 14277 7002 13930 7002 13930 6770
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 14277 6886
4 0 0 50 -1 0 3 0.0000 6 43 286 13976 6897 \\texttt{ALU} \001
-6
2 2 0 1 0 16 50 -1 20 0.000 0 0 -1 0 0 5
	 12714 6133 14277 6133 14277 6423 12714 6423 12714 6133
2 2 0 1 0 26 50 -1 20 0.000 0 0 -1 0 0 5
	 12505 7060 14590 7060 14590 7674 12505 7674 12505 7060
2 2 0 1 0 28 50 -1 20 0.000 0 0 -1 0 0 5
	 13930 6480 14277 6480 14277 6712 13930 6712 13930 6480
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 1
	 14277 6596
2 2 0 1 0 13 50 -1 20 0.000 0 0 -1 0 0 5
	 12517 7732 14590 7732 14590 7998 12517 7998 12517 7732
2 2 1 1 0 7 49 -1 -1 4.000 0 0 -1 0 0 5
	 12482 6075 14625 6075 14625 8415 12482 8415 12482 6075
2 2 0 1 0 11 50 -1 20 0.000 0 0 -1 0 0 5
	 12517 8067 14590 8067 14590 8334 12517 8334 12517 8067
4 0 0 50 -1 0 3 0.0000 6 43 286 13976 6608 \\texttt{ALU} \001
4 0 0 50 -1 0 3 0.0000 6 47 849 13212 7372 \\texttt{Configurable Context Registers} \001
4 0 0 50 -1 0 3 0.0000 6 43 795 13119 6272 \\texttt{Instruction/Thread Scheduler} \001
4 0 0 50 -1 0 3 0.0000 6 43 386 13165 7871 \\texttt{Cache L1} \001
4 0 0 50 -1 0 3 0.0000 6 47 606 13258 8206 \\texttt{ScratchPad Memory} \001
-6
-6
