{"Source Block": ["oh/elink/dv/elink_e16_model.v@1544:1555@HdlStmProcess", "   //# even bytes\n   always @ (posedge rxi_lclk)\n     data_even_reg[LW-1:0] <= rxi_data[LW-1:0];\n\n   //# odd bytes\n   always @ (negedge rxi_lclk)\n     data_odd_reg[LW-1:0] <= rxi_data[LW-1:0];\n\n   //##################################################\n   //# We should differentiate between read and write\n   //# transactions since link_rxi_buffer can accept\n   //# the transactions of one type only.\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1540:1551", "\t  frame_reg     <= rxi_frame;\n\t  frame_reg_del <= frame_reg;\n       end\n\n   //# even bytes\n   always @ (posedge rxi_lclk)\n     data_even_reg[LW-1:0] <= rxi_data[LW-1:0];\n\n   //# odd bytes\n   always @ (negedge rxi_lclk)\n     data_odd_reg[LW-1:0] <= rxi_data[LW-1:0];\n\n"]], "Diff Content": {"Delete": [[1549, "   always @ (negedge rxi_lclk)\n"], [1550, "     data_odd_reg[LW-1:0] <= rxi_data[LW-1:0];\n"]], "Add": [[1550, "   input             txo_rd_wait;     // wait indicator on read transactions   \n"], [1550, "   input             txo_wr_wait;     // wait indicator on write transactions  \n"], [1550, "   input \t    c0_clk_in;         // clock of the core  \n"], [1550, "   input \t    c1_clk_in;         // clock of the core  \n"], [1550, "   input \t    c2_clk_in;         // clock of the core  \n"], [1550, "   input \t    c3_clk_in;         // clock of the core  \n"]]}}