/**
 * PIT DRIVER
 */
// Read / Write Macros
#define XAC97_mSetAC97RegisterAccessCommand(BaseAddress, value) \
            XIo_Out32((BaseAddress) + AC97_REG_CONTROL_OFFSET,(value))
#define XAC97_mSetAC97RegisterData(BaseAddress, value) \
            XIo_Out32((BaseAddress) + AC97_REG_WRITE_OFFSET,(value))


#define XPAR_PIT_0_INTERRUPT_MASK 0X000001
#define XPAR_AXI_INTC_0_PIT_0_INTERRUPT_INTR 0
#define XPAR_PIT_0_BASEADDR 0x7BC00000
#define XPAR_PIT_0_HIGHADDR 0x7BC0FFFF

#define CONTROL_INIT_VALUE 0x7

// Register
#define PIT_CONTROL_REG 0x00
#define PIT_DELAY_REG 0x04

void pit_WriteReg(Xuint32 baseaddr, Xuint32 reg_addr, Xuint32 value);
Xuint32 pit_ReadReg(Xuint32 baseaddr, Xuint32 reg_addr);
void pit_setDelay();
