#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 24 14:36:15 2022
# Process ID: 2073406
# Current directory: /media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/vivado.log
# Journal file: /media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a35ticsg324-1L
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v}
# read_verilog {/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a35ticsg324-1L
Command: synth_design -directive default -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2073415 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1834.648 ; gain = 202.719 ; free physical = 9051 ; free virtual = 11273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:6]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:14]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:444]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:449]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:468]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:473]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1043]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1043]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1044]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1044]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1045]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1045]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1046]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1046]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1047]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1047]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1048]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1048]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1049]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1049]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1050]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1050]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1051]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1051]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1052]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1052]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1053]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1053]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1054]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1054]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1055]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1055]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1056]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1056]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1057]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1057]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1058]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1058]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1059]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1059]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1060]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1060]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1061]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1061]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1062]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1062]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1063]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1063]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4062]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4125]
INFO: [Synth 8-155] case statement is not full and has no default [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1947]
INFO: [Synth 8-155] case statement is not full and has no default [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3134]
INFO: [Synth 8-155] case statement is not full and has no default [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3183]
INFO: [Synth 8-155] case statement is not full and has no default [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3201]
INFO: [Synth 8-155] case statement is not full and has no default [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3295]
INFO: [Synth 8-155] case statement is not full and has no default [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3352]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/media/vsuarez/elocaldata/tools/Xilinx/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/media/vsuarez/elocaldata/tools/Xilinx/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/media/vsuarez/elocaldata/tools/Xilinx/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [/media/vsuarez/elocaldata/tools/Xilinx/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4229]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:312]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:53]
WARNING: [Synth 8-3848] Net io_cpu_decode_physicalAddress in module/entity InstructionCache does not have driver. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:87]
WARNING: [Synth 8-3848] Net io_cpu_decode_data in module/entity InstructionCache does not have driver. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:88]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (3#1) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:53]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3908]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3935]
WARNING: [Synth 8-6014] Unused sequential element _zz_93__reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:2580]
WARNING: [Synth 8-6014] Unused sequential element _zz_95__reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:2582]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_formal_rawInDecode_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4262]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_V_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4276]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_R_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4277]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_W_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4278]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_X_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4279]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_U_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4280]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_G_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4281]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_A_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4282]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_D_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4283]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_shared_pteBuffer_RSW_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4284]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:2205]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4495]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_valid_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3352]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_valid_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3353]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_entryToReplace_value_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3923]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_exception_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4339]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_virtualAddress_0_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3352]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_virtualAddress_1_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3352]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_physicalAddress_0_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3360]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_physicalAddress_1_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3361]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_allowRead_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3362]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_allowWrite_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3363]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_allowExecute_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3364]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_allowUser_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3365]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_0_superPage_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3352]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_exception_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4351]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_virtualAddress_0_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3353]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_virtualAddress_1_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3353]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_physicalAddress_0_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3360]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_physicalAddress_1_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3361]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_allowRead_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3362]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_allowWrite_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3363]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_allowExecute_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3364]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_allowUser_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3365]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_1_cache_1_superPage_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3353]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_0_cache_0_allowUser_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3271]
WARNING: [Synth 8-6014] Unused sequential element MmuPlugin_ports_0_cache_1_allowUser_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3271]
WARNING: [Synth 8-3848] Net _zz_158_ in module/entity VexRiscv does not have driver. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:347]
WARNING: [Synth 8-3848] Net _zz_159_ in module/entity VexRiscv does not have driver. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:348]
WARNING: [Synth 8-3848] Net _zz_160_ in module/entity VexRiscv does not have driver. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:349]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (4#1) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:312]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/media/vsuarez/elocaldata/tools/Xilinx/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (5#1) [/media/vsuarez/elocaldata/tools/Xilinx/2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
WARNING: [Synth 8-6014] Unused sequential element soc_soccontroller_scratch_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3180]
WARNING: [Synth 8-6014] Unused sequential element soc_timer_load_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3267]
WARNING: [Synth 8-6014] Unused sequential element soc_timer_reload_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3280]
WARNING: [Synth 8-6014] Unused sequential element soc_timer_en_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3284]
WARNING: [Synth 8-6014] Unused sequential element soc_timer_eventmanager_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3292]
WARNING: [Synth 8-6014] Unused sequential element soc_uart_eventmanager_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3319]
WARNING: [Synth 8-6014] Unused sequential element soc_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3349]
WARNING: [Synth 8-6014] Unused sequential element soc_pullup_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3421]
WARNING: [Synth 8-6014] Unused sequential element soc_csrstorage_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3425]
WARNING: [Synth 8-6014] Unused sequential element soc_setuphandler_eventmanager_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3437]
WARNING: [Synth 8-6014] Unused sequential element soc_inhandler_eventmanager_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3449]
WARNING: [Synth 8-6014] Unused sequential element soc_outhandler_eventmanager_re_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3457]
WARNING: [Synth 8-6014] Unused sequential element soc_usb_core_tx_bitstuff_valid_data_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3540]
WARNING: [Synth 8-6014] Unused sequential element soc_usb_core_tx_bitstuff_o_data_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3563]
WARNING: [Synth 8-6014] Unused sequential element soc_usb_core_rx_o_pkt_in_progress_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3586]
WARNING: [Synth 8-6014] Unused sequential element soc_usb_core_crc5_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3610]
WARNING: [Synth 8-6014] Unused sequential element soc_usb_core_rx_line_state_se11_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3946]
WARNING: [Synth 8-6014] Unused sequential element soc_usb_core_rx_bitstuff_o_error_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:3960]
WARNING: [Synth 8-6014] Unused sequential element memdat_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4071]
WARNING: [Synth 8-6014] Unused sequential element memdat_2_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4088]
WARNING: [Synth 8-6014] Unused sequential element memdat_4_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4105]
WARNING: [Synth 8-6014] Unused sequential element memadr_1_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4140]
WARNING: [Synth 8-6014] Unused sequential element memadr_3_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4156]
WARNING: [Synth 8-6014] Unused sequential element memdat_7_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4172]
WARNING: [Synth 8-6014] Unused sequential element memdat_9_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4189]
WARNING: [Synth 8-6014] Unused sequential element memdat_11_reg was removed.  [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4206]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[11]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[10]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[9]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[8]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[7]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[6]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[5]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[4]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[3]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[2]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_physicalAddress[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[11]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[10]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[9]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[8]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[7]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[6]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[5]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[4]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[3]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[2]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_data[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[11]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_isIoAccess
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowRead
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowWrite
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_isUser
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_isStuck
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.367 ; gain = 282.438 ; free physical = 9041 ; free virtual = 11265
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1929.211 ; gain = 297.281 ; free physical = 9042 ; free virtual = 11266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1929.211 ; gain = 297.281 ; free physical = 9042 ; free virtual = 11266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1936.148 ; gain = 0.000 ; free physical = 9033 ; free virtual = 11257
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk100'. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:43]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_nets clk100]'. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:43]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_nets sys_clk]'. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -include_generated_clocks -of [get_nets soc_clkin]'. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_nets sys_clk]]'. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_nets soc_clkin]]'. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
Finished Parsing XDC File [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.961 ; gain = 0.000 ; free physical = 8872 ; free virtual = 11096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2096.961 ; gain = 0.000 ; free physical = 8872 ; free virtual = 11096
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 9027 ; free virtual = 11250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 9027 ; free virtual = 11250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 9026 ; free virtual = 11250
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'MmuPlugin_shared_pteBuffer_PPN1_reg' and it is trimmed from '12' to '10' bits. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
INFO: [Synth 8-5544] ROM "_zz_151_" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register '_zz_104__reg' in module 'VexRiscv'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1243]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1186]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:2236]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:2285]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:2202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:1156]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_1_reg' and it is trimmed from '10' to '8' bits. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4076]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_3_reg' and it is trimmed from '10' to '8' bits. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.v:4093]
INFO: [Synth 8-802] inferred FSM for state register 'vns_triendpointinterface_fsm_state_reg' in module 'top'
INFO: [Synth 8-3971] The signal "VexRiscv:/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register '_zz_104__reg' using encoding 'one-hot' in module 'VexRiscv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vns_triendpointinterface_fsm_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 9014 ; free virtual = 11240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 13    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 27    
	               30 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 149   
+---RAMs : 
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	              528 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
	              160 Bit         RAMs := 2     
	               80 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 52    
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 3     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 29    
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	  17 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 204   
	   4 Input      1 Bit        Muxes := 11    
	  17 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 85    
+---RAMs : 
	              64K Bit         RAMs := 1     
	              528 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
	              160 Bit         RAMs := 2     
	               80 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 24    
	   5 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 115   
	   3 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 7     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              16K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 59    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 40    
	   3 Input     32 Bit        Muxes := 3     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	  17 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
	   4 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal "VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'soc_outhandler_syncfifobuffered_consume_reg_rep[5]' (FDRE) to 'soc_outhandler_syncfifobuffered_consume_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc_outhandler_syncfifobuffered_consume_reg_rep[4]' (FDRE) to 'soc_outhandler_syncfifobuffered_consume_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc_outhandler_syncfifobuffered_consume_reg_rep[3]' (FDRE) to 'soc_outhandler_syncfifobuffered_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc_outhandler_syncfifobuffered_consume_reg_rep[2]' (FDRE) to 'soc_outhandler_syncfifobuffered_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc_outhandler_syncfifobuffered_consume_reg_rep[1]' (FDRE) to 'soc_outhandler_syncfifobuffered_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc_outhandler_syncfifobuffered_consume_reg_rep[0]' (FDRE) to 'soc_outhandler_syncfifobuffered_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc_outhandler_syncfifobuffered_consume_reg_rep[6]' (FDRE) to 'soc_outhandler_syncfifobuffered_consume_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[3]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_ATOMIC_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_usb_core_response_pid_reg[0] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1]' (FDE) to 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/CsrPlugin_interrupt_code_reg[0]' (FDSE) to 'VexRiscv/CsrPlugin_interrupt_code_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_cache/lineLoader_hadError_reg )
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_94__reg[23]' (FDE) to 'VexRiscv/_zz_163_0__0'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_94__reg[24]' (FDE) to 'VexRiscv/_zz_163_0'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_94__reg[19]' (FDE) to 'VexRiscv/_zz_162_0'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_94__reg[17]' (FDE) to 'VexRiscv/_zz_162_0__1'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_94__reg[18]' (FDE) to 'VexRiscv/_zz_162_0__0'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_94__reg[22]' (FDE) to 'VexRiscv/_zz_163_0__1'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_94__reg[16]' (FDE) to 'VexRiscv/_zz_162_0__2'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_94__reg[21]' (FDE) to 'VexRiscv/_zz_163_0__2'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_92__reg[1]' (FDE) to 'VexRiscv/_zz_92__reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_94__reg[15]' (FDE) to 'VexRiscv/_zz_162_0__3'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[16]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[18]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[19]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[20]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[21]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[22]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[23]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[24]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[25]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[26]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[27]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[28]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[29]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[30]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[1]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[4]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[5]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[6]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[7]' (FD) to 'VexRiscv/CsrPlugin_mip_MTIP_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/CsrPlugin_mip_MTIP_reg' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[8]' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[9]' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[10]' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[13]' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[14]' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[15]' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[1]' (FDE) to 'VexRiscv/decode_to_execute_INSTRUCTION_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_163_0__3' (FDE) to 'VexRiscv/_zz_94__reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[31]' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[11]' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/externalInterruptArray_regNext_reg[12]' (FD) to 'VexRiscv/externalInterruptArray_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[0]' (FDSE) to 'VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_PC_reg[1]' (FDE) to 'VexRiscv/decode_to_execute_PC_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_92__reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_PC_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8892 ; free virtual = 11134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|top         | memdat_6_reg | 2048x9        | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscv    | IBusCachedPlugin_cache/ways_0_datas_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv    | IBusCachedPlugin_cache/ways_0_tags_reg  | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | storage_7_reg                           | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | mem_reg                                 | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+-----------+----------------------+---------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------+-----------+----------------------+---------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	   | 
|top         | storage_4_reg | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|top         | storage_3_reg | Implied   | 2 x 8                | RAM32M x 2	   | 
|top         | storage_6_reg | Implied   | 64 x 8               | RAM64M x 3	   | 
|top         | storage_2_reg | Implied   | 64 x 8               | RAM64M x 3	   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	   | 
|top         | storage_5_reg | Implied   | 16 x 8               | RAM32M x 2	   | 
+------------+---------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8785 ; free virtual = 11026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8785 ; free virtual = 11026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscv    | IBusCachedPlugin_cache/ways_0_datas_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv    | IBusCachedPlugin_cache/ways_0_tags_reg  | 64 x 23(READ_FIRST)    | W |   | 64 x 23(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | storage_7_reg                           | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | mem_reg                                 | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+------------+-----------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+---------------+-----------+----------------------+---------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------+-----------+----------------------+---------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	   | 
|top         | storage_4_reg | Implied   | 2 x 2                | RAM16X1D x 2	 | 
|top         | storage_3_reg | Implied   | 2 x 8                | RAM32M x 2	   | 
|top         | storage_6_reg | Implied   | 64 x 8               | RAM64M x 3	   | 
|top         | storage_2_reg | Implied   | 64 x 8               | RAM64M x 3	   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	   | 
|top         | storage_5_reg | Implied   | 16 x 8               | RAM32M x 2	   | 
+------------+---------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'soc_inhandler_syncfifobuffered_consume_reg_rep[5]' (FDRE) to 'soc_inhandler_syncfifobuffered_consume_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc_inhandler_syncfifobuffered_consume_reg_rep[4]' (FDRE) to 'soc_inhandler_syncfifobuffered_consume_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc_inhandler_syncfifobuffered_consume_reg_rep[3]' (FDRE) to 'soc_inhandler_syncfifobuffered_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc_inhandler_syncfifobuffered_consume_reg_rep[2]' (FDRE) to 'soc_inhandler_syncfifobuffered_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc_inhandler_syncfifobuffered_consume_reg_rep[0]' (FDRE) to 'soc_inhandler_syncfifobuffered_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc_inhandler_syncfifobuffered_consume_reg_rep[1]' (FDRE) to 'soc_inhandler_syncfifobuffered_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc_uart_rx_fifo_consume_reg_rep[3]' (FDRE) to 'soc_uart_rx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc_uart_rx_fifo_consume_reg_rep[2]' (FDRE) to 'soc_uart_rx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc_uart_rx_fifo_consume_reg_rep[0]' (FDRE) to 'soc_uart_rx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc_uart_rx_fifo_consume_reg_rep[1]' (FDRE) to 'soc_uart_rx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc_fifo_consume_reg_rep[5]' (FDRE) to 'soc_fifo_consume_reg[5]'
INFO: [Synth 8-3886] merging instance 'soc_fifo_consume_reg_rep[4]' (FDRE) to 'soc_fifo_consume_reg[4]'
INFO: [Synth 8-3886] merging instance 'soc_fifo_consume_reg_rep[3]' (FDRE) to 'soc_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc_fifo_consume_reg_rep[2]' (FDRE) to 'soc_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc_fifo_consume_reg_rep[0]' (FDRE) to 'soc_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc_fifo_consume_reg_rep[1]' (FDRE) to 'soc_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc_uart_tx_fifo_consume_reg_rep[3]' (FDRE) to 'soc_uart_tx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc_uart_tx_fifo_consume_reg_rep[2]' (FDRE) to 'soc_uart_tx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc_uart_tx_fifo_consume_reg_rep[0]' (FDRE) to 'soc_uart_tx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'soc_uart_tx_fifo_consume_reg_rep[1]' (FDRE) to 'soc_uart_tx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc_setuphandler_setuphandlerinner_consume_reg_rep[0]' (FDRE) to 'soc_setuphandler_setuphandlerinner_consume_reg[0]'
INFO: [Synth 8-7053] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance storage_7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8782 ; free virtual = 11023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4286]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:4285]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3268]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3270]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3269]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3267]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3266]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3268]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3270]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3269]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:3857]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/rtl/VexRiscv_Fomu.v:2566]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8789 ; free virtual = 11030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8789 ; free virtual = 11030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8789 ; free virtual = 11030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8788 ; free virtual = 11030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8788 ; free virtual = 11030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8788 ; free virtual = 11030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   110|
|3     |LUT1       |    90|
|4     |LUT2       |   322|
|5     |LUT3       |   278|
|6     |LUT4       |   252|
|7     |LUT5       |   498|
|8     |LUT6       |  1011|
|9     |MUXF7      |    37|
|10    |MUXF8      |     3|
|11    |PLLE2_ADV  |     1|
|12    |RAM16X1D   |     2|
|13    |RAM32M     |     8|
|14    |RAM64M     |     6|
|15    |RAMB18E1   |     3|
|16    |RAMB18E1_1 |     1|
|17    |RAMB18E1_2 |     1|
|18    |RAMB18E1_3 |     1|
|19    |RAMB36E1   |     2|
|20    |FDPE       |     6|
|21    |FDRE       |  1592|
|22    |FDSE       |   151|
|23    |IBUF       |     3|
|24    |IOBUF      |     2|
|25    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  4385|
|2     |  VexRiscv                 |VexRiscv         |  2596|
|3     |    IBusCachedPlugin_cache |InstructionCache |   794|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8788 ; free virtual = 11030
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1545 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 2096.961 ; gain = 297.281 ; free physical = 8839 ; free virtual = 11081
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 2096.961 ; gain = 465.031 ; free physical = 8839 ; free virtual = 11081
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2096.961 ; gain = 0.000 ; free physical = 8922 ; free virtual = 11164
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
INFO: [Timing 38-2] Deriving generated clocks [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
WARNING: [Vivado 12-3521] Clock specified in more than one group: soc_clkout0 [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc:45]
Finished Parsing XDC File [/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.969 ; gain = 0.000 ; free physical = 8560 ; free virtual = 10801
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
192 Infos, 280 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:47 . Memory (MB): peak = 2545.969 ; gain = 1108.172 ; free physical = 8694 ; free virtual = 10935
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2617.027 ; gain = 64.031 ; free physical = 8648 ; free virtual = 10890

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2b856cf17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.027 ; gain = 0.000 ; free physical = 8648 ; free virtual = 10890

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 175862710

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2617.027 ; gain = 0.000 ; free physical = 8578 ; free virtual = 10820
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c393512d

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2617.027 ; gain = 0.000 ; free physical = 8579 ; free virtual = 10820
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20e79f81c

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2617.027 ; gain = 0.000 ; free physical = 8579 ; free virtual = 10820
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 20e79f81c

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2617.027 ; gain = 0.000 ; free physical = 8579 ; free virtual = 10820
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20e79f81c

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2617.027 ; gain = 0.000 ; free physical = 8579 ; free virtual = 10820
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20e79f81c

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2617.027 ; gain = 0.000 ; free physical = 8579 ; free virtual = 10820
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              5  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                             78  |
|  BUFG optimization            |               0  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.027 ; gain = 0.000 ; free physical = 8579 ; free virtual = 10820
Ending Logic Optimization Task | Checksum: 20a02f6b3

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2617.027 ; gain = 0.000 ; free physical = 8579 ; free virtual = 10820

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.048 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 19303df6a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8563 ; free virtual = 10805
Ending Power Optimization Task | Checksum: 19303df6a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2954.770 ; gain = 337.742 ; free physical = 8565 ; free virtual = 10806

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19303df6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8565 ; free virtual = 10806

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8565 ; free virtual = 10806
Ending Netlist Obfuscation Task | Checksum: 22e39b136

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8565 ; free virtual = 10806
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2954.770 ; gain = 401.773 ; free physical = 8565 ; free virtual = 10806
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8553 ; free virtual = 10795
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17d26cd06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8553 ; free virtual = 10795
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8553 ; free virtual = 10795

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: afd6b132

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8549 ; free virtual = 10791

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f556b79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8548 ; free virtual = 10790

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f556b79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8548 ; free virtual = 10790
Phase 1 Placer Initialization | Checksum: 18f556b79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8548 ; free virtual = 10790

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1765cea5d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8535 ; free virtual = 10776

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 198 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 73 nets or cells. Created 0 new cell, deleted 73 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8543 ; free virtual = 10785

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             73  |                    73  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             73  |                    73  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a62832fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8543 ; free virtual = 10784
Phase 2.2 Global Placement Core | Checksum: ed756acf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8542 ; free virtual = 10783
Phase 2 Global Placement | Checksum: ed756acf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8542 ; free virtual = 10784

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e6da9234

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8540 ; free virtual = 10781

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c72c8eab

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8538 ; free virtual = 10779

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a4e5f02f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8538 ; free virtual = 10779

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d764bcf3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8538 ; free virtual = 10779

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15c378ce1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8535 ; free virtual = 10777

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17d7105bd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8534 ; free virtual = 10776

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18fccaefb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8534 ; free virtual = 10776
Phase 3 Detail Placement | Checksum: 18fccaefb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8534 ; free virtual = 10776

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20ae00f7a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20ae00f7a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8532 ; free virtual = 10774
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.157. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1984b42e0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8532 ; free virtual = 10774
Phase 4.1 Post Commit Optimization | Checksum: 1984b42e0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8532 ; free virtual = 10774

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1984b42e0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8533 ; free virtual = 10775

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1984b42e0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8533 ; free virtual = 10775

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8533 ; free virtual = 10775
Phase 4.4 Final Placement Cleanup | Checksum: 1c8b52e93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8533 ; free virtual = 10775
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c8b52e93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8533 ; free virtual = 10775
Ending Placer Task | Checksum: 180fbe147

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8533 ; free virtual = 10775
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8544 ; free virtual = 10785
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8534 ; free virtual = 10775
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8543 ; free virtual = 10784
# report_clock_utilization -file top_clock_utilization.rpt
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f31c6c7d ConstDB: 0 ShapeSum: 8ddf74ca RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19042552b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8435 ; free virtual = 10677
Post Restoration Checksum: NetGraph: c8926073 NumContArr: c7aff4b8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19042552b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8406 ; free virtual = 10648

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19042552b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8374 ; free virtual = 10616

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19042552b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8374 ; free virtual = 10616
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e2add516

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8359 ; free virtual = 10601
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.063  | TNS=0.000  | WHS=-0.353 | THS=-67.758|

Phase 2 Router Initialization | Checksum: 1dab5da42

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8360 ; free virtual = 10602

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00454437 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3695
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3695
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1849fd009

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8361 ; free virtual = 10603

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 542
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.065  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11ce6145b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8347 ; free virtual = 10589

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.065  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1683a271a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8347 ; free virtual = 10589
Phase 4 Rip-up And Reroute | Checksum: 1683a271a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8347 ; free virtual = 10589

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1683a271a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8347 ; free virtual = 10589

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1683a271a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8347 ; free virtual = 10589
Phase 5 Delay and Skew Optimization | Checksum: 1683a271a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8347 ; free virtual = 10589

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 134ffa46a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8346 ; free virtual = 10588
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.158  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13d73987b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8346 ; free virtual = 10588
Phase 6 Post Hold Fix | Checksum: 13d73987b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8346 ; free virtual = 10588

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.31547 %
  Global Horizontal Routing Utilization  = 1.37572 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 8083f617

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8346 ; free virtual = 10588

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 8083f617

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8343 ; free virtual = 10586

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 6cfa33b6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8343 ; free virtual = 10586

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.158  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 6cfa33b6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8343 ; free virtual = 10586
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8365 ; free virtual = 10607

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8365 ; free virtual = 10607
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force top_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8372 ; free virtual = 10614
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2954.770 ; gain = 0.000 ; free physical = 8367 ; free virtual = 10615
INFO: [Common 17-1381] The checkpoint '/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.184        0.000                      0                 4674        0.035        0.000                      0                 4674        3.000        0.000                       0                  1863  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  soc_clkout0  {0.000 41.667}     83.333          12.000          
  soc_clkout1  {0.000 41.667}     83.333          12.000          
  soc_clkout2  {0.000 10.417}     20.833          48.000          
  vns_pll_fb   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                           3.000        0.000                       0                     1  
  soc_clkout0        1.215        0.000                      0                 3574        0.037        0.000                      0                 3574       40.417        0.000                       0                  1453  
  soc_clkout1        1.184        0.000                      0                  923        0.035        0.000                      0                  923       40.417        0.000                       0                   312  
  soc_clkout2        1.202        0.000                      0                  165        0.108        0.000                      0                  165        9.167        0.000                       0                    95  
  vns_pll_fb                                                                                                                                                     8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
soc_clkout2   soc_clkout1        13.947        0.000                      0                   66        0.049        0.000                      0                   66  
soc_clkout1   soc_clkout2        16.858        0.000                      0                    6        0.224        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/vsuarez/elocaldata/tools/Xilinx/2019.2/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/top_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net soc_clkin is a gated clock net sourced by a combinational pin clk100_inst/O, cell clk100_inst. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/media/vsuarez/elocaldata/SCRATCH/foboot/hw/build/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Mar 24 14:39:02 2022. For additional details about this file, please refer to the WebTalk help file at /media/vsuarez/elocaldata/tools/Xilinx/2019.2/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 3092.359 ; gain = 137.590 ; free physical = 8460 ; free virtual = 10703
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 top.bit" -file top.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 top.bit} -file top.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile top.bit
Writing file ./top.bin
Writing log file ./top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0021728B    Mar 24 14:38:58 2022    top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 14:39:03 2022...
