{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702915008858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 16:56:48 2023 " "Processing started: Mon Dec 18 16:56:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702915008859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915008859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map audiotest_TB --optimize=area --state_machine_encoding=auto --enable_register_retiming=off --enable_wysiwyg_resynthesis=off --ignore_carry_buffers=off --ignore_cascade_buffers=off --write_settings_files=on --family=\"cyclone v\" --part=5cgxfc5c6f27c7 " "Command: quartus_map audiotest_TB --optimize=area --state_machine_encoding=auto --enable_register_retiming=off --enable_wysiwyg_resynthesis=off --ignore_carry_buffers=off --ignore_cascade_buffers=off --write_settings_files=on --family=\"cyclone v\" --part=5cgxfc5c6f27c7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915008859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702915009022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702915009022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotest_tb_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotest_tb_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 audiotest_TB " "Found entity 1: audiotest_TB" {  } { { "../../hdl/audiotest_tb_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotest_tb_entity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/clk_res_gen_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/clk_res_gen_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 clk_res_gen " "Found entity 1: clk_res_gen" {  } { { "../../hdl/clk_res_gen_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/clk_res_gen_entity.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/clk_res_gen_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/clk_res_gen_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_res_gen-behav " "Found design unit 1: clk_res_gen-behav" {  } { { "../../hdl/clk_res_gen_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/clk_res_gen_behav.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "../../hdl/debounce.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/debounce.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014037 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../../hdl/debounce.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/debounce.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/I2C_minion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/I2C_minion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_minion-arch " "Found design unit 1: I2C_minion-arch" {  } { { "../../hdl/I2C_minion.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/I2C_minion.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014039 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_minion " "Found entity 1: I2C_minion" {  } { { "../../hdl/I2C_minion.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/I2C_minion.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestmain_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestmain_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 audiotestmain " "Found entity 1: audiotestmain" {  } { { "../../hdl/audiotestmain_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestmain_entity.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "../../hdl/i2c_master.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014043 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../../hdl/i2c_master.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2s_transceiver_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2s_transceiver_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transceiver-logic " "Found design unit 1: i2s_transceiver-logic" {  } { { "../../hdl/i2s_transceiver_logic.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2s_transceiver_logic.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014045 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transceiver " "Found entity 1: i2s_transceiver" {  } { { "../../hdl/i2s_transceiver_logic.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/i2s_transceiver_logic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/ssm2603regwriter_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/ssm2603regwriter_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 SSM2603regwriter " "Found entity 1: SSM2603regwriter" {  } { { "../../hdl/ssm2603regwriter_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/ssm2603regwriter_entity.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSM2603regwriter-behav " "Found design unit 1: SSM2603regwriter-behav" {  } { { "../../hdl/SSM2603regwriter_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/SSM2603regwriter_behav.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 testsoundctrl1 " "Found entity 1: testsoundctrl1" {  } { { "../../hdl/testsoundctrl1_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_entity.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testsoundctrl1-behav " "Found design unit 1: testsoundctrl1-behav" {  } { { "../../hdl/testsoundctrl1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/testsoundctrl1_behav.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 taktteiler " "Found entity 1: taktteiler" {  } { { "../../hdl/taktteiler_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_entity.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 taktteiler-behav " "Found design unit 1: taktteiler-behav" {  } { { "../../hdl/taktteiler_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/taktteiler_behav.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new/pll5012new_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new/pll5012new_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll5012new_0002 " "Found entity 1: pll5012new_0002" {  } { { "../../hdl/pll5012new/pll5012new_0002.v" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new/pll5012new_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll5012new-rtl " "Found design unit 1: pll5012new-rtl" {  } { { "../../hdl/pll5012new.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014061 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll5012new " "Found entity 1: pll5012new" {  } { { "../../hdl/pll5012new.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/pll5012new.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 codecsetup1 " "Found entity 1: codecsetup1" {  } { { "../../hdl/codecsetup1_entity.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_entity.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codecsetup1-behav " "Found design unit 1: codecsetup1-behav" {  } { { "../../hdl/codecsetup1_behav.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/codecsetup1_behav.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestmain_struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestmain_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiotestmain-struct " "Found design unit 1: audiotestmain-struct" {  } { { "../../hdl/audiotestmain_struct.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotestmain_struct.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915014067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014067 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"B\"0\"\";  expecting \";\" audiotest_tb_struct.vhd(95) " "VHDL syntax error at audiotest_tb_struct.vhd(95) near text \"B\"0\"\";  expecting \";\"" {  } { { "../../hdl/audiotest_tb_struct.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotest_tb_struct.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014069 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"X\"1A\"\";  expecting \")\", or \",\" audiotest_tb_struct.vhd(106) " "VHDL syntax error at audiotest_tb_struct.vhd(106) near text \"X\"1A\"\";  expecting \")\", or \",\"" {  } { { "../../hdl/audiotest_tb_struct.vhd" "" { Text "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotest_tb_struct.vhd" 106 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotest_tb_struct.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /u/home/clab/redacted/eds/norbert/HDS/audiotest/audiotest_lib/hdl/audiotest_tb_struct.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014070 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702915014127 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 18 16:56:54 2023 " "Processing ended: Mon Dec 18 16:56:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702915014127 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702915014127 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702915014127 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915014127 ""}
