 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DT
Version: Q-2019.12
Date   : Tue Jul 11 13:55:12 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: for_W_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_do_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DT                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  for_W_reg[2]/CK (DFFRX1)                 0.00       0.50 r
  for_W_reg[2]/Q (DFFRX1)                  0.75       1.25 f
  U528/Y (OAI22XL)                         0.54       1.78 r
  U691/Y (AOI21XL)                         0.25       2.03 f
  U690/Y (OAI22XL)                         0.43       2.46 r
  U984/Y (OAI2BB1X1)                       0.21       2.67 f
  U985/Y (NAND3X1)                         0.22       2.89 r
  U642/Y (NAND2X1)                         0.20       3.09 f
  U637/Y (NAND2X4)                         0.26       3.35 r
  U990/Y (MXI2X1)                          0.47       3.82 r
  U993/CO (ACHCINX2)                       0.23       4.05 f
  U700/Y (OAI222XL)                        0.42       4.48 r
  U530/Y (AOI21XL)                         0.34       4.81 f
  U999/Y (AOI211X1)                        0.46       5.28 r
  U1000/Y (OAI22X4)                        0.33       5.61 f
  U678/Y (MXI2X2)                          0.39       6.00 r
  DP_OP_15J1_122_1242/U7/CO (ADDHX1)       0.31       6.31 r
  DP_OP_15J1_122_1242/U6/CO (ADDHX1)       0.27       6.58 r
  DP_OP_15J1_122_1242/U5/CO (ADDHX1)       0.38       6.97 r
  DP_OP_23J1_125_6976/U4/CO (ADDHX1)       0.29       7.26 r
  DP_OP_23J1_125_6976/U3/CO (ADDHX1)       0.28       7.54 r
  DP_OP_23J1_125_6976/U2/CO (ADDHX1)       0.26       7.79 r
  U684/Y (XOR2X1)                          0.43       8.23 r
  U1175/Y (NAND2BX1)                       0.28       8.50 r
  U1176/Y (NAND3X1)                        0.17       8.68 f
  U538/Y (NAND2XL)                         0.62       9.30 r
  U1178/Y (NAND2X2)                        0.51       9.80 f
  U556/Y (OAI211X1)                        0.38      10.19 r
  res_do_reg[0]/D (DFFRX2)                 0.00      10.19 r
  data arrival time                                  10.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  res_do_reg[0]/CK (DFFRX2)                0.00      10.40 r
  library setup time                      -0.21      10.19
  data required time                                 10.19
  -----------------------------------------------------------
  data required time                                 10.19
  data arrival time                                 -10.19
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
