INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_ebnn_compute_top glbl -prj ebnn_compute.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile D:/Vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s ebnn_compute 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_faddfsub_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_ap_faddfsub_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_fdiv_14_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_ap_fdiv_14_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_ap_fmul_2_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_sitofp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_ap_sitofp_4_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/AESL_axi_slave_inputINT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_inputINT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/AESL_axi_slave_outputCONTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_outputCONTRL
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/AESL_axi_slave_outputINT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_outputINT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_ebnn_compute_top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_faddcud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_faddcud
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_fadddEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_fadddEe
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_fcmpg8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_fcmpg8j
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_fdivfYi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_fdivfYi
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_fmuleOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_fmuleOg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_inputINT_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_inputINT_s_axi
INFO: [VRFC 10-307] analyzing entity ebnn_compute_inputINT_s_axi_ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_b_mb6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_mb6_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_mb6
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_b_ncg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_ncg_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_ncg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_b_ocq.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_ocq_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_ocq
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_b_pcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_pcA_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_pcA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_b_qcK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_qcK_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_qcK
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_b_rcU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_rcU_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_b_rcU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_cohbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_cohbi_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_cohbi
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_coibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_coibs_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_coibs
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_cojbC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_cojbC_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_cojbC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_cokbM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_cokbM_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_cokbM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_l_colbW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_colbW_rom
INFO: [VRFC 10-307] analyzing entity ebnn_compute_l_colbW
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_outputCONTRL_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_outputCONTRL_s_axi
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_outputINT_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_outputINT_s_axi
INFO: [VRFC 10-307] analyzing entity ebnn_compute_outputINT_s_axi_ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_sitosc4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_sitosc4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ebnn_compute_temp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ebnn_compute_temp1_ram
INFO: [VRFC 10-307] analyzing entity ebnn_compute_temp1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/fconv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fconv
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/fdot_3d.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fdot_3d
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/fdot_3d_bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fdot_3d_bits_rom
INFO: [VRFC 10-307] analyzing entity fdot_3d_bits
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/fdot_3d_l_conv_pobkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fdot_3d_l_conv_pobkb_rom
INFO: [VRFC 10-307] analyzing entity fdot_3d_l_conv_pobkb
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_fadd_3_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/ebnn_compute_ap_faddfsub_3_full_dsp_32.vhd:200]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_fmul_2_max_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_fdiv_14_no_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_fcmp_0_no_dsp_32.vhd:194]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [D:/HLS/Quicktake/pynqrealreal/solution1/sim/vhdl/ip/xil_defaultlib/ebnn_compute_ap_sitofp_4_no_dsp_32.vhd:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_exp_table_...
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_pkg
Compiling package floating_point_v7_1_5.flt_utils
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_5.vt2mutils
Compiling package floating_point_v7_1_5.vt2mcomps
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_temp1_ram [\ebnn_compute_temp1_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_temp1 [ebnn_compute_temp1_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_cohbi_rom [ebnn_compute_l_cohbi_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_cohbi [ebnn_compute_l_cohbi_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_coibs_rom [ebnn_compute_l_coibs_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_coibs [ebnn_compute_l_coibs_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_cojbC_rom [ebnn_compute_l_cojbc_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_cojbC [ebnn_compute_l_cojbc_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_cokbM_rom [ebnn_compute_l_cokbm_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_cokbM [ebnn_compute_l_cokbm_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_colbW_rom [ebnn_compute_l_colbw_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_colbW [ebnn_compute_l_colbw_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_b_mb6_rom [ebnn_compute_l_b_mb6_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_b_mb6 [ebnn_compute_l_b_mb6_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_b_ncg_rom [ebnn_compute_l_b_ncg_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_b_ncg [ebnn_compute_l_b_ncg_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_b_ocq_rom [ebnn_compute_l_b_ocq_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_b_ocq [ebnn_compute_l_b_ocq_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_b_pcA_rom [ebnn_compute_l_b_pca_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_b_pcA [ebnn_compute_l_b_pca_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_b_qcK_rom [ebnn_compute_l_b_qck_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_b_qcK [ebnn_compute_l_b_qck_default]
Compiling architecture rtl of entity xil_defaultlib.ebnn_compute_l_b_rcU_rom [ebnn_compute_l_b_rcu_rom_default]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_l_b_rcU [ebnn_compute_l_b_rcu_default]
Compiling architecture behave of entity xil_defaultlib.ebnn_compute_inputINT_s_axi_ram [\ebnn_compute_inputINT_s_axi_ram...]
Compiling architecture behave of entity xil_defaultlib.ebnn_compute_inputINT_s_axi [ebnn_compute_inputint_s_axi_defa...]
Compiling architecture behave of entity xil_defaultlib.ebnn_compute_outputCONTRL_s_axi [ebnn_compute_outputcontrl_s_axi_...]
Compiling architecture behave of entity xil_defaultlib.ebnn_compute_outputINT_s_axi_ram [\ebnn_compute_outputINT_s_axi_ra...]
Compiling architecture behave of entity xil_defaultlib.ebnn_compute_outputINT_s_axi [ebnn_compute_outputint_s_axi_def...]
Compiling architecture rtl of entity xil_defaultlib.fdot_3d_l_conv_pobkb_rom [fdot_3d_l_conv_pobkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.fdot_3d_l_conv_pobkb [fdot_3d_l_conv_pobkb_default]
Compiling architecture rtl of entity xil_defaultlib.fdot_3d_bits_rom [fdot_3d_bits_rom_default]
Compiling architecture arch of entity xil_defaultlib.fdot_3d_bits [fdot_3d_bits_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_5.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_5.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_5.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture ebnn_compute_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.ebnn_compute_ap_fadd_3_full_dsp_32 [ebnn_compute_ap_fadd_3_full_dsp_...]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_faddcud [ebnn_compute_faddcud_default]
Compiling architecture behav of entity xil_defaultlib.fdot_3d [fdot_3d_default]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture ebnn_compute_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.ebnn_compute_ap_faddfsub_3_full_dsp_32 [ebnn_compute_ap_faddfsub_3_full_...]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_fadddEe [\ebnn_compute_fadddEe(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_5.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture ebnn_compute_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.ebnn_compute_ap_fmul_2_max_dsp_32 [ebnn_compute_ap_fmul_2_max_dsp_3...]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_fmuleOg [\ebnn_compute_fmuleOg(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_5.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_5.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture ebnn_compute_ap_fdiv_14_no_dsp_32_arch of entity xil_defaultlib.ebnn_compute_ap_fdiv_14_no_dsp_32 [ebnn_compute_ap_fdiv_14_no_dsp_3...]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_fdivfYi [\ebnn_compute_fdivfYi(id=1)\]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_5.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture ebnn_compute_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.ebnn_compute_ap_fcmp_0_no_dsp_32 [ebnn_compute_ap_fcmp_0_no_dsp_32...]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_fcmpg8j [\ebnn_compute_fcmpg8j(id=1)\]
Compiling architecture behav of entity xil_defaultlib.fconv [fconv_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_5.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_5.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_5.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_5.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture ebnn_compute_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.ebnn_compute_ap_sitofp_4_no_dsp_32 [ebnn_compute_ap_sitofp_4_no_dsp_...]
Compiling architecture arch of entity xil_defaultlib.ebnn_compute_sitosc4 [\ebnn_compute_sitosc4(id=1)\]
Compiling architecture behav of entity xil_defaultlib.ebnn_compute [ebnn_compute_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_inputINT [aesl_axi_slave_inputint_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_outputINT [aesl_axi_slave_outputint_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_outputCONTRL [aesl_axi_slave_outputcontrl_defa...]
Compiling architecture behav of entity xil_defaultlib.apatb_ebnn_compute_top
Built simulation snapshot ebnn_compute
