<profile>

<section name = "Vivado HLS Report for 'matrixmul'" level="0">
<item name = "Date">Mon Aug 10 15:34:07 2015
</item>
<item name = "Version">2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)</item>
<item name = "Project">matrixmul_prj</item>
<item name = "Solution">solution6</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.33, 11.13, 1.67</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6, 6, 5, 5, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, 9, 0, 0</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 18, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 47</column>
<column name="Register">-, -, 503, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U0">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U1">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U2">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U3">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U4">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U5">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U6">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U7">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U8">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U9">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U10">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U11">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U12">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U13">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U14">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U15">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U16">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
<column name="matrixmul_mac_muladd_8s_8s_16s_16_1_U17">matrixmul_mac_muladd_8s_8s_16s_16_1, 0, 1, 0, 0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_426_p2">*, 1, 0, 0, 8, 8</column>
<column name="grp_fu_441_p2">*, 1, 0, 0, 8, 8</column>
<column name="grp_fu_453_p2">*, 1, 0, 0, 8, 8</column>
<column name="grp_fu_493_p2">*, 1, 0, 0, 8, 8</column>
<column name="grp_fu_499_p2">*, 1, 0, 0, 8, 8</column>
<column name="grp_fu_506_p2">*, 1, 0, 0, 8, 8</column>
<column name="grp_fu_520_p2">*, 1, 0, 0, 8, 8</column>
<column name="grp_fu_534_p2">*, 1, 0, 0, 8, 8</column>
<column name="grp_fu_542_p2">*, 1, 0, 0, 8, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">2, 3, 2, 6</column>
<column name="ap_NS_fsm">1, 6, 1, 6</column>
<column name="ap_reg_ppiten_pp0_it0">1, 2, 1, 2</column>
<column name="ap_reg_ppiten_pp0_it1">1, 2, 1, 2</column>
<column name="b_address0">2, 3, 2, 6</column>
<column name="res_address0">4, 6, 4, 24</column>
<column name="res_address1">4, 5, 4, 20</column>
<column name="res_d0">16, 6, 16, 96</column>
<column name="res_d1">16, 5, 16, 80</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_reg_ppiten_pp0_it0_preg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="reg_244">8, 0, 8, 0</column>
<column name="reg_248">8, 0, 8, 0</column>
<column name="tmp1_reg_614">16, 0, 16, 0</column>
<column name="tmp2_reg_673">16, 0, 16, 0</column>
<column name="tmp3_reg_690">16, 0, 16, 0</column>
<column name="tmp4_reg_717">16, 0, 16, 0</column>
<column name="tmp5_reg_722">16, 0, 16, 0</column>
<column name="tmp6_reg_737">16, 0, 16, 0</column>
<column name="tmp7_reg_742">16, 0, 16, 0</column>
<column name="tmp8_reg_752">16, 0, 16, 0</column>
<column name="tmp_13_reg_629">8, 0, 8, 0</column>
<column name="tmp_14_reg_634">8, 0, 8, 0</column>
<column name="tmp_17_reg_700">8, 0, 8, 0</column>
<column name="tmp_19_reg_624">8, 0, 8, 0</column>
<column name="tmp_20_reg_695">8, 0, 8, 0</column>
<column name="tmp_2_reg_603">8, 0, 8, 0</column>
<column name="tmp_3_reg_570">16, 0, 16, 0</column>
<column name="tmp_5_0_0_1_reg_644">16, 0, 16, 0</column>
<column name="tmp_5_0_0_2_reg_581">16, 0, 16, 0</column>
<column name="tmp_5_1_0_1_reg_711">16, 0, 16, 0</column>
<column name="tmp_5_1_0_2_reg_684">16, 0, 16, 0</column>
<column name="tmp_5_1_reg_678">16, 0, 16, 0</column>
<column name="tmp_5_2_0_1_reg_747">16, 0, 16, 0</column>
<column name="tmp_5_2_0_2_reg_732">16, 0, 16, 0</column>
<column name="tmp_5_2_reg_727">16, 0, 16, 0</column>
<column name="tmp_6_0_0_1_reg_649">16, 0, 16, 0</column>
<column name="tmp_6_0_0_2_reg_586">16, 0, 16, 0</column>
<column name="tmp_6_0_1_1_reg_655">16, 0, 16, 0</column>
<column name="tmp_6_0_1_2_reg_608">16, 0, 16, 0</column>
<column name="tmp_6_0_1_reg_597">16, 0, 16, 0</column>
<column name="tmp_6_0_2_1_reg_705">16, 0, 16, 0</column>
<column name="tmp_6_0_2_2_reg_667">16, 0, 16, 0</column>
<column name="tmp_6_0_2_reg_661">16, 0, 16, 0</column>
<column name="tmp_8_reg_575">16, 0, 16, 0</column>
<column name="tmp_reg_592">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_address0">out, 2, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 24, ap_memory, a, array</column>
<column name="a_address1">out, 2, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_q1">in, 24, ap_memory, a, array</column>
<column name="b_address0">out, 2, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 24, ap_memory, b, array</column>
<column name="b_address1">out, 2, ap_memory, b, array</column>
<column name="b_ce1">out, 1, ap_memory, b, array</column>
<column name="b_q1">in, 24, ap_memory, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
<column name="res_address1">out, 4, ap_memory, res, array</column>
<column name="res_ce1">out, 1, ap_memory, res, array</column>
<column name="res_we1">out, 1, ap_memory, res, array</column>
<column name="res_d1">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
