read -sv run_verilog_mid/adder_32b_8_84_fe706bfb46efbdb962811e11b1a9576a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_84_fe706bfb46efbdb962811e11b1a9576a_yosys.v
