//==================================================
// This file contains the Excluded objects
// Generated By User: dlei
// Format Version: 2
// Date: Wed May  9 01:44:10 2018
// ExclMode: default
//==================================================
CHECKSUM: "2747217386 2344736121"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_wdma.u_intr_fifo
Block 14 "395276292" "intr_fifo_rd_pd_o <= intr_fifo_rd_pd_p;"
Block 29 "1854208827" "intr_fifo_rd_pd <= intr_fifo_rd_pd_o;"
CHECKSUM: "3001570085 862060316"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal1d.unit1d_0
Block 171 "2149791200" "pooling_out = 0;"
Block 181 "3768228551" "pooling_out = 0;"
CHECKSUM: "3001570085 862060316"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal1d.unit1d_1
Block 171 "2149791200" "pooling_out = 0;"
Block 181 "3768228551" "pooling_out = 0;"
CHECKSUM: "3001570085 862060316"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal1d.unit1d_2
Block 171 "2149791200" "pooling_out = 0;"
Block 181 "3768228551" "pooling_out = 0;"
CHECKSUM: "3001570085 862060316"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal1d.unit1d_3
Block 171 "2149791200" "pooling_out = 0;"
Block 181 "3768228551" "pooling_out = 0;"
CHECKSUM: "3001570085 862060316"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal1d.unit1d_4
Block 171 "2149791200" "pooling_out = 0;"
Block 181 "3768228551" "pooling_out = 0;"
CHECKSUM: "3001570085 862060316"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal1d.unit1d_5
Block 171 "2149791200" "pooling_out = 0;"
Block 181 "3768228551" "pooling_out = 0;"
CHECKSUM: "3001570085 862060316"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal1d.unit1d_6
Block 171 "2149791200" "pooling_out = 0;"
Block 181 "3768228551" "pooling_out = 0;"
CHECKSUM: "3001570085 862060316"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal1d.unit1d_7
Block 171 "2149791200" "pooling_out = 0;"
Block 181 "3768228551" "pooling_out = 0;"
CHECKSUM: "2447109034 3466515336"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_rdma.u_eg
Block 58 "3137331589" "dp_vld = 1'b0;"
CHECKSUM: "2008340841 3453654779"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_bufferin
Block 56 "530898630" "stat_nex = WAIT;"
Block 129 "3366785889" "data_shift_00 <= {(1 * 9) {1'b0}};"
Block 235 "2808769073" "data_shift_00 <= {(1 * 9) {1'b0}};"
Block 396 "1142290054" "buffer_data <= {data_shift_07, data_shift_17, data_shift_27, data_shift_37, data_shift_47, data_shift_57, data_shift_67, data_shift_77, data_shift_87};"
Block 400 "2104548590" "buffer_data <= {data_shift_00, data_shift_10, data_shift_20, data_shift_30, data_shift_40, data_shift_50, data_shift_60, data_shift_70, data_shift_80};"
CHECKSUM: "2008340841 4055006981"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_bufferin
ANNOTATION: "Eyeball waive: only abnormal case can cover it. need reset from every FSM status during normally working"
Fsm stat_cur
CHECKSUM: "1024906452 570676333"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_lut
Block 2586 "1336296037" "density_out <= density_reg0;"
Block 2600 "4159563522" "lut_X_sel[0] = 1'b0;"
Block 2607 "1262093492" "lut_Y_sel[0] = 1'b0;"
Block 2680 "1519876644" "lut_X_data_00[15:0] <= raw_reg64;"
Block 2681 "1946344346" "lut_X_data_00[15:0] <= raw_reg0;"
Block 2947 "3791631545" "lut_Y_data_00[15:0] <= density_reg256;"
Block 2948 "294666227" "lut_Y_data_00[15:0] <= density_reg0;"
CHECKSUM: "844490457 173484588"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_rdma.u_eg
Block 29 "4091095511" "dp_vld = 1'b0;"
Block 47 "3431835660" "dp_data = {8 {1'b0}};"
Block 53 "3374837658" "invalid_flag = {1 {1'b1}};"
Block 104 "1670433176" "invalid_flag = {1 {1'b0}};"
Block 107 "1602935632" "invalid_flag = {1 {1'b0}};"
Block 136 "993714333" "tran_cnt <= 0;"
CHECKSUM: "1455879712 2037804023"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_c.u_NV_NVDLA_cdma.u_dc
Block 341 "3672358448" "req_atm_sel <= (req_atm_sel + 1'b1);"
CHECKSUM: "4029760177 690563751"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_wdma
Block 17 "3617213563" "waiting_rdma <= 1'b1;"
Block 26 "1627986476" "wdma_done <= 1'b1;"
Block 66 "4186502012" "dat0_fifo_rd_pvld = dat0_fifo1_rd_pvld;"
Block 67 "1620790744" "dat0_fifo_rd_pvld = dat0_fifo2_rd_pvld;"
Block 68 "818989528" "dat0_fifo_rd_pvld = dat0_fifo3_rd_pvld;"
Block 69 "984329907" "dat0_fifo_rd_pvld = dat0_fifo4_rd_pvld;"
Block 70 "1793075891" "dat0_fifo_rd_pvld = dat0_fifo5_rd_pvld;"
Block 71 "4092826647" "dat0_fifo_rd_pvld = dat0_fifo6_rd_pvld;"
Block 72 "2746748951" "dat0_fifo_rd_pvld = dat0_fifo7_rd_pvld;"
Block 178 "1204473815" "intp_waiting_rdma <= 1'b1;"
CHECKSUM: "2443814988 1866834577"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_slcg_core
Block 30 "2501831881" "@(posedge 0)"
Block 31 "3581524157" "$display(\"(%0d): INFO: %m (icg_template): ICG (0) summary feature was not enabled at compile time.  Please define ICG_SUMMARY, re-compile and re-run for icg summary\", $stime);"
CHECKSUM: "2443814988 1866834577"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_slcg_wdma
Block 30 "2501831881" "@(posedge 0)"
Block 31 "3581524157" "$display(\"(%0d): INFO: %m (icg_template): ICG (0) summary feature was not enabled at compile time.  Please define ICG_SUMMARY, re-compile and re-run for icg summary\", $stime);"
CHECKSUM: "3100209623 946203811"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_wdma.NV_NVDLA_PDP_WDMA_wr
Block 67 "2401791761" "mc_pending <= 1'b1;"
Block 71 "4283272573" "mc_pending <= 1'b0;"
CHECKSUM: "587624301 1866834577"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_slcg_core
Block 30 "2501831881" "@(posedge 0)"
Block 31 "3581524157" "$display(\"(%0d): INFO: %m (icg_template): ICG (0) summary feature was not enabled at compile time.  Please define ICG_SUMMARY, re-compile and re-run for icg summary\", $stime);"
CHECKSUM: "587624301 1866834577"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_slcg_wdma
Block 30 "2501831881" "@(posedge 0)"
Block 31 "3581524157" "$display(\"(%0d): INFO: %m (icg_template): ICG (0) summary feature was not enabled at compile time.  Please define ICG_SUMMARY, re-compile and re-run for icg summary\", $stime);"
CHECKSUM: "3100209623 946203811"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_wdma.NV_NVDLA_PDP_WDMA_wr
Block 67 "2401791761" "mc_pending <= 1'b1;"
Block 71 "4283272573" "mc_pending <= 1'b0;"
CHECKSUM: "4235512508 3619842748"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_intp.u_intpinfo_sync_fifo.ram
Block 4 "2827678531" "if ((!ret_en))"
Block 5 "4166344924" "for (i = 0; (i < 19); i = (i + 1))"
Block 6 "395645204" "M[i] <= #(0.010000000000000000) 4'hx;"
Block 9 "984154678" "#1"
Block 10 "191227414" "for (count = 0; (count < 6'h13); count = (count + 1))"
Block 11 "1060237635" "M[count] <= 4'hx;"
Block 27 "2074581216" "rd_x_clobber_r0 <= 1'b1;"
Block 32 "1550390340" "dout_ram_clobbered_d <= dout_ram_clobbered;"
CHECKSUM: "1105728862 2344736121"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_wdma.u_intr_fifo
Block 14 "395276292" "intr_fifo_rd_pd_o <= intr_fifo_rd_pd_p;"
Block 29 "1854208827" "intr_fifo_rd_pd <= intr_fifo_rd_pd_o;"
CHECKSUM: "572612064 2940913479"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_data_sync_fifo.ram.r_nv_ram_rwsthp_80x9
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 18 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 26 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 27 "359188986" "muxed_Di_w0 = {9 {1'bx}};"
Block 35 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 43 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 44 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 52 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 53 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 60 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 68 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 69 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 75 "1602392761" "access_en_r_1p <= access_en_r;"
Block 82 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 83 "4061718297" "muxed_re_r0 = 1'bx;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_data_sync_fifo.ram.r_nv_ram_rwsthp_80x9.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_data_sync_fifo.ram.r_nv_ram_rwsthp_80x9.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_data_sync_fifo.ram.r_nv_ram_rwsthp_80x9.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2365602244 2940913479"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_info_sync_fifo.ram.r_nv_ram_rwsthp_80x15
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 18 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 26 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 27 "2994665615" "muxed_Di_w0 = {15 {1'bx}};"
Block 35 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 43 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 44 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 52 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 53 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 60 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 68 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 69 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 75 "1602392761" "access_en_r_1p <= access_en_r;"
Block 82 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 83 "4061718297" "muxed_re_r0 = 1'bx;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_info_sync_fifo.ram.r_nv_ram_rwsthp_80x15.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_info_sync_fifo.ram.r_nv_ram_rwsthp_80x15.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_info_sync_fifo.ram.r_nv_ram_rwsthp_80x15.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "753573262 2940913479"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_sumpd_sync_fifo.ram.r_nv_ram_rwsthp_60x21
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 18 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 26 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 35 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 43 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 44 "863639808" "muxed_Wa_w0 = {6 {1'bx}};"
Block 52 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 53 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 60 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 68 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 69 "855069665" "muxed_Ra_r0 = {6 {1'bx}};"
Block 75 "1602392761" "access_en_r_1p <= access_en_r;"
Block 82 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 83 "4061718297" "muxed_re_r0 = 1'bx;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_sumpd_sync_fifo.ram.r_nv_ram_rwsthp_60x21.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_sumpd_sync_fifo.ram.r_nv_ram_rwsthp_60x21.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_dp.u_NV_NVDLA_CDP_DP_syncfifo.u_sumpd_sync_fifo.ram.r_nv_ram_rwsthp_60x21.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "1416923405 603111884"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_rdma.u_eg.u_lat_fifo.ram.r_nv_ram_rwsp_61x65
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "863639808" "muxed_Wa_w0 = {6 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "855069665" "muxed_Ra_r0 = {6 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_rdma.u_eg.u_lat_fifo.ram.r_nv_ram_rwsp_61x65.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_rdma.u_eg.u_lat_fifo.ram.r_nv_ram_rwsp_61x65.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_rdma.u_eg.u_lat_fifo.ram.r_nv_ram_rwsp_61x65.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "1788539663 2300346194"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_rdma.u_reg
Block 76 "3174773700" "cdp_rdma2csb_resp_pd <= csb_rresp_pd_w;"
CHECKSUM: "919833699 4093039431"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_rdma.u_reg.u_dual_reg_d0
Block 40 "269513984" "reg_rd_data = nvdla_cdp_rdma_d_operation_mode_0_out;"
Block 43 "3348302892" "reg_rd_data = nvdla_cdp_rdma_d_perf_read_stall_0_out;"
Block 46 "1055003233" "reg_rd_data = nvdla_cdp_rdma_d_src_compression_en_0_out;"
CHECKSUM: "919833699 4093039431"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_rdma.u_reg.u_dual_reg_d1
Block 40 "269513984" "reg_rd_data = nvdla_cdp_rdma_d_operation_mode_0_out;"
Block 43 "3348302892" "reg_rd_data = nvdla_cdp_rdma_d_perf_read_stall_0_out;"
Block 46 "1055003233" "reg_rd_data = nvdla_cdp_rdma_d_src_compression_en_0_out;"
CHECKSUM: "587624301 1866834577"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_rdma.u_slcg
Block 30 "2501831881" "@(posedge 0)"
Block 31 "3581524157" "$display(\"(%0d): INFO: %m (icg_template): ICG (0) summary feature was not enabled at compile time.  Please define ICG_SUMMARY, re-compile and re-run for icg summary\", $stime);"
CHECKSUM: "3529407359 2499350717"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_reg
Block 76 "2260543021" "cdp2csb_resp_pd <= csb_rresp_pd_w;"
CHECKSUM: "3324260353 2054166922"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_reg.u_dual_reg_d0
Block 73 "117602256" "reg_rd_data = nvdla_cdp_d_dst_compression_en_0_out;"
Block 78 "596798233" "reg_rd_data = nvdla_cdp_d_inf_input_num_0_out;"
Block 81 "3285484852" "reg_rd_data = nvdla_cdp_d_nan_input_num_0_out;"
Block 82 "1766155313" "reg_rd_data = nvdla_cdp_d_nan_output_num_0_out;"
Block 84 "997951578" "reg_rd_data = nvdla_cdp_d_out_saturation_0_out;"
Block 86 "4129069333" "reg_rd_data = nvdla_cdp_d_perf_lut_hybrid_0_out;"
Block 87 "1358839884" "reg_rd_data = nvdla_cdp_d_perf_lut_le_hit_0_out;"
Block 88 "690709640" "reg_rd_data = nvdla_cdp_d_perf_lut_lo_hit_0_out;"
Block 89 "1148206173" "reg_rd_data = nvdla_cdp_d_perf_lut_oflow_0_out;"
Block 90 "1947369468" "reg_rd_data = nvdla_cdp_d_perf_lut_uflow_0_out;"
Block 91 "1115641339" "reg_rd_data = nvdla_cdp_d_perf_write_stall_0_out;"
CHECKSUM: "3324260353 2054166922"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_cdp.u_reg.u_dual_reg_d1
Block 73 "117602256" "reg_rd_data = nvdla_cdp_d_dst_compression_en_0_out;"
Block 78 "596798233" "reg_rd_data = nvdla_cdp_d_inf_input_num_0_out;"
Block 81 "3285484852" "reg_rd_data = nvdla_cdp_d_nan_input_num_0_out;"
Block 82 "1766155313" "reg_rd_data = nvdla_cdp_d_nan_output_num_0_out;"
Block 84 "997951578" "reg_rd_data = nvdla_cdp_d_out_saturation_0_out;"
Block 86 "4129069333" "reg_rd_data = nvdla_cdp_d_perf_lut_hybrid_0_out;"
Block 87 "1358839884" "reg_rd_data = nvdla_cdp_d_perf_lut_le_hit_0_out;"
Block 88 "690709640" "reg_rd_data = nvdla_cdp_d_perf_lut_lo_hit_0_out;"
Block 89 "1148206173" "reg_rd_data = nvdla_cdp_d_perf_lut_oflow_0_out;"
Block 90 "1947369468" "reg_rd_data = nvdla_cdp_d_perf_lut_uflow_0_out;"
Block 91 "1115641339" "reg_rd_data = nvdla_cdp_d_perf_write_stall_0_out;"
CHECKSUM: "3327755452 3104393453"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank0_uram_0.r_nv_ram_rws_128x18
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 22 "4120790355" "muxed_Di_w0 = {18 {1'bx}};"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
Block 96 "4021709606" "muxed_Data_r0 = muxed_Data_B;"
Block 97 "284618196" "muxed_Data_r0 = {18 {1'bx}};"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank0_uram_0.r_nv_ram_rws_128x18.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank0_uram_0.r_nv_ram_rws_128x18.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank0_uram_0.r_nv_ram_rws_128x18.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "3327755452 3104393453"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank1_uram_0.r_nv_ram_rws_128x18
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 22 "4120790355" "muxed_Di_w0 = {18 {1'bx}};"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
Block 96 "4021709606" "muxed_Data_r0 = muxed_Data_B;"
Block 97 "284618196" "muxed_Data_r0 = {18 {1'bx}};"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank1_uram_0.r_nv_ram_rws_128x18.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank1_uram_0.r_nv_ram_rws_128x18.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank1_uram_0.r_nv_ram_rws_128x18.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "3327755452 3104393453"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank2_uram_0.r_nv_ram_rws_128x18
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 22 "4120790355" "muxed_Di_w0 = {18 {1'bx}};"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
Block 96 "4021709606" "muxed_Data_r0 = muxed_Data_B;"
Block 97 "284618196" "muxed_Data_r0 = {18 {1'bx}};"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank2_uram_0.r_nv_ram_rws_128x18.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank2_uram_0.r_nv_ram_rws_128x18.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank2_uram_0.r_nv_ram_rws_128x18.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "3327755452 3104393453"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank3_uram_0.r_nv_ram_rws_128x18
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 22 "4120790355" "muxed_Di_w0 = {18 {1'bx}};"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
Block 96 "4021709606" "muxed_Data_r0 = muxed_Data_B;"
Block 97 "284618196" "muxed_Data_r0 = {18 {1'bx}};"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank3_uram_0.r_nv_ram_rws_128x18.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank3_uram_0.r_nv_ram_rws_128x18.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank3_uram_0.r_nv_ram_rws_128x18.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "3327755452 3104393453"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank4_uram_0.r_nv_ram_rws_128x18
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 22 "4120790355" "muxed_Di_w0 = {18 {1'bx}};"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
Block 96 "4021709606" "muxed_Data_r0 = muxed_Data_B;"
Block 97 "284618196" "muxed_Data_r0 = {18 {1'bx}};"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank4_uram_0.r_nv_ram_rws_128x18.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank4_uram_0.r_nv_ram_rws_128x18.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank4_uram_0.r_nv_ram_rws_128x18.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "3327755452 3104393453"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank5_uram_0.r_nv_ram_rws_128x18
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 22 "4120790355" "muxed_Di_w0 = {18 {1'bx}};"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
Block 96 "4021709606" "muxed_Data_r0 = muxed_Data_B;"
Block 97 "284618196" "muxed_Data_r0 = {18 {1'bx}};"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank5_uram_0.r_nv_ram_rws_128x18.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank5_uram_0.r_nv_ram_rws_128x18.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank5_uram_0.r_nv_ram_rws_128x18.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "3327755452 3104393453"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank6_uram_0.r_nv_ram_rws_128x18
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 22 "4120790355" "muxed_Di_w0 = {18 {1'bx}};"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
Block 96 "4021709606" "muxed_Data_r0 = muxed_Data_B;"
Block 97 "284618196" "muxed_Data_r0 = {18 {1'bx}};"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank6_uram_0.r_nv_ram_rws_128x18.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank6_uram_0.r_nv_ram_rws_128x18.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank6_uram_0.r_nv_ram_rws_128x18.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "3327755452 3104393453"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank7_uram_0.r_nv_ram_rws_128x18
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 22 "4120790355" "muxed_Di_w0 = {18 {1'bx}};"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "948978122" "muxed_Wa_w0 = {7 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "958204715" "muxed_Ra_r0 = {7 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
Block 96 "4021709606" "muxed_Data_r0 = muxed_Data_B;"
Block 97 "284618196" "muxed_Data_r0 = {18 {1'bx}};"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank7_uram_0.r_nv_ram_rws_128x18.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank7_uram_0.r_nv_ram_rws_128x18.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_core.u_cal2d.bank7_uram_0.r_nv_ram_rws_128x18.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "1416923405 603111884"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_rdma.u_eg.u_lat_fifo.ram.r_nv_ram_rwsp_61x65
Block 7 "1220548771" "updateDR_sync_1p <= updateDR_sync;"
Block 13 "74098154" "pre_muxed_Di_w0 = pre_muxed_Di_w0_A;"
Block 21 "3443012970" "muxed_Di_w0 = muxed_Di_w0_B;"
Block 30 "2033341428" "Wa_reg_w0 = Wa_reg_w0_A;"
Block 38 "3699027211" "muxed_Wa_w0 = muxed_Wa_w0_B;"
Block 39 "863639808" "muxed_Wa_w0 = {6 {1'bx}};"
Block 47 "3191812987" "muxed_we_w0 = muxed_we_w0_B;"
Block 48 "284033448" "muxed_we_w0 = {1 {1'bx}};"
Block 55 "3264384724" "Ra_reg_r0 = Ra_reg_r0_A;"
Block 63 "2681045765" "muxed_Ra_r0 = muxed_Ra_r0_B;"
Block 64 "855069665" "muxed_Ra_r0 = {6 {1'bx}};"
Block 70 "1602392761" "access_en_r_1p <= access_en_r;"
Block 77 "4253556085" "muxed_re_r0 = muxed_re_r0_B;"
Block 78 "4061718297" "muxed_re_r0 = 1'bx;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_rdma.u_eg.u_lat_fifo.ram.r_nv_ram_rwsp_61x65.debug_mode_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "2864954373 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_rdma.u_eg.u_lat_fifo.ram.r_nv_ram_rwsp_61x65.mbist_en_flop
Block 3 "1840418950" "Q <= D;"
CHECKSUM: "2689773535 1857908462"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_rdma.u_eg.u_lat_fifo.ram.r_nv_ram_rwsp_61x65.updateDR_synchronizer.NV_GENERIC_CELL
Block 3 "998109997" "{q, d0} <= {d0, d};"
CHECKSUM: "200325496 762727971"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_rdma.u_reg
Block 76 "915161110" "pdp_rdma2csb_resp_pd <= csb_rresp_pd_w;"
CHECKSUM: "1888535983 4181789893"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_rdma.u_reg.u_dual_reg_d0
Block 51 "1665432311" "reg_rd_data = nvdla_pdp_rdma_d_perf_read_stall_0_out;"
CHECKSUM: "1888535983 4181789893"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_rdma.u_reg.u_dual_reg_d1
Block 51 "1665432311" "reg_rd_data = nvdla_pdp_rdma_d_perf_read_stall_0_out;"
CHECKSUM: "2443814988 1866834577"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_rdma.u_slcg
Block 30 "2501831881" "@(posedge 0)"
Block 31 "3581524157" "$display(\"(%0d): INFO: %m (icg_template): ICG (0) summary feature was not enabled at compile time.  Please define ICG_SUMMARY, re-compile and re-run for icg summary\", $stime);"
CHECKSUM: "1654764027 3242239727"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_reg
Block 76 "666896841" "pdp2csb_resp_pd <= csb_rresp_pd_w;"
CHECKSUM: "1807329554 2675886323"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_reg.u_dual_reg_d0
Block 94 "2512525294" "reg_rd_data = nvdla_pdp_d_inf_input_num_0_out;"
Block 96 "4155692235" "reg_rd_data = nvdla_pdp_d_nan_input_num_0_out;"
Block 97 "3790300853" "reg_rd_data = nvdla_pdp_d_nan_output_num_0_out;"
Block 103 "2795822326" "reg_rd_data = nvdla_pdp_d_perf_write_stall_0_out;"
CHECKSUM: "1807329554 2675886323"
INSTANCE: nvdla_tb_top.DLA_DUT.u_partition_o.u_NV_NVDLA_pdp.u_reg.u_dual_reg_d1
Block 94 "2512525294" "reg_rd_data = nvdla_pdp_d_inf_input_num_0_out;"
Block 96 "4155692235" "reg_rd_data = nvdla_pdp_d_nan_input_num_0_out;"
Block 97 "3790300853" "reg_rd_data = nvdla_pdp_d_nan_output_num_0_out;"
Block 103 "2795822326" "reg_rd_data = nvdla_pdp_d_perf_write_stall_0_out;"
