============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 08 2021  09:29:07 am
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (325 ps) Setup Check with Pin result_reg[7]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) result_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-      96                  
       Uncertainty:-      28                  
     Required Time:=     776                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=     325                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q R     DFFQX1         4  9.6    31    92      92    (-,-) 
  g1229__4547/Y   -       AN->Y R     NOR2BX1        3 54.6   265   206     298    (-,-) 
  g1216__2703/Y   -       A->Y  F     NAND2XL        9 16.2   128    88     386    (-,-) 
  g1203__4547/Y   -       B1->Y F     AO22XL         1  1.7    19    64     450    (-,-) 
  result_reg[7]/D -       -     F     DFFQX1         1    -     -     0     450    (-,-) 
#----------------------------------------------------------------------------------------

