hmLoadTopic({
hmKeywords:"Alpha AXP architecture,AlphaCPU core,Architectural behavior reproduction,Architectural description,Architectural invariants,Architecture chapters (1–11),Authoritative reference,Boot sequence,Chapter 11 – Architectural Invariants,Chapter 12 – AlphaCPU Core,Component boundaries,Control flow,Cycle-based emulator,Data flow,DEC Alpha fidelity,Developer orientation,Device models,EV6 (21264) target,Exception semantics,Execution model definition,Fault dispatch,Functional Boxes,Hierarchical structure,Implementation chapters (12–22),Maintainer guidance,Major subsystems,Memory ordering rules,Memory subsystem,Normative specification,Optimization constraints,Pipeline contract,Pipeline mechanics,Privilege boundaries,Refactor constraints,Reviewer guidance,SMP guarantees,SMP-capable design,Specification vs implementation,SRM console firmware,Subsystem responsibilities,System contracts,System execution,Top-level architecture,Tru64 UNIX compatibility",
hmTitle:"1.1 Purpose and Audience",
hmDescription:"This chapter provides a top-level architectural description of the ASA-EmulatR Alpha AXP emulator. It defines the major subsystems, their responsibilities, and how control and...",
hmPrevLink:"chapter-1_.html",
hmNextLink:"chapter-1_2---design-goals-and.html",
hmParentLink:"chapter-1_.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-1_.html\">Chapter 1 - System Overview<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 1 - System Overview > 1.1 Purpose and Audience",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">1.1 Purpose and Audience<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">This chapter provides a top-level architectural description of the ASA-EmulatR Alpha AXP emulator. It defines the major subsystems, their responsibilities, and how control and data flow through the system during execution.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">ASA-EmulatR is a cycle-based, SMP-capable Alpha AXP processor emulator designed to faithfully reproduce the architectural behavior of DEC Alpha hardware running Tru64 UNIX. The emulator targets the EV6 (21264) family of Alpha processors and boots using authentic SRM console firmware images.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The system is structured around a clear separation between architectural specification and implementation:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>The Architecture (Chapters 1–11) defines what must be true: the execution model, pipeline contract, memory ordering rules, exception semantics, privilege boundaries, and SMP guarantees.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>The Implementation (Chapters 12–22) defines how those rules are enforced in code: the AlphaCPU worker, pipeline mechanics, Box implementations, memory subsystem, device models, fault dispatch, and boot sequence.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">This document serves as the authoritative reference for the EmulatR project. It provides a navigable hierarchical structure that orients developers, maintainers, and reviewers, then directs them to the appropriate depth within this guide or the source code for detailed treatment.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">This chapter is normative. The architectural invariants described here must be preserved by all implementations, refactors, and optimizations. The goal is not to explain individual instructions or implementation details, but to describe the shape of the system and the contracts between its components.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-11---architectural-inv.html\" class=\"topiclink\">Chapter 11 - Architectural Invariants<\/a>; <a href=\"alphacpu-core.html\" class=\"topiclink\">Chapter 12 – AlphaCPU Core<\/a>.<\/span><\/p>\n\r"
})
