# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_ImageProc.gen/sources_1/ip/output_buffer/sim/output_buffer.v" \
"../../../../FPGA_ImageProc.srcs/sources_1/new/control.v" \
"../../../../FPGA_ImageProc.srcs/sources_1/new/convolution.v" \
"../../../../FPGA_ImageProc.srcs/sources_1/new/image_proc.v" \
"../../../../FPGA_ImageProc.srcs/sources_1/new/linebuffer.v" \
"../../../../FPGA_ImageProc.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
