// Seed: 1803066214
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign module_2.id_0 = 0;
  tri id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  or primCall (id_4, id_2, id_3);
  inout wire _id_1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  logic [(  1  ) : id_1] id_6;
  ;
endmodule
module module_2 (
    output tri1 id_0,
    inout  wor  id_1
    , id_5,
    input  wire id_2,
    output tri0 id_3
);
  wire id_6 = id_2;
  module_0 modCall_1 (
      id_5,
      id_6
  );
  localparam id_7 = -1;
endmodule
