Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul  9 21:53:48 2024
| Host         : DESKTOP-6SKDS4P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_platform_timing_summary_routed.rpt -pb pwm_platform_timing_summary_routed.pb -rpx pwm_platform_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_platform
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sync_resolution_button_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.736       -7.087                     10                   63        0.149        0.000                      0                   63        1.146        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk       {0.000 10.000}       20.000          50.000          
  CLKFBIN     {0.000 10.000}       20.000          50.000          
  clk_mmcm_1  {0.000 5.333}        10.667          93.750          
  clk_mmcm_2  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         7.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_mmcm_1        9.560        0.000                      0                    1        0.326        0.000                      0                    1        4.833        0.000                       0                     4  
  clk_mmcm_2        0.252        0.000                      0                   54        0.163        0.000                      0                   54        1.146        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_1    clk_mmcm_2         -0.736       -7.087                     10                   10        0.149        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   clk_gbuffer/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MMCM_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        9.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.560ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_mmcm_1 rise@10.667ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.484ns (46.565%)  route 0.555ns (53.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 18.179 - 10.667 ) 
    Source Clock Delay      (SCD):    8.239ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578     8.239    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379     8.618 r  enable_reg/Q
                         net (fo=11, routed)          0.555     9.174    enable
    SLICE_X111Y54        LUT2 (Prop_lut2_I1_O)        0.105     9.279 r  enable_i_1/O
                         net (fo=1, routed)           0.000     9.279    enable_i_1_n_0
    SLICE_X111Y54        FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    11.993 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    13.694    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.771 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    15.157    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.230 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.454    16.685    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.762 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.417    18.179    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
                         clock pessimism              0.727    18.906    
                         clock uncertainty           -0.100    18.806    
    SLICE_X111Y54        FDRE (Setup_fdre_C_D)        0.032    18.838    enable_reg
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  9.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.455%)  route 0.232ns (55.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.232     3.142    enable
    SLICE_X111Y54        LUT2 (Prop_lut2_I1_O)        0.045     3.187 r  enable_i_1/O
                         net (fo=1, routed)           0.000     3.187    enable_i_1_n_0
    SLICE_X111Y54        FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.910     3.609    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
                         clock pessimism             -0.840     2.769    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.092     2.861    enable_reg
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_1
Waveform(ns):       { 0.000 5.333 }
Period(ns):         10.667
Sources:            { MMCM_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.667      9.074      BUFGCTRL_X0Y1    clk_mmcm_1_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.667      9.418      MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X113Y51    sync_resolution_button_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.667      9.667      SLICE_X111Y54    enable_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.667      202.693    MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X113Y51    sync_resolution_button_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X111Y54    enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X113Y51    sync_resolution_button_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X111Y54    enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X113Y51    sync_resolution_button_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X113Y51    sync_resolution_button_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X111Y54    enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.333       4.833      SLICE_X111Y54    enable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 1.725ns (50.669%)  route 1.679ns (49.331%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 11.512 - 4.000 ) 
    Source Clock Delay      (SCD):    8.239ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.578     8.239    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDRE (Prop_fdre_C_Q)         0.379     8.618 r  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.555     9.173    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X110Y51        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.492     9.665 r  centered_pwm_1channel/i__carry_i_7/O[3]
                         net (fo=1, routed)           0.648    10.313    centered_pwm_1channel/plusOp[3]
    SLICE_X109Y52        LUT5 (Prop_lut5_I2_O)        0.257    10.570 r  centered_pwm_1channel/i__carry_i_2/O
                         net (fo=1, routed)           0.000    10.570    centered_pwm_1channel/i__carry_i_2_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.902 r  centered_pwm_1channel/counter_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.902    centered_pwm_1channel/counter_inferred__1/i__carry_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    11.167 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.477    11.644    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_6
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    11.512    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism              0.699    12.211    
                         clock uncertainty           -0.085    12.126    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)       -0.230    11.896    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.937ns (57.739%)  route 1.418ns (42.261%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 11.512 - 4.000 ) 
    Source Clock Delay      (SCD):    8.239ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.578     8.239    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDRE (Prop_fdre_C_Q)         0.379     8.618 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.539     9.157    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X110Y53        LUT1 (Prop_lut1_I0_O)        0.105     9.262 r  centered_pwm_1channel/i__carry_i_15/O
                         net (fo=1, routed)           0.000     9.262    centered_pwm_1channel/i__carry_i_15_n_0
    SLICE_X110Y53        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.719 r  centered_pwm_1channel/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.719    centered_pwm_1channel/i__carry_i_9_n_0
    SLICE_X110Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.984 r  centered_pwm_1channel/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.402    10.386    centered_pwm_1channel/i__carry__0_i_5_n_6
    SLICE_X109Y53        LUT5 (Prop_lut5_I4_O)        0.250    10.636 r  centered_pwm_1channel/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    10.636    centered_pwm_1channel/i__carry__0_i_2_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.117 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.477    11.594    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_5
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    11.512    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism              0.699    12.211    
                         clock uncertainty           -0.085    12.126    
    SLICE_X110Y53        FDRE (Setup_fdre_C_D)       -0.229    11.897    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.897    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.202ns (35.862%)  route 2.150ns (64.138%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 11.512 - 4.000 ) 
    Source Clock Delay      (SCD):    8.239ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.578     8.239    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.379     8.618 f  centered_pwm_1channel/counter_reg[6]/Q
                         net (fo=7, routed)           0.553     9.171    centered_pwm_1channel/counter_reg__0[6]
    SLICE_X111Y53        LUT4 (Prop_lut4_I1_O)        0.105     9.276 r  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.326     9.602    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I1_O)        0.105     9.707 r  centered_pwm_1channel/i__carry_i_6/O
                         net (fo=8, routed)           0.273     9.980    centered_pwm_1channel/i__carry_i_6_n_0
    SLICE_X111Y52        LUT2 (Prop_lut2_I0_O)        0.105    10.085 r  centered_pwm_1channel/i__carry_i_1/O
                         net (fo=1, routed)           0.389    10.474    centered_pwm_1channel/i__carry_i_1_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.508    10.982 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.609    11.591    centered_pwm_1channel/counter_inferred__1/i__carry_n_4
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    11.512    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.699    12.211    
                         clock uncertainty           -0.085    12.126    
    SLICE_X110Y54        FDRE (Setup_fdre_C_D)       -0.212    11.914    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                         -11.591    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.310ns (39.124%)  route 2.038ns (60.876%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 11.512 - 4.000 ) 
    Source Clock Delay      (SCD):    8.239ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.578     8.239    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.379     8.618 f  centered_pwm_1channel/counter_reg[6]/Q
                         net (fo=7, routed)           0.553     9.171    centered_pwm_1channel/counter_reg__0[6]
    SLICE_X111Y53        LUT4 (Prop_lut4_I1_O)        0.105     9.276 r  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.326     9.602    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I1_O)        0.105     9.707 r  centered_pwm_1channel/i__carry_i_6/O
                         net (fo=8, routed)           0.273     9.980    centered_pwm_1channel/i__carry_i_6_n_0
    SLICE_X111Y52        LUT2 (Prop_lut2_I0_O)        0.105    10.085 r  centered_pwm_1channel/i__carry_i_1/O
                         net (fo=1, routed)           0.389    10.474    centered_pwm_1channel/i__carry_i_1_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436    10.910 r  centered_pwm_1channel/counter_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.910    centered_pwm_1channel/counter_inferred__1/i__carry_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.090 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.498    11.588    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_7
    SLICE_X110Y55        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    11.512    centered_pwm_1channel/CLK
    SLICE_X110Y55        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism              0.699    12.211    
                         clock uncertainty           -0.085    12.126    
    SLICE_X110Y55        FDRE (Setup_fdre_C_D)       -0.183    11.943    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.943    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.153ns (36.415%)  route 2.013ns (63.585%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 11.512 - 4.000 ) 
    Source Clock Delay      (SCD):    8.239ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.578     8.239    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.379     8.618 f  centered_pwm_1channel/counter_reg[6]/Q
                         net (fo=7, routed)           0.553     9.171    centered_pwm_1channel/counter_reg__0[6]
    SLICE_X111Y53        LUT4 (Prop_lut4_I1_O)        0.105     9.276 r  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.326     9.602    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I1_O)        0.105     9.707 r  centered_pwm_1channel/i__carry_i_6/O
                         net (fo=8, routed)           0.273     9.980    centered_pwm_1channel/i__carry_i_6_n_0
    SLICE_X111Y52        LUT2 (Prop_lut2_I0_O)        0.105    10.085 r  centered_pwm_1channel/i__carry_i_1/O
                         net (fo=1, routed)           0.389    10.474    centered_pwm_1channel/i__carry_i_1_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.459    10.933 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.472    11.406    centered_pwm_1channel/counter_inferred__1/i__carry_n_5
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    11.512    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.699    12.211    
                         clock uncertainty           -0.085    12.126    
    SLICE_X110Y54        FDRE (Setup_fdre_C_D)       -0.211    11.915    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 1.066ns (32.687%)  route 2.195ns (67.313%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.446ns = ( 11.446 - 4.000 ) 
    Source Clock Delay      (SCD):    8.236ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.575     8.236    costabgen/CLK
    SLICE_X106Y52        FDRE                                         r  costabgen/angle_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y52        FDRE (Prop_fdre_C_Q)         0.379     8.615 f  costabgen/angle_reg_reg[0]/Q
                         net (fo=53, routed)          1.132     9.747    costabgen/angle_reg[0]
    SLICE_X107Y56        LUT4 (Prop_lut4_I2_O)        0.125     9.872 r  costabgen/cosine_value[1]_i_17/O
                         net (fo=1, routed)           0.517    10.389    costabgen/cosine_value[1]_i_17_n_0
    SLICE_X106Y56        LUT6 (Prop_lut6_I0_O)        0.275    10.664 r  costabgen/cosine_value[1]_i_8/O
                         net (fo=1, routed)           0.546    11.210    costabgen/cosine_value[1]_i_8_n_0
    SLICE_X105Y53        LUT5 (Prop_lut5_I3_O)        0.105    11.315 r  costabgen/cosine_value[1]_i_3/O
                         net (fo=1, routed)           0.000    11.315    costabgen/cosine_value[1]_i_3_n_0
    SLICE_X105Y53        MUXF7 (Prop_muxf7_I1_O)      0.182    11.497 r  costabgen/cosine_value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.497    costabgen/cosine_value_reg[1]_i_1_n_0
    SLICE_X105Y53        FDRE                                         r  costabgen/cosine_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.351    11.446    costabgen/CLK
    SLICE_X105Y53        FDRE                                         r  costabgen/cosine_value_reg[1]/C
                         clock pessimism              0.662    12.108    
                         clock uncertainty           -0.085    12.023    
    SLICE_X105Y53        FDRE (Setup_fdre_C_D)        0.060    12.083    costabgen/cosine_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.083    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.031ns (33.859%)  route 2.014ns (66.141%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 11.512 - 4.000 ) 
    Source Clock Delay      (SCD):    8.239ns
    Clock Pessimism Removal (CPR):    0.699ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.578     8.239    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.379     8.618 f  centered_pwm_1channel/counter_reg[6]/Q
                         net (fo=7, routed)           0.553     9.171    centered_pwm_1channel/counter_reg__0[6]
    SLICE_X111Y53        LUT4 (Prop_lut4_I1_O)        0.105     9.276 r  centered_pwm_1channel/i__carry_i_10/O
                         net (fo=2, routed)           0.326     9.602    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X111Y53        LUT5 (Prop_lut5_I1_O)        0.105     9.707 r  centered_pwm_1channel/i__carry_i_6/O
                         net (fo=8, routed)           0.273     9.980    centered_pwm_1channel/i__carry_i_6_n_0
    SLICE_X111Y52        LUT2 (Prop_lut2_I0_O)        0.105    10.085 r  centered_pwm_1channel/i__carry_i_1/O
                         net (fo=1, routed)           0.389    10.474    centered_pwm_1channel/i__carry_i_1_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337    10.811 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.473    11.284    centered_pwm_1channel/counter_inferred__1/i__carry_n_6
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    11.512    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.699    12.211    
                         clock uncertainty           -0.085    12.126    
    SLICE_X110Y54        FDRE (Setup_fdre_C_D)       -0.212    11.914    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                         -11.284    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 1.023ns (31.499%)  route 2.225ns (68.501%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.510ns = ( 11.510 - 4.000 ) 
    Source Clock Delay      (SCD):    8.170ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.509     8.170    costabgen/CLK
    SLICE_X105Y54        FDRE                                         r  costabgen/angle_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y54        FDRE (Prop_fdre_C_Q)         0.379     8.549 f  costabgen/angle_reg_reg[1]/Q
                         net (fo=66, routed)          1.042     9.591    costabgen/angle_reg[1]
    SLICE_X104Y51        LUT6 (Prop_lut6_I1_O)        0.105     9.696 r  costabgen/cosine_value[3]_i_16/O
                         net (fo=1, routed)           0.510    10.207    costabgen/cosine_value[3]_i_16_n_0
    SLICE_X105Y51        LUT6 (Prop_lut6_I5_O)        0.105    10.312 r  costabgen/cosine_value[3]_i_7/O
                         net (fo=1, routed)           0.000    10.312    costabgen/cosine_value[3]_i_7_n_0
    SLICE_X105Y51        MUXF7 (Prop_muxf7_I1_O)      0.182    10.494 r  costabgen/cosine_value_reg[3]_i_3/O
                         net (fo=1, routed)           0.672    11.166    costabgen/cosine_value_reg[3]_i_3_n_0
    SLICE_X106Y54        LUT6 (Prop_lut6_I3_O)        0.252    11.418 r  costabgen/cosine_value[3]_i_1/O
                         net (fo=1, routed)           0.000    11.418    costabgen/cosine_value[3]_i_1_n_0
    SLICE_X106Y54        FDRE                                         r  costabgen/cosine_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.415    11.510    costabgen/CLK
    SLICE_X106Y54        FDRE                                         r  costabgen/cosine_value_reg[3]/C
                         clock pessimism              0.662    12.172    
                         clock uncertainty           -0.085    12.087    
    SLICE_X106Y54        FDRE (Setup_fdre_C_D)        0.030    12.117    costabgen/cosine_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 costabgen/angle_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.048ns (32.640%)  route 2.163ns (67.360%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.510ns = ( 11.510 - 4.000 ) 
    Source Clock Delay      (SCD):    8.169ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.508     8.169    costabgen/CLK
    SLICE_X105Y56        FDRE                                         r  costabgen/angle_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.379     8.548 r  costabgen/angle_reg_reg[2]/Q
                         net (fo=70, routed)          1.296     9.845    costabgen/angle_reg[2]
    SLICE_X106Y51        LUT5 (Prop_lut5_I1_O)        0.119     9.964 r  costabgen/cosine_value[2]_i_16/O
                         net (fo=1, routed)           0.352    10.315    costabgen/cosine_value[2]_i_16_n_0
    SLICE_X106Y51        LUT6 (Prop_lut6_I0_O)        0.267    10.582 r  costabgen/cosine_value[2]_i_7/O
                         net (fo=1, routed)           0.515    11.097    costabgen/cosine_value[2]_i_7_n_0
    SLICE_X107Y51        LUT6 (Prop_lut6_I5_O)        0.105    11.202 r  costabgen/cosine_value[2]_i_2/O
                         net (fo=1, routed)           0.000    11.202    costabgen/cosine_value[2]_i_2_n_0
    SLICE_X107Y51        MUXF7 (Prop_muxf7_I0_O)      0.178    11.380 r  costabgen/cosine_value_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.380    costabgen/cosine_value_reg[2]_i_1_n_0
    SLICE_X107Y51        FDRE                                         r  costabgen/cosine_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.415    11.510    costabgen/CLK
    SLICE_X107Y51        FDRE                                         r  costabgen/cosine_value_reg[2]/C
                         clock pessimism              0.662    12.172    
                         clock uncertainty           -0.085    12.087    
    SLICE_X107Y51        FDRE (Setup_fdre_C_D)        0.060    12.147    costabgen/cosine_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.147    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 angle_cos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_cos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.748ns (25.331%)  route 2.205ns (74.669%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 11.445 - 4.000 ) 
    Source Clock Delay      (SCD):    8.169ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873     3.265    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552     4.902    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.979 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.597     6.576    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     6.661 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.508     8.169    clk_mmcm_2_BUFG
    SLICE_X104Y56        FDRE                                         r  angle_cos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDRE (Prop_fdre_C_Q)         0.433     8.602 f  angle_cos_reg[3]/Q
                         net (fo=4, routed)           0.718     9.320    angle_cos_reg__0[3]
    SLICE_X105Y56        LUT5 (Prop_lut5_I1_O)        0.105     9.425 f  angle_cos[10]_i_11/O
                         net (fo=3, routed)           0.519     9.944    angle_cos[10]_i_11_n_0
    SLICE_X105Y55        LUT6 (Prop_lut6_I4_O)        0.105    10.049 f  angle_cos[10]_i_4/O
                         net (fo=20, routed)          0.445    10.494    angle_cos[10]_i_4_n_0
    SLICE_X104Y55        LUT3 (Prop_lut3_I2_O)        0.105    10.599 r  angle_cos[10]_i_1/O
                         net (fo=11, routed)          0.523    11.122    angle_cos[10]_i_1_n_0
    SLICE_X104Y58        FDRE                                         r  angle_cos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701     7.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386     8.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     8.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    10.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.350    11.445    clk_mmcm_2_BUFG
    SLICE_X104Y58        FDRE                                         r  angle_cos_reg[10]/C
                         clock pessimism              0.696    12.141    
                         clock uncertainty           -0.085    12.056    
    SLICE_X104Y58        FDRE (Setup_fdre_C_CE)      -0.136    11.920    angle_cos_reg[10]
  -------------------------------------------------------------------
                         required time                         11.920    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  0.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm_channels_delayed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.586%)  route 0.108ns (43.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.638     2.769    centered_pwm_1channel/CLK
    SLICE_X111Y55        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  centered_pwm_1channel/pwm_i_reg/Q
                         net (fo=2, routed)           0.108     3.018    pwm_i
    SLICE_X113Y56        FDRE                                         r  pwm_channels_delayed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    clk_mmcm_2_BUFG
    SLICE_X113Y56        FDRE                                         r  pwm_channels_delayed_reg[1]/C
                         clock pessimism             -0.824     2.785    
    SLICE_X113Y56        FDRE (Hold_fdre_C_D)         0.070     2.855    pwm_channels_delayed_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            delay_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.466%)  route 0.156ns (52.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.638     2.769    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  centered_pwm_1channel/pwm_reg/Q
                         net (fo=1, routed)           0.156     3.066    pwm
    SLICE_X112Y53        SRL16E                                       r  delay_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    clk_mmcm_2_BUFG
    SLICE_X112Y53        SRL16E                                       r  delay_reg[4]_srl5/CLK
                         clock pessimism             -0.824     2.785    
    SLICE_X112Y53        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.902    delay_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 angle_cos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.052%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.609     2.740    clk_mmcm_2_BUFG
    SLICE_X104Y57        FDRE                                         r  angle_cos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.164     2.904 r  angle_cos_reg[7]/Q
                         net (fo=5, routed)           0.145     3.049    costabgen/angle_reg_reg[10]_0[7]
    SLICE_X105Y56        FDRE                                         r  costabgen/angle_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.881     3.580    costabgen/CLK
    SLICE_X105Y56        FDRE                                         r  costabgen/angle_reg_reg[7]/C
                         clock pessimism             -0.823     2.757    
    SLICE_X105Y56        FDRE (Hold_fdre_C_D)         0.072     2.829    costabgen/angle_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.829    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 costabgen/angle_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/cosine_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.522%)  route 0.135ns (37.478%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.610     2.741    costabgen/CLK
    SLICE_X105Y55        FDRE                                         r  costabgen/angle_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDRE (Prop_fdre_C_Q)         0.141     2.882 r  costabgen/angle_reg_reg[10]/Q
                         net (fo=7, routed)           0.135     3.017    costabgen/angle_reg[10]
    SLICE_X105Y53        MUXF7 (Prop_muxf7_S_O)       0.085     3.102 r  costabgen/cosine_value_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.102    costabgen/cosine_value_reg[1]_i_1_n_0
    SLICE_X105Y53        FDRE                                         r  costabgen/cosine_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.881     3.580    costabgen/CLK
    SLICE_X105Y53        FDRE                                         r  costabgen/cosine_value_reg[1]/C
                         clock pessimism             -0.823     2.757    
    SLICE_X105Y53        FDRE (Hold_fdre_C_D)         0.105     2.862    costabgen/cosine_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.862    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 angle_cos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.640%)  route 0.173ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.610     2.741    clk_mmcm_2_BUFG
    SLICE_X104Y56        FDRE                                         r  angle_cos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDRE (Prop_fdre_C_Q)         0.164     2.905 r  angle_cos_reg[1]/Q
                         net (fo=4, routed)           0.173     3.078    costabgen/angle_reg_reg[10]_0[1]
    SLICE_X105Y54        FDRE                                         r  costabgen/angle_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.881     3.580    costabgen/CLK
    SLICE_X105Y54        FDRE                                         r  costabgen/angle_reg_reg[1]/C
                         clock pessimism             -0.823     2.757    
    SLICE_X105Y54        FDRE (Hold_fdre_C_D)         0.072     2.829    costabgen/angle_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.829    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 angle_updown_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            angle_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.752%)  route 0.173ns (45.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.610     2.741    clk_mmcm_2_BUFG
    SLICE_X104Y55        FDRE                                         r  angle_updown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDRE (Prop_fdre_C_Q)         0.164     2.905 r  angle_updown_reg/Q
                         net (fo=4, routed)           0.173     3.077    angle_updown_reg_n_0
    SLICE_X104Y55        LUT4 (Prop_lut4_I1_O)        0.045     3.122 r  angle_updown_i_1/O
                         net (fo=1, routed)           0.000     3.122    angle_updown_i_1_n_0
    SLICE_X104Y55        FDRE                                         r  angle_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.881     3.580    clk_mmcm_2_BUFG
    SLICE_X104Y55        FDRE                                         r  angle_updown_reg/C
                         clock pessimism             -0.839     2.741    
    SLICE_X104Y55        FDRE (Hold_fdre_C_D)         0.120     2.861    angle_updown_reg
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 centered_pwm_1channel/pwm_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.638     2.769    centered_pwm_1channel/CLK
    SLICE_X111Y55        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  centered_pwm_1channel/pwm_i_reg/Q
                         net (fo=2, routed)           0.167     3.077    centered_pwm_1channel/pwm_i
    SLICE_X111Y55        LUT3 (Prop_lut3_I0_O)        0.045     3.122 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000     3.122    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X111Y55        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X111Y55        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism             -0.840     2.769    
    SLICE_X111Y55        FDRE (Hold_fdre_C_D)         0.091     2.860    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 angle_cos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.448%)  route 0.205ns (55.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.609     2.740    clk_mmcm_2_BUFG
    SLICE_X104Y57        FDRE                                         r  angle_cos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y57        FDRE (Prop_fdre_C_Q)         0.164     2.904 r  angle_cos_reg[8]/Q
                         net (fo=6, routed)           0.205     3.109    costabgen/angle_reg_reg[10]_0[8]
    SLICE_X105Y56        FDRE                                         r  costabgen/angle_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.881     3.580    costabgen/CLK
    SLICE_X105Y56        FDRE                                         r  costabgen/angle_reg_reg[8]/C
                         clock pessimism             -0.823     2.757    
    SLICE_X105Y56        FDRE (Hold_fdre_C_D)         0.075     2.832    costabgen/angle_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 angle_cos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.581%)  route 0.196ns (54.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.610     2.741    clk_mmcm_2_BUFG
    SLICE_X104Y56        FDRE                                         r  angle_cos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDRE (Prop_fdre_C_Q)         0.164     2.905 r  angle_cos_reg[2]/Q
                         net (fo=4, routed)           0.196     3.100    costabgen/angle_reg_reg[10]_0[2]
    SLICE_X105Y56        FDRE                                         r  costabgen/angle_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.881     3.580    costabgen/CLK
    SLICE_X105Y56        FDRE                                         r  costabgen/angle_reg_reg[2]/C
                         clock pessimism             -0.826     2.754    
    SLICE_X105Y56        FDRE (Hold_fdre_C_D)         0.066     2.820    costabgen/angle_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 angle_cos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            costabgen/angle_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.132%)  route 0.208ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.609     2.740    clk_mmcm_2_BUFG
    SLICE_X104Y58        FDRE                                         r  angle_cos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDRE (Prop_fdre_C_Q)         0.164     2.904 r  angle_cos_reg[9]/Q
                         net (fo=6, routed)           0.208     3.111    costabgen/angle_reg_reg[10]_0[9]
    SLICE_X105Y55        FDRE                                         r  costabgen/angle_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.881     3.580    costabgen/CLK
    SLICE_X105Y55        FDRE                                         r  costabgen/angle_reg_reg[9]/C
                         clock pessimism             -0.823     2.757    
    SLICE_X105Y55        FDRE (Hold_fdre_C_D)         0.070     2.827    costabgen/angle_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCM_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y0    clk_mmcm_2_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X103Y56    angle_cos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y58    angle_cos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y56    angle_cos_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y56    angle_cos_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y56    angle_cos_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y56    angle_cos_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y57    angle_cos_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X104Y57    angle_cos_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  MMCM_ADV/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X112Y53    delay_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X112Y53    delay_reg[4]_srl5/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y52    costabgen/angle_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X105Y51    costabgen/angle_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y56    angle_cos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y58    angle_cos_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y56    angle_cos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y56    angle_cos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y56    angle_cos_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y56    angle_cos_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X112Y53    delay_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X112Y53    delay_reg[4]_srl5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X103Y56    angle_cos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y58    angle_cos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y56    angle_cos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y56    angle_cos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y56    angle_cos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y56    angle_cos_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y57    angle_cos_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X104Y57    angle_cos_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_2

Setup :           10  Failing Endpoints,  Worst Slack       -0.736ns,  Total Violation       -7.087ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.370ns  (logic 0.379ns (27.658%)  route 0.991ns (72.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          0.991    20.276    centered_pwm_1channel/enable
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X110Y53        FDRE (Setup_fdre_C_CE)      -0.168    19.540    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.370ns  (logic 0.379ns (27.658%)  route 0.991ns (72.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          0.991    20.276    centered_pwm_1channel/enable
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X110Y53        FDRE (Setup_fdre_C_CE)      -0.168    19.540    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.370ns  (logic 0.379ns (27.658%)  route 0.991ns (72.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          0.991    20.276    centered_pwm_1channel/enable
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X110Y53        FDRE (Setup_fdre_C_CE)      -0.168    19.540    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.567ns  (logic 0.484ns (30.896%)  route 1.083ns (69.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          1.083    20.367    centered_pwm_1channel/enable
    SLICE_X113Y54        LUT4 (Prop_lut4_I2_O)        0.105    20.472 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000    20.472    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X113Y54        FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X113Y54        FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)        0.032    19.740    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         19.740    
                         arrival time                         -20.472    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.703ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.338ns  (logic 0.379ns (28.332%)  route 0.959ns (71.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          0.959    20.244    centered_pwm_1channel/enable
    SLICE_X110Y55        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X110Y55        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X110Y55        FDRE (Setup_fdre_C_CE)      -0.168    19.540    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -20.244    
  -------------------------------------------------------------------
                         slack                                 -0.703    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.325ns  (logic 0.379ns (28.593%)  route 0.946ns (71.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          0.946    20.231    centered_pwm_1channel/enable
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X110Y54        FDRE (Setup_fdre_C_CE)      -0.168    19.540    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -20.231    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.325ns  (logic 0.379ns (28.593%)  route 0.946ns (71.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          0.946    20.231    centered_pwm_1channel/enable
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X110Y54        FDRE (Setup_fdre_C_CE)      -0.168    19.540    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -20.231    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.325ns  (logic 0.379ns (28.593%)  route 0.946ns (71.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          0.946    20.231    centered_pwm_1channel/enable
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X110Y54        FDRE (Setup_fdre_C_CE)      -0.168    19.540    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -20.231    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.325ns  (logic 0.379ns (28.593%)  route 0.946ns (71.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          0.946    20.231    centered_pwm_1channel/enable
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X110Y54        FDRE (Setup_fdre_C_CE)      -0.168    19.540    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -20.231    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.678ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_mmcm_2 rise@12.000ns - clk_mmcm_1 rise@10.667ns)
  Data Path Delay:        1.511ns  (logic 0.484ns (32.041%)  route 1.027ns (67.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.512ns = ( 19.512 - 12.000 ) 
    Source Clock Delay      (SCD):    8.239ns = ( 18.906 - 10.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                     10.667    10.667 r  
    N18                                               0.000    10.667 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.667    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    12.059 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.873    13.932    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    14.017 r  clk_gbuffer/O
                         net (fo=2, routed)           1.552    15.569    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.646 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.597    17.243    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085    17.328 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           1.578    18.906    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.379    19.285 r  enable_reg/Q
                         net (fo=11, routed)          1.027    20.311    centered_pwm_1channel/enable
    SLICE_X111Y55        LUT3 (Prop_lut3_I2_O)        0.105    20.416 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000    20.416    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X111Y55        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                     12.000    12.000 r  
    N18                                               0.000    12.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    13.327 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.701    15.028    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_gbuffer/O
                         net (fo=2, routed)           1.386    16.490    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    16.563 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.454    18.018    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.095 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          1.417    19.512    centered_pwm_1channel/CLK
    SLICE_X111Y55        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.416    19.928    
                         clock uncertainty           -0.220    19.708    
    SLICE_X111Y55        FDRE (Setup_fdre_C_D)        0.030    19.738    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         19.738    
                         arrival time                         -20.416    
  -------------------------------------------------------------------
                         slack                                 -0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.799%)  route 0.596ns (76.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.596     3.505    centered_pwm_1channel/enable
    SLICE_X111Y55        LUT3 (Prop_lut3_I2_O)        0.045     3.550 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000     3.550    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X111Y55        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X111Y55        FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X111Y55        FDRE (Hold_fdre_C_D)         0.091     3.402    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         -3.402    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.381%)  route 0.610ns (76.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.610     3.519    centered_pwm_1channel/enable
    SLICE_X113Y54        LUT4 (Prop_lut4_I2_O)        0.045     3.564 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000     3.564    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X113Y54        FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X113Y54        FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X113Y54        FDRE (Hold_fdre_C_D)         0.092     3.403    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.690%)  route 0.540ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.540     3.450    centered_pwm_1channel/enable
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X110Y54        FDRE (Hold_fdre_C_CE)       -0.039     3.272    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.690%)  route 0.540ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.540     3.450    centered_pwm_1channel/enable
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X110Y54        FDRE (Hold_fdre_C_CE)       -0.039     3.272    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.690%)  route 0.540ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.540     3.450    centered_pwm_1channel/enable
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X110Y54        FDRE (Hold_fdre_C_CE)       -0.039     3.272    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.690%)  route 0.540ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.540     3.450    centered_pwm_1channel/enable
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X110Y54        FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X110Y54        FDRE (Hold_fdre_C_CE)       -0.039     3.272    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.472%)  route 0.548ns (79.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.548     3.457    centered_pwm_1channel/enable
    SLICE_X110Y55        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X110Y55        FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X110Y55        FDRE (Hold_fdre_C_CE)       -0.039     3.272    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.767%)  route 0.572ns (80.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.572     3.482    centered_pwm_1channel/enable
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X110Y53        FDRE (Hold_fdre_C_CE)       -0.039     3.272    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.767%)  route 0.572ns (80.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.572     3.482    centered_pwm_1channel/enable
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X110Y53        FDRE (Hold_fdre_C_CE)       -0.039     3.272    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.141ns (19.767%)  route 0.572ns (80.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.674     0.903    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_gbuffer/O
                         net (fo=2, routed)           0.597     1.526    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.576 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.529     2.105    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.131 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=2, routed)           0.638     2.769    clk_mmcm_1_BUFG
    SLICE_X111Y54        FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     2.910 r  enable_reg/Q
                         net (fo=11, routed)          0.572     3.482    centered_pwm_1channel/enable
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.731     1.148    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_gbuffer/O
                         net (fo=2, routed)           0.864     2.041    gbuf_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.094 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.576     2.670    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.699 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=43, routed)          0.910     3.609    centered_pwm_1channel/CLK
    SLICE_X110Y53        FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.518     3.091    
                         clock uncertainty            0.220     3.311    
    SLICE_X110Y53        FDRE (Hold_fdre_C_CE)       -0.039     3.272    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.210    





