Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar 22 22:41:04 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cache_top_timing_summary_routed.rpt -pb cache_top_timing_summary_routed.pb -rpx cache_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cache_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.447        0.000                      0                 1709        0.070        0.000                      0                 1709        3.000        0.000                       0                   799  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        7.447        0.000                      0                 1709        0.070        0.000                      0                 1709        9.500        0.000                       0                   795  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk_out1_clk_pll                    
(none)            clkfbout_clk_pll                    
(none)                              clk_out1_clk_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            round_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        12.106ns  (logic 5.123ns (42.318%)  route 6.983ns (57.682%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 18.595 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.706    -0.755    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.699 r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.568     3.267    cache/way0_tagv_dout[2]
    SLICE_X105Y126       LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  cache/FSM_sequential_cache_state[2]_i_18/O
                         net (fo=1, routed)           0.000     3.391    cache/FSM_sequential_cache_state[2]_i_18_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.923 r  cache/FSM_sequential_cache_state_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.923    cache/FSM_sequential_cache_state_reg[2]_i_11_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.151 r  cache/FSM_sequential_cache_state_reg[2]_i_7/CO[2]
                         net (fo=2, routed)           0.811     4.961    cache/way0_hit0
    SLICE_X107Y126       LUT4 (Prop_lut4_I1_O)        0.313     5.274 r  cache/FSM_sequential_cache_state[2]_i_3/O
                         net (fo=41, routed)          1.488     6.762    cache/cache_hit
    SLICE_X105Y132       LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  cache/test_index[7]_i_44/O
                         net (fo=1, routed)           0.912     7.799    cache/test_index[7]_i_44_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cache/test_index[7]_i_15/O
                         net (fo=1, routed)           0.000     7.923    cache/test_index[7]_i_15_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.456 r  cache/test_index_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.456    cache/test_index_reg[7]_i_7_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.685 f  cache/test_index_reg[7]_i_3/CO[2]
                         net (fo=3, routed)           0.779     9.464    cache/cacheres_right0
    SLICE_X108Y126       LUT6 (Prop_lut6_I1_O)        0.310     9.774 f  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.853    10.626    cache/E[0]
    SLICE_X108Y125       LUT4 (Prop_lut4_I2_O)        0.152    10.778 r  cache/round_state[0]_i_1/O
                         net (fo=1, routed)           0.572    11.351    cache_n_14
    SLICE_X109Y125       FDRE                                         r  round_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.547    18.595    clk_g
    SLICE_X109Y125       FDRE                                         r  round_state_reg[0]/C
                         clock pessimism              0.571    19.166    
                         clock uncertainty           -0.084    19.083    
    SLICE_X109Y125       FDRE (Setup_fdre_C_D)       -0.285    18.798    round_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 wr_tag_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            do_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.287ns  (logic 3.887ns (34.437%)  route 7.400ns (65.563%))
  Logic Levels:           18  (CARRY4=13 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 18.595 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.666    -0.795    clk_g
    SLICE_X106Y127       FDRE                                         r  wr_tag_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.456    -0.339 r  wr_tag_r_reg[4]/Q
                         net (fo=4, routed)           1.982     1.643    cache/do_wr_reg_i_86_0[4]
    SLICE_X106Y130       LUT6 (Prop_lut6_I0_O)        0.124     1.767 r  cache/do_wr_i_117/O
                         net (fo=1, routed)           0.000     1.767    cache/do_wr_i_117_n_0
    SLICE_X106Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.317 r  cache/do_wr_reg_i_102/CO[3]
                         net (fo=1, routed)           0.000     2.317    cache/do_wr_reg_i_102_n_0
    SLICE_X106Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.545 r  cache/do_wr_reg_i_85/CO[2]
                         net (fo=23, routed)          1.478     4.024    cache/wr_hit_data2
    SLICE_X106Y136       LUT5 (Prop_lut5_I1_O)        0.313     4.337 r  cache/do_wr_i_52/O
                         net (fo=1, routed)           0.444     4.781    cache/do_wr_i_52_n_0
    SLICE_X106Y136       LUT6 (Prop_lut6_I5_O)        0.124     4.905 r  cache/do_wr_i_21/O
                         net (fo=6, routed)           2.323     7.228    cache/do_wr_i_21_n_0
    SLICE_X102Y114       LUT6 (Prop_lut6_I2_O)        0.124     7.352 r  cache/do_wr_i_138/O
                         net (fo=1, routed)           0.000     7.352    cache/do_wr_i_138_n_0
    SLICE_X102Y114       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.728 r  cache/do_wr_reg_i_133/CO[3]
                         net (fo=1, routed)           0.000     7.728    cache/do_wr_reg_i_133_n_0
    SLICE_X102Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.845 r  cache/do_wr_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000     7.845    cache/do_wr_reg_i_128_n_0
    SLICE_X102Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.962 r  cache/do_wr_reg_i_123/CO[3]
                         net (fo=1, routed)           0.000     7.962    cache/do_wr_reg_i_123_n_0
    SLICE_X102Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.079 r  cache/do_wr_reg_i_110/CO[3]
                         net (fo=1, routed)           0.000     8.079    cache/do_wr_reg_i_110_n_0
    SLICE_X102Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  cache/do_wr_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     8.196    cache/do_wr_reg_i_87_n_0
    SLICE_X102Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  cache/do_wr_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000     8.313    cache/do_wr_reg_i_60_n_0
    SLICE_X102Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.430 r  cache/do_wr_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.430    cache/do_wr_reg_i_29_n_0
    SLICE_X102Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.547 r  cache/do_wr_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.547    cache/do_wr_reg_i_12_n_0
    SLICE_X102Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.664 r  cache/do_wr_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.664    cache/do_wr_reg_i_7_n_0
    SLICE_X102Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.781 r  cache/do_wr_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.781    cache/do_wr_reg_i_3_n_0
    SLICE_X102Y124       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.010 f  cache/do_wr_reg_i_2/CO[2]
                         net (fo=1, routed)           0.700     9.710    cache/data_right
    SLICE_X107Y125       LUT4 (Prop_lut4_I2_O)        0.310    10.020 r  cache/do_wr_i_1/O
                         net (fo=1, routed)           0.472    10.492    cache_n_44
    SLICE_X108Y125       FDRE                                         r  do_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.547    18.595    clk_g
    SLICE_X108Y125       FDRE                                         r  do_wr_reg/C
                         clock pessimism              0.571    19.166    
                         clock uncertainty           -0.084    19.083    
    SLICE_X108Y125       FDRE (Setup_fdre_C_D)       -0.031    19.052    do_wr_reg
  -------------------------------------------------------------------
                         required time                         19.052    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            res_counter_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.296ns  (logic 5.095ns (45.103%)  route 6.201ns (54.897%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 18.596 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.706    -0.755    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.699 r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.568     3.267    cache/way0_tagv_dout[2]
    SLICE_X105Y126       LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  cache/FSM_sequential_cache_state[2]_i_18/O
                         net (fo=1, routed)           0.000     3.391    cache/FSM_sequential_cache_state[2]_i_18_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.923 r  cache/FSM_sequential_cache_state_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.923    cache/FSM_sequential_cache_state_reg[2]_i_11_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.151 r  cache/FSM_sequential_cache_state_reg[2]_i_7/CO[2]
                         net (fo=2, routed)           0.811     4.961    cache/way0_hit0
    SLICE_X107Y126       LUT4 (Prop_lut4_I1_O)        0.313     5.274 r  cache/FSM_sequential_cache_state[2]_i_3/O
                         net (fo=41, routed)          1.488     6.762    cache/cache_hit
    SLICE_X105Y132       LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  cache/test_index[7]_i_44/O
                         net (fo=1, routed)           0.912     7.799    cache/test_index[7]_i_44_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cache/test_index[7]_i_15/O
                         net (fo=1, routed)           0.000     7.923    cache/test_index[7]_i_15_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.456 r  cache/test_index_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.456    cache/test_index_reg[7]_i_7_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.685 r  cache/test_index_reg[7]_i_3/CO[2]
                         net (fo=3, routed)           0.748     9.433    cache/cacheres_right0
    SLICE_X106Y126       LUT6 (Prop_lut6_I5_O)        0.310     9.743 r  cache/res_counter_i[1]_i_2/O
                         net (fo=2, routed)           0.674    10.417    cache/res_counter_i
    SLICE_X106Y126       LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  cache/res_counter_i[0]_i_1/O
                         net (fo=1, routed)           0.000    10.541    cache_n_0
    SLICE_X106Y126       FDRE                                         r  res_counter_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.548    18.596    clk_g
    SLICE_X106Y126       FDRE                                         r  res_counter_i_reg[0]/C
                         clock pessimism              0.571    19.167    
                         clock uncertainty           -0.084    19.084    
    SLICE_X106Y126       FDRE (Setup_fdre_C_D)        0.029    19.113    res_counter_i_reg[0]
  -------------------------------------------------------------------
                         required time                         19.113    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            res_counter_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.324ns  (logic 5.123ns (45.239%)  route 6.201ns (54.761%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 18.596 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.706    -0.755    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.699 r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.568     3.267    cache/way0_tagv_dout[2]
    SLICE_X105Y126       LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  cache/FSM_sequential_cache_state[2]_i_18/O
                         net (fo=1, routed)           0.000     3.391    cache/FSM_sequential_cache_state[2]_i_18_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.923 r  cache/FSM_sequential_cache_state_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.923    cache/FSM_sequential_cache_state_reg[2]_i_11_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.151 r  cache/FSM_sequential_cache_state_reg[2]_i_7/CO[2]
                         net (fo=2, routed)           0.811     4.961    cache/way0_hit0
    SLICE_X107Y126       LUT4 (Prop_lut4_I1_O)        0.313     5.274 r  cache/FSM_sequential_cache_state[2]_i_3/O
                         net (fo=41, routed)          1.488     6.762    cache/cache_hit
    SLICE_X105Y132       LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  cache/test_index[7]_i_44/O
                         net (fo=1, routed)           0.912     7.799    cache/test_index[7]_i_44_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cache/test_index[7]_i_15/O
                         net (fo=1, routed)           0.000     7.923    cache/test_index[7]_i_15_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.456 r  cache/test_index_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.456    cache/test_index_reg[7]_i_7_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.685 r  cache/test_index_reg[7]_i_3/CO[2]
                         net (fo=3, routed)           0.748     9.433    cache/cacheres_right0
    SLICE_X106Y126       LUT6 (Prop_lut6_I5_O)        0.310     9.743 r  cache/res_counter_i[1]_i_2/O
                         net (fo=2, routed)           0.674    10.417    cache/res_counter_i
    SLICE_X106Y126       LUT3 (Prop_lut3_I1_O)        0.152    10.569 r  cache/res_counter_i[1]_i_1/O
                         net (fo=1, routed)           0.000    10.569    cache_n_1
    SLICE_X106Y126       FDRE                                         r  res_counter_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.548    18.596    clk_g
    SLICE_X106Y126       FDRE                                         r  res_counter_i_reg[1]/C
                         clock pessimism              0.571    19.167    
                         clock uncertainty           -0.084    19.084    
    SLICE_X106Y126       FDRE (Setup_fdre_C_D)        0.075    19.159    res_counter_i_reg[1]
  -------------------------------------------------------------------
                         required time                         19.159    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.591ns  (required time - arrival time)
  Source:                 cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.047ns  (logic 4.971ns (45.000%)  route 6.076ns (55.000%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 18.600 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.706    -0.755    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.699 r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.568     3.267    cache/way0_tagv_dout[2]
    SLICE_X105Y126       LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  cache/FSM_sequential_cache_state[2]_i_18/O
                         net (fo=1, routed)           0.000     3.391    cache/FSM_sequential_cache_state[2]_i_18_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.923 r  cache/FSM_sequential_cache_state_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.923    cache/FSM_sequential_cache_state_reg[2]_i_11_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.151 r  cache/FSM_sequential_cache_state_reg[2]_i_7/CO[2]
                         net (fo=2, routed)           0.811     4.961    cache/way0_hit0
    SLICE_X107Y126       LUT4 (Prop_lut4_I1_O)        0.313     5.274 r  cache/FSM_sequential_cache_state[2]_i_3/O
                         net (fo=41, routed)          1.488     6.762    cache/cache_hit
    SLICE_X105Y132       LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  cache/test_index[7]_i_44/O
                         net (fo=1, routed)           0.912     7.799    cache/test_index[7]_i_44_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cache/test_index[7]_i_15/O
                         net (fo=1, routed)           0.000     7.923    cache/test_index[7]_i_15_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.456 r  cache/test_index_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.456    cache/test_index_reg[7]_i_7_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.685 r  cache/test_index_reg[7]_i_3/CO[2]
                         net (fo=3, routed)           0.779     9.464    cache/cacheres_right0
    SLICE_X108Y126       LUT6 (Prop_lut6_I1_O)        0.310     9.774 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.518    10.291    cache_n_9
    SLICE_X113Y127       FDRE                                         r  test_index_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.552    18.600    clk_g
    SLICE_X113Y127       FDRE                                         r  test_index_reg[7]/C
                         clock pessimism              0.571    19.171    
                         clock uncertainty           -0.084    19.088    
    SLICE_X113Y127       FDRE (Setup_fdre_C_CE)      -0.205    18.883    test_index_reg[7]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  8.591    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        11.021ns  (logic 4.971ns (45.106%)  route 6.050ns (54.894%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 18.599 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.706    -0.755    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.699 r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.568     3.267    cache/way0_tagv_dout[2]
    SLICE_X105Y126       LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  cache/FSM_sequential_cache_state[2]_i_18/O
                         net (fo=1, routed)           0.000     3.391    cache/FSM_sequential_cache_state[2]_i_18_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.923 r  cache/FSM_sequential_cache_state_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.923    cache/FSM_sequential_cache_state_reg[2]_i_11_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.151 r  cache/FSM_sequential_cache_state_reg[2]_i_7/CO[2]
                         net (fo=2, routed)           0.811     4.961    cache/way0_hit0
    SLICE_X107Y126       LUT4 (Prop_lut4_I1_O)        0.313     5.274 r  cache/FSM_sequential_cache_state[2]_i_3/O
                         net (fo=41, routed)          1.488     6.762    cache/cache_hit
    SLICE_X105Y132       LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  cache/test_index[7]_i_44/O
                         net (fo=1, routed)           0.912     7.799    cache/test_index[7]_i_44_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cache/test_index[7]_i_15/O
                         net (fo=1, routed)           0.000     7.923    cache/test_index[7]_i_15_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.456 r  cache/test_index_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.456    cache/test_index_reg[7]_i_7_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.685 r  cache/test_index_reg[7]_i_3/CO[2]
                         net (fo=3, routed)           0.779     9.464    cache/cacheres_right0
    SLICE_X108Y126       LUT6 (Prop_lut6_I1_O)        0.310     9.774 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.492    10.265    cache_n_9
    SLICE_X115Y126       FDRE                                         r  test_index_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.551    18.599    clk_g
    SLICE_X115Y126       FDRE                                         r  test_index_reg[5]/C
                         clock pessimism              0.571    19.170    
                         clock uncertainty           -0.084    19.087    
    SLICE_X115Y126       FDRE (Setup_fdre_C_CE)      -0.205    18.882    test_index_reg[5]
  -------------------------------------------------------------------
                         required time                         18.882    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 4.971ns (45.598%)  route 5.931ns (54.402%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.706    -0.755    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.699 r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.568     3.267    cache/way0_tagv_dout[2]
    SLICE_X105Y126       LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  cache/FSM_sequential_cache_state[2]_i_18/O
                         net (fo=1, routed)           0.000     3.391    cache/FSM_sequential_cache_state[2]_i_18_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.923 r  cache/FSM_sequential_cache_state_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.923    cache/FSM_sequential_cache_state_reg[2]_i_11_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.151 r  cache/FSM_sequential_cache_state_reg[2]_i_7/CO[2]
                         net (fo=2, routed)           0.811     4.961    cache/way0_hit0
    SLICE_X107Y126       LUT4 (Prop_lut4_I1_O)        0.313     5.274 r  cache/FSM_sequential_cache_state[2]_i_3/O
                         net (fo=41, routed)          1.488     6.762    cache/cache_hit
    SLICE_X105Y132       LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  cache/test_index[7]_i_44/O
                         net (fo=1, routed)           0.912     7.799    cache/test_index[7]_i_44_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cache/test_index[7]_i_15/O
                         net (fo=1, routed)           0.000     7.923    cache/test_index[7]_i_15_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.456 r  cache/test_index_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.456    cache/test_index_reg[7]_i_7_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.685 r  cache/test_index_reg[7]_i_3/CO[2]
                         net (fo=3, routed)           0.779     9.464    cache/cacheres_right0
    SLICE_X108Y126       LUT6 (Prop_lut6_I1_O)        0.310     9.774 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.373    10.147    cache_n_9
    SLICE_X110Y127       FDRE                                         r  test_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.550    18.598    clk_g
    SLICE_X110Y127       FDRE                                         r  test_index_reg[0]/C
                         clock pessimism              0.571    19.169    
                         clock uncertainty           -0.084    19.086    
    SLICE_X110Y127       FDRE (Setup_fdre_C_CE)      -0.205    18.881    test_index_reg[0]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 4.971ns (45.598%)  route 5.931ns (54.402%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.706    -0.755    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.699 r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.568     3.267    cache/way0_tagv_dout[2]
    SLICE_X105Y126       LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  cache/FSM_sequential_cache_state[2]_i_18/O
                         net (fo=1, routed)           0.000     3.391    cache/FSM_sequential_cache_state[2]_i_18_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.923 r  cache/FSM_sequential_cache_state_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.923    cache/FSM_sequential_cache_state_reg[2]_i_11_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.151 r  cache/FSM_sequential_cache_state_reg[2]_i_7/CO[2]
                         net (fo=2, routed)           0.811     4.961    cache/way0_hit0
    SLICE_X107Y126       LUT4 (Prop_lut4_I1_O)        0.313     5.274 r  cache/FSM_sequential_cache_state[2]_i_3/O
                         net (fo=41, routed)          1.488     6.762    cache/cache_hit
    SLICE_X105Y132       LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  cache/test_index[7]_i_44/O
                         net (fo=1, routed)           0.912     7.799    cache/test_index[7]_i_44_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cache/test_index[7]_i_15/O
                         net (fo=1, routed)           0.000     7.923    cache/test_index[7]_i_15_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.456 r  cache/test_index_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.456    cache/test_index_reg[7]_i_7_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.685 r  cache/test_index_reg[7]_i_3/CO[2]
                         net (fo=3, routed)           0.779     9.464    cache/cacheres_right0
    SLICE_X108Y126       LUT6 (Prop_lut6_I1_O)        0.310     9.774 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.373    10.147    cache_n_9
    SLICE_X110Y127       FDRE                                         r  test_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.550    18.598    clk_g
    SLICE_X110Y127       FDRE                                         r  test_index_reg[1]/C
                         clock pessimism              0.571    19.169    
                         clock uncertainty           -0.084    19.086    
    SLICE_X110Y127       FDRE (Setup_fdre_C_CE)      -0.205    18.881    test_index_reg[1]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 4.971ns (45.598%)  route 5.931ns (54.402%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.706    -0.755    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.699 r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.568     3.267    cache/way0_tagv_dout[2]
    SLICE_X105Y126       LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  cache/FSM_sequential_cache_state[2]_i_18/O
                         net (fo=1, routed)           0.000     3.391    cache/FSM_sequential_cache_state[2]_i_18_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.923 r  cache/FSM_sequential_cache_state_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.923    cache/FSM_sequential_cache_state_reg[2]_i_11_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.151 r  cache/FSM_sequential_cache_state_reg[2]_i_7/CO[2]
                         net (fo=2, routed)           0.811     4.961    cache/way0_hit0
    SLICE_X107Y126       LUT4 (Prop_lut4_I1_O)        0.313     5.274 r  cache/FSM_sequential_cache_state[2]_i_3/O
                         net (fo=41, routed)          1.488     6.762    cache/cache_hit
    SLICE_X105Y132       LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  cache/test_index[7]_i_44/O
                         net (fo=1, routed)           0.912     7.799    cache/test_index[7]_i_44_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cache/test_index[7]_i_15/O
                         net (fo=1, routed)           0.000     7.923    cache/test_index[7]_i_15_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.456 r  cache/test_index_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.456    cache/test_index_reg[7]_i_7_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.685 r  cache/test_index_reg[7]_i_3/CO[2]
                         net (fo=3, routed)           0.779     9.464    cache/cacheres_right0
    SLICE_X108Y126       LUT6 (Prop_lut6_I1_O)        0.310     9.774 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.373    10.147    cache_n_9
    SLICE_X110Y127       FDRE                                         r  test_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.550    18.598    clk_g
    SLICE_X110Y127       FDRE                                         r  test_index_reg[2]/C
                         clock pessimism              0.571    19.169    
                         clock uncertainty           -0.084    19.086    
    SLICE_X110Y127       FDRE (Setup_fdre_C_CE)      -0.205    18.881    test_index_reg[2]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 4.971ns (45.598%)  route 5.931ns (54.402%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 18.598 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.755ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.706    -0.755    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X6Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.699 r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           1.568     3.267    cache/way0_tagv_dout[2]
    SLICE_X105Y126       LUT6 (Prop_lut6_I1_O)        0.124     3.391 r  cache/FSM_sequential_cache_state[2]_i_18/O
                         net (fo=1, routed)           0.000     3.391    cache/FSM_sequential_cache_state[2]_i_18_n_0
    SLICE_X105Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.923 r  cache/FSM_sequential_cache_state_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.923    cache/FSM_sequential_cache_state_reg[2]_i_11_n_0
    SLICE_X105Y127       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.151 r  cache/FSM_sequential_cache_state_reg[2]_i_7/CO[2]
                         net (fo=2, routed)           0.811     4.961    cache/way0_hit0
    SLICE_X107Y126       LUT4 (Prop_lut4_I1_O)        0.313     5.274 r  cache/FSM_sequential_cache_state[2]_i_3/O
                         net (fo=41, routed)          1.488     6.762    cache/cache_hit
    SLICE_X105Y132       LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  cache/test_index[7]_i_44/O
                         net (fo=1, routed)           0.912     7.799    cache/test_index[7]_i_44_n_0
    SLICE_X102Y130       LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cache/test_index[7]_i_15/O
                         net (fo=1, routed)           0.000     7.923    cache/test_index[7]_i_15_n_0
    SLICE_X102Y130       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.456 r  cache/test_index_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.456    cache/test_index_reg[7]_i_7_n_0
    SLICE_X102Y131       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.685 r  cache/test_index_reg[7]_i_3/CO[2]
                         net (fo=3, routed)           0.779     9.464    cache/cacheres_right0
    SLICE_X108Y126       LUT6 (Prop_lut6_I1_O)        0.310     9.774 r  cache/test_index[7]_i_1/O
                         net (fo=10, routed)          0.373    10.147    cache_n_9
    SLICE_X110Y127       FDRE                                         r  test_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.550    18.598    clk_g
    SLICE_X110Y127       FDRE                                         r  test_index_reg[3]/C
                         clock pessimism              0.571    19.169    
                         clock uncertainty           -0.084    19.086    
    SLICE_X110Y127       FDRE (Setup_fdre_C_CE)      -0.205    18.881    test_index_reg[3]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  8.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cache/requestBuffer_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.496%)  route 0.273ns (62.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.581    -0.597    cache/clk_out1
    SLICE_X104Y130       FDRE                                         r  cache/requestBuffer_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  cache/requestBuffer_tag_reg[3]/Q
                         net (fo=6, routed)           0.273    -0.160    cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X6Y51         RAMB18E1                                     r  cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.886    -0.792    cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y51         RAMB18E1                                     r  cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.266    -0.525    
    RAMB18_X6Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.229    cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cache/requestBuffer_tag_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.623%)  route 0.310ns (65.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.581    -0.597    cache/clk_out1
    SLICE_X104Y130       FDRE                                         r  cache/requestBuffer_tag_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  cache/requestBuffer_tag_reg[9]/Q
                         net (fo=6, routed)           0.310    -0.123    cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X6Y51         RAMB18E1                                     r  cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.886    -0.792    cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y51         RAMB18E1                                     r  cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.266    -0.525    
    RAMB18_X6Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.229    cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cache/lfsr/r_lfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/lfsr/r_lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.579    -0.599    cache/lfsr/clk_out1
    SLICE_X107Y127       FDSE                                         r  cache/lfsr/r_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  cache/lfsr/r_lfsr_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.402    cache/lfsr/r_lfsr[0]
    SLICE_X107Y127       FDRE                                         r  cache/lfsr/r_lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.847    -0.831    cache/lfsr/clk_out1
    SLICE_X107Y127       FDRE                                         r  cache/lfsr/r_lfsr_reg[1]/C
                         clock pessimism              0.232    -0.599    
    SLICE_X107Y127       FDRE (Hold_fdre_C_D)         0.075    -0.524    cache/lfsr/r_lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cache/writeBuffer_wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.771%)  route 0.320ns (63.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.570    -0.608    cache/clk_out1
    SLICE_X101Y124       FDRE                                         r  cache/writeBuffer_wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  cache/writeBuffer_wdata_reg[20]/Q
                         net (fo=2, routed)           0.145    -0.322    cache/p_5_in[4]
    SLICE_X101Y124       LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  cache/way0_bank0_i_23/O
                         net (fo=8, routed)           0.175    -0.102    cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[20]
    RAMB18_X6Y49         RAMB18E1                                     r  cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.886    -0.792    cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y49         RAMB18E1                                     r  cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.266    -0.525    
    RAMB18_X6Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    -0.229    cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cache/writeBuffer_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.597%)  route 0.296ns (61.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.573    -0.605    cache/clk_out1
    SLICE_X103Y124       FDRE                                         r  cache/writeBuffer_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cache/writeBuffer_wdata_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.316    cache/p_3_in[3]
    SLICE_X103Y124       LUT6 (Prop_lut6_I4_O)        0.045    -0.271 r  cache/way0_bank0_i_32/O
                         net (fo=8, routed)           0.148    -0.123    cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X6Y49         RAMB18E1                                     r  cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.883    -0.795    cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y49         RAMB18E1                                     r  cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.246    -0.548    
    RAMB18_X6Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296    -0.252    cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cache/requestBuffer_tag_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.155%)  route 0.346ns (67.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.581    -0.597    cache/clk_out1
    SLICE_X104Y130       FDRE                                         r  cache/requestBuffer_tag_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  cache/requestBuffer_tag_reg[9]/Q
                         net (fo=6, routed)           0.346    -0.087    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.886    -0.792    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.266    -0.525    
    RAMB18_X6Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.229    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cache/requestBuffer_tag_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.545%)  route 0.356ns (68.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.579    -0.599    cache/clk_out1
    SLICE_X104Y127       FDRE                                         r  cache/requestBuffer_tag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y127       FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  cache/requestBuffer_tag_reg[4]/Q
                         net (fo=6, routed)           0.356    -0.079    cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X6Y51         RAMB18E1                                     r  cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.886    -0.792    cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y51         RAMB18E1                                     r  cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.266    -0.525    
    RAMB18_X6Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.229    cache/way1_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cache/requestBuffer_tag_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.507%)  route 0.357ns (68.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.581    -0.597    cache/clk_out1
    SLICE_X104Y130       FDRE                                         r  cache/requestBuffer_tag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  cache/requestBuffer_tag_reg[3]/Q
                         net (fo=6, routed)           0.357    -0.076    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.886    -0.792    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X6Y50         RAMB18E1                                     r  cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.266    -0.525    
    RAMB18_X6Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.229    cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cache/requestBuffer_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/writeBuffer_wdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.576    -0.602    cache/clk_out1
    SLICE_X103Y127       FDRE                                         r  cache/requestBuffer_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  cache/requestBuffer_wdata_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.342    cache/requestBuffer_wdata[12]
    SLICE_X103Y126       FDRE                                         r  cache/writeBuffer_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.841    -0.837    cache/clk_out1
    SLICE_X103Y126       FDRE                                         r  cache/writeBuffer_wdata_reg[12]/C
                         clock pessimism              0.246    -0.591    
    SLICE_X103Y126       FDRE (Hold_fdre_C_D)         0.070    -0.521    cache/writeBuffer_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cache/requestBuffer_wdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cache/writeBuffer_wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.573    -0.605    cache/clk_out1
    SLICE_X101Y128       FDRE                                         r  cache/requestBuffer_wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  cache/requestBuffer_wdata_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.345    cache/requestBuffer_wdata[27]
    SLICE_X101Y127       FDRE                                         r  cache/writeBuffer_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.841    -0.837    cache/clk_out1
    SLICE_X101Y127       FDRE                                         r  cache/writeBuffer_wdata_reg[27]/C
                         clock pessimism              0.245    -0.592    
    SLICE_X101Y127       FDRE (Hold_fdre_C_D)         0.066    -0.526    cache/writeBuffer_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X6Y47     cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X6Y47     cache/way0_bank0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X6Y44     cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X6Y44     cache/way0_bank1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X5Y48     cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X5Y48     cache/way0_bank2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X6Y49     cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X6Y49     cache/way0_bank3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X6Y50     cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X6Y50     cache/way0_tagv/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y122   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y122   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y124   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y124   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y124   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y124   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y122   count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y122   count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y124   count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y124   count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y124   count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y124   count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_pll
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_csn_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 4.104ns (41.065%)  route 5.890ns (58.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.672    -0.789    clk_g
    SLICE_X104Y151       FDSE                                         r  num_csn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDSE (Prop_fdse_C_Q)         0.518    -0.271 r  num_csn_reg[4]/Q
                         net (fo=1, routed)           5.890     5.618    num_csn_OBUF[4]
    E25                  OBUF (Prop_obuf_I_O)         3.586     9.204 r  num_csn_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.204    num_csn[4]
    E25                                                               r  num_csn[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.941ns  (logic 4.235ns (42.602%)  route 5.706ns (57.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.672    -0.789    clk_g
    SLICE_X104Y151       FDSE                                         r  num_csn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDSE (Prop_fdse_C_Q)         0.478    -0.311 r  num_csn_reg[5]/Q
                         net (fo=1, routed)           5.706     5.395    num_csn_OBUF[5]
    D26                  OBUF (Prop_obuf_I_O)         3.757     9.152 r  num_csn_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.152    num_csn[5]
    D26                                                               r  num_csn[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.870ns  (logic 4.236ns (42.913%)  route 5.635ns (57.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.672    -0.789    clk_g
    SLICE_X104Y151       FDSE                                         r  num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDSE (Prop_fdse_C_Q)         0.478    -0.311 r  num_csn_reg[3]/Q
                         net (fo=1, routed)           5.635     5.323    num_csn_OBUF[3]
    E26                  OBUF (Prop_obuf_I_O)         3.758     9.081 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.081    num_csn[3]
    E26                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.692ns  (logic 4.221ns (43.550%)  route 5.471ns (56.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.672    -0.789    clk_g
    SLICE_X104Y151       FDSE                                         r  num_csn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDSE (Prop_fdse_C_Q)         0.478    -0.311 r  num_csn_reg[2]/Q
                         net (fo=1, routed)           5.471     5.160    num_csn_OBUF[2]
    G25                  OBUF (Prop_obuf_I_O)         3.743     8.902 r  num_csn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.902    num_csn[2]
    G25                                                               r  num_csn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.545ns  (logic 4.087ns (42.819%)  route 5.458ns (57.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.672    -0.789    clk_g
    SLICE_X104Y151       FDSE                                         r  num_csn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDSE (Prop_fdse_C_Q)         0.518    -0.271 r  num_csn_reg[1]/Q
                         net (fo=1, routed)           5.458     5.187    num_csn_OBUF[1]
    G26                  OBUF (Prop_obuf_I_O)         3.569     8.756 r  num_csn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.756    num_csn[1]
    G26                                                               r  num_csn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.143ns (45.082%)  route 5.046ns (54.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.674    -0.787    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.419    -0.368 r  num_a_g_reg[1]/Q
                         net (fo=1, routed)           5.046     4.678    num_a_g_OBUF[1]
    E6                   OBUF (Prop_obuf_I_O)         3.724     8.402 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.402    num_a_g[1]
    E6                                                                r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 4.171ns (49.105%)  route 4.323ns (50.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.674    -0.787    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.419    -0.368 r  num_a_g_reg[5]/Q
                         net (fo=1, routed)           4.323     3.955    num_a_g_OBUF[5]
    D4                   OBUF (Prop_obuf_I_O)         3.752     7.707 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.707    num_a_g[5]
    D4                                                                r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 4.034ns (48.095%)  route 4.353ns (51.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.674    -0.787    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.456    -0.331 r  num_a_g_reg[4]/Q
                         net (fo=1, routed)           4.353     4.022    num_a_g_OBUF[4]
    E5                   OBUF (Prop_obuf_I_O)         3.578     7.600 r  num_a_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.600    num_a_g[4]
    E5                                                                r  num_a_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 4.108ns (49.025%)  route 4.271ns (50.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.672    -0.789    clk_g
    SLICE_X104Y151       FDSE                                         r  num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDSE (Prop_fdse_C_Q)         0.518    -0.271 r  num_csn_reg[6]/Q
                         net (fo=1, routed)           4.271     4.000    num_csn_OBUF[6]
    D25                  OBUF (Prop_obuf_I_O)         3.590     7.590 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.590    num_csn[6]
    D25                                                               r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.174ns  (logic 4.035ns (49.363%)  route 4.139ns (50.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.674    -0.787    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.456    -0.331 r  num_a_g_reg[0]/Q
                         net (fo=1, routed)           4.139     3.808    num_a_g_OBUF[0]
    C3                   OBUF (Prop_obuf_I_O)         3.579     7.387 r  num_a_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.387    num_a_g[0]
    C3                                                                r  num_a_g[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_a_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.447ns (54.141%)  route 1.226ns (45.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.584    -0.594    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  num_a_g_reg[6]/Q
                         net (fo=1, routed)           1.226     0.773    num_a_g_OBUF[6]
    A2                   OBUF (Prop_obuf_I_O)         1.306     2.079 r  num_a_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.079    num_a_g[6]
    A2                                                                r  num_a_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.476ns (54.454%)  route 1.235ns (45.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.588    -0.590    clk_g
    SLICE_X104Y151       FDSE                                         r  num_csn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDSE (Prop_fdse_C_Q)         0.148    -0.442 r  num_csn_reg[7]/Q
                         net (fo=1, routed)           1.235     0.793    num_csn_OBUF[7]
    D3                   OBUF (Prop_obuf_I_O)         1.328     2.121 r  num_csn_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.121    num_csn[7]
    D3                                                                r  num_csn[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.478ns (52.718%)  route 1.326ns (47.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.584    -0.594    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  num_a_g_reg[3]/Q
                         net (fo=1, routed)           1.326     0.860    num_a_g_OBUF[3]
    B4                   OBUF (Prop_obuf_I_O)         1.350     2.210 r  num_a_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.210    num_a_g[3]
    B4                                                                r  num_a_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.430ns (50.954%)  route 1.376ns (49.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.584    -0.594    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  num_a_g_reg[2]/Q
                         net (fo=1, routed)           1.376     0.923    num_a_g_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.289     2.212 r  num_a_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.212    num_a_g[2]
    B2                                                                r  num_a_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.431ns (50.095%)  route 1.425ns (49.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.588    -0.590    clk_g
    SLICE_X104Y151       FDSE                                         r  num_csn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDSE (Prop_fdse_C_Q)         0.164    -0.426 r  num_csn_reg[0]/Q
                         net (fo=1, routed)           1.425     0.999    num_csn_OBUF[0]
    H26                  OBUF (Prop_obuf_I_O)         1.267     2.266 r  num_csn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.266    num_csn[0]
    H26                                                               r  num_csn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.892ns  (logic 1.420ns (49.106%)  route 1.472ns (50.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.584    -0.594    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  num_a_g_reg[0]/Q
                         net (fo=1, routed)           1.472     1.019    num_a_g_OBUF[0]
    C3                   OBUF (Prop_obuf_I_O)         1.279     2.299 r  num_a_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.299    num_a_g[0]
    C3                                                                r  num_a_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.006ns  (logic 1.460ns (48.575%)  route 1.546ns (51.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.584    -0.594    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  num_a_g_reg[5]/Q
                         net (fo=1, routed)           1.546     1.080    num_a_g_OBUF[5]
    D4                   OBUF (Prop_obuf_I_O)         1.332     2.412 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.412    num_a_g[5]
    D4                                                                r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.008ns  (logic 1.419ns (47.174%)  route 1.589ns (52.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.584    -0.594    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  num_a_g_reg[4]/Q
                         net (fo=1, routed)           1.589     1.136    num_a_g_OBUF[4]
    E5                   OBUF (Prop_obuf_I_O)         1.278     2.414 r  num_a_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.414    num_a_g[4]
    E5                                                                r  num_a_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.092ns  (logic 1.454ns (47.023%)  route 1.638ns (52.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.588    -0.590    clk_g
    SLICE_X104Y151       FDSE                                         r  num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y151       FDSE (Prop_fdse_C_Q)         0.164    -0.426 r  num_csn_reg[6]/Q
                         net (fo=1, routed)           1.638     1.212    num_csn_OBUF[6]
    D25                  OBUF (Prop_obuf_I_O)         1.290     2.502 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.502    num_csn[6]
    D25                                                               r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.335ns  (logic 1.431ns (42.922%)  route 1.903ns (57.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.584    -0.594    clk_g
    SLICE_X115Y130       FDRE                                         r  num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.466 r  num_a_g_reg[1]/Q
                         net (fo=1, routed)           1.903     1.437    num_a_g_OBUF[1]
    E6                   OBUF (Prop_obuf_I_O)         1.303     2.741 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.741    num_a_g[1]
    E6                                                                r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     6.485 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     8.084    clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.485     0.599 f  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843     2.443    clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.539 f  clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.761     4.300    clk_pll/inst/clkfbout_buf_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.495ns  (logic 0.091ns (2.604%)  route 3.403ns (97.396%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.643    -1.309    clk_pll/inst/clkfbout_buf_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_pll

Max Delay           588 Endpoints
Min Delay           588 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/requestBuffer_wdata_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.242ns  (logic 1.655ns (13.518%)  route 10.587ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.852    12.242    cache/SR[0]
    SLICE_X102Y126       FDRE                                         r  cache/requestBuffer_wdata_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.541    -1.411    cache/clk_out1
    SLICE_X102Y126       FDRE                                         r  cache/requestBuffer_wdata_reg[17]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/requestBuffer_wdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.242ns  (logic 1.655ns (13.518%)  route 10.587ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.852    12.242    cache/SR[0]
    SLICE_X102Y126       FDRE                                         r  cache/requestBuffer_wdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.541    -1.411    cache/clk_out1
    SLICE_X102Y126       FDRE                                         r  cache/requestBuffer_wdata_reg[21]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/requestBuffer_wdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.242ns  (logic 1.655ns (13.518%)  route 10.587ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.852    12.242    cache/SR[0]
    SLICE_X102Y126       FDRE                                         r  cache/requestBuffer_wdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.541    -1.411    cache/clk_out1
    SLICE_X102Y126       FDRE                                         r  cache/requestBuffer_wdata_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/requestBuffer_wdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.242ns  (logic 1.655ns (13.518%)  route 10.587ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.852    12.242    cache/SR[0]
    SLICE_X102Y126       FDRE                                         r  cache/requestBuffer_wdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.541    -1.411    cache/clk_out1
    SLICE_X102Y126       FDRE                                         r  cache/requestBuffer_wdata_reg[8]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/writeBuffer_wdata_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.242ns  (logic 1.655ns (13.518%)  route 10.587ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.852    12.242    cache/SR[0]
    SLICE_X103Y126       FDRE                                         r  cache/writeBuffer_wdata_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.541    -1.411    cache/clk_out1
    SLICE_X103Y126       FDRE                                         r  cache/writeBuffer_wdata_reg[12]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/writeBuffer_wdata_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.242ns  (logic 1.655ns (13.518%)  route 10.587ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.852    12.242    cache/SR[0]
    SLICE_X103Y126       FDRE                                         r  cache/writeBuffer_wdata_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.541    -1.411    cache/clk_out1
    SLICE_X103Y126       FDRE                                         r  cache/writeBuffer_wdata_reg[17]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/requestBuffer_wdata_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.096ns  (logic 1.655ns (13.681%)  route 10.441ns (86.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.706    12.096    cache/SR[0]
    SLICE_X103Y125       FDRE                                         r  cache/requestBuffer_wdata_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.539    -1.413    cache/clk_out1
    SLICE_X103Y125       FDRE                                         r  cache/requestBuffer_wdata_reg[14]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/requestBuffer_wdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.096ns  (logic 1.655ns (13.681%)  route 10.441ns (86.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.706    12.096    cache/SR[0]
    SLICE_X103Y125       FDRE                                         r  cache/requestBuffer_wdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.539    -1.413    cache/clk_out1
    SLICE_X103Y125       FDRE                                         r  cache/requestBuffer_wdata_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/requestBuffer_wdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.096ns  (logic 1.655ns (13.681%)  route 10.441ns (86.319%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.706    12.096    cache/SR[0]
    SLICE_X102Y125       FDRE                                         r  cache/requestBuffer_wdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.539    -1.413    cache/clk_out1
    SLICE_X102Y125       FDRE                                         r  cache/requestBuffer_wdata_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cache/writeBuffer_wdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.747ns  (logic 1.655ns (14.087%)  route 10.093ns (85.913%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.505     1.505 f  resetn_IBUF_inst/O
                         net (fo=22, routed)          3.735     5.240    cache/lfsr/resetn_IBUF
    SLICE_X115Y127       LUT1 (Prop_lut1_I0_O)        0.150     5.390 r  cache/lfsr/FSM_sequential_cache_state[2]_i_1/O
                         net (fo=540, routed)         6.357    11.747    cache/SR[0]
    SLICE_X101Y123       FDRE                                         r  cache/writeBuffer_wdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512     2.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    -4.803 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.043    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         1.539    -1.413    cache/clk_out1
    SLICE_X101Y123       FDRE                                         r  cache/writeBuffer_wdata_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            round_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.317ns (15.738%)  route 1.700ns (84.262%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=22, routed)          1.700     1.972    cache/resetn_IBUF
    SLICE_X108Y125       LUT5 (Prop_lut5_I0_O)        0.045     2.017 r  cache/round_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.017    cache_n_8
    SLICE_X108Y125       FDRE                                         r  round_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.846    -0.832    clk_g
    SLICE_X108Y125       FDRE                                         r  round_state_reg[1]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            pseudo_random_23_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.040ns  (logic 0.302ns (14.798%)  route 1.738ns (85.202%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           1.738     1.995    switch_IBUF[2]
    SLICE_X112Y129       LUT3 (Prop_lut3_I2_O)        0.045     2.040 r  pseudo_random_23[4]_i_1/O
                         net (fo=1, routed)           0.000     2.040    pseudo_random_23[4]_i_1_n_0
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.852    -0.826    clk_g
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[4]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            pseudo_random_23_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.306ns (14.965%)  route 1.738ns (85.035%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  switch_IBUF[2]_inst/O
                         net (fo=2, routed)           1.738     1.995    switch_IBUF[2]
    SLICE_X112Y129       LUT3 (Prop_lut3_I2_O)        0.049     2.044 r  pseudo_random_23[5]_i_1/O
                         net (fo=1, routed)           0.000     2.044    pseudo_random_23[5]_i_1_n_0
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.852    -0.826    clk_g
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[5]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            do_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.316ns (15.283%)  route 1.754ns (84.717%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=22, routed)          1.754     2.027    cache/resetn_IBUF
    SLICE_X112Y126       LUT5 (Prop_lut5_I3_O)        0.044     2.071 r  cache/do_rd_i_1/O
                         net (fo=1, routed)           0.000     2.071    cache_n_15
    SLICE_X112Y126       FDRE                                         r  do_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.848    -0.830    clk_g
    SLICE_X112Y126       FDRE                                         r  do_rd_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            pseudo_random_23_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.317ns (15.312%)  route 1.756ns (84.688%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=22, routed)          1.756     2.028    resetn_IBUF
    SLICE_X112Y129       LUT4 (Prop_lut4_I1_O)        0.045     2.073 r  pseudo_random_23[0]_i_1/O
                         net (fo=1, routed)           0.000     2.073    pseudo_random_23[0]_i_1_n_0
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.852    -0.826    clk_g
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            pseudo_random_23_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.074ns  (logic 0.318ns (15.353%)  route 1.756ns (84.647%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=22, routed)          1.756     2.028    resetn_IBUF
    SLICE_X112Y129       LUT3 (Prop_lut3_I1_O)        0.046     2.074 r  pseudo_random_23[1]_i_1/O
                         net (fo=1, routed)           0.000     2.074    pseudo_random_23[1]_i_1_n_0
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.852    -0.826    clk_g
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            pseudo_random_23_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.096ns  (logic 0.317ns (15.144%)  route 1.779ns (84.856%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=22, routed)          1.779     2.051    resetn_IBUF
    SLICE_X112Y129       LUT3 (Prop_lut3_I1_O)        0.045     2.096 r  pseudo_random_23[2]_i_1/O
                         net (fo=1, routed)           0.000     2.096    pseudo_random_23[2]_i_1_n_0
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.852    -0.826    clk_g
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            pseudo_random_23_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.099ns  (logic 0.320ns (15.266%)  route 1.779ns (84.734%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=22, routed)          1.779     2.051    resetn_IBUF
    SLICE_X112Y129       LUT3 (Prop_lut3_I1_O)        0.048     2.099 r  pseudo_random_23[3]_i_1/O
                         net (fo=1, routed)           0.000     2.099    pseudo_random_23[3]_i_1_n_0
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.852    -0.826    clk_g
    SLICE_X112Y129       FDRE                                         r  pseudo_random_23_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            pseudo_random_23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.317ns (14.916%)  route 1.811ns (85.084%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=22, routed)          1.811     2.083    resetn_IBUF
    SLICE_X112Y130       LUT3 (Prop_lut3_I1_O)        0.045     2.128 r  pseudo_random_23[10]_i_1/O
                         net (fo=1, routed)           0.000     2.128    pseudo_random_23[10]_i_1_n_0
    SLICE_X112Y130       FDRE                                         r  pseudo_random_23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.853    -0.825    clk_g
    SLICE_X112Y130       FDRE                                         r  pseudo_random_23_reg[10]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            pseudo_random_23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.318ns (14.956%)  route 1.811ns (85.044%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  resetn_IBUF_inst/O
                         net (fo=22, routed)          1.811     2.083    resetn_IBUF
    SLICE_X112Y130       LUT3 (Prop_lut3_I1_O)        0.046     2.129 r  pseudo_random_23[11]_i_1/O
                         net (fo=1, routed)           0.000     2.129    pseudo_random_23[11]_i_1_n_0
    SLICE_X112Y130       FDRE                                         r  pseudo_random_23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=793, routed)         0.853    -0.825    clk_g
    SLICE_X112Y130       FDRE                                         r  pseudo_random_23_reg[11]/C





