INFO: [VRFC 10-2263] Analyzing Verilog file "D:/-lab3/lab3/single_cycle/single_cycle.ip_user_files/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ALU_SUB' redefined [../../../../single_cycle.srcs/sources_1/new/myCPU/macro.vh:36]
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ALU_SUB' redefined [../../../../single_cycle.srcs/sources_1/new/myCPU/macro.vh:28]
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/vivado/single_cycle/single_cycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
