<Processor name="MIMXRT1011" description="MIMXRT1011DAE5A">
  <RegisterGroup name="AIPSTZ1" start="0x4007C000" description="AIPSTZ Control Registers">
    <Register start="+0" size="4" name="AIPSTZ1_MPR" access="Read/Write" description="Master Priviledge Registers" reset_value="0x77000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="4" name="MPROT5" description="Master 5 Priviledge, Buffer, Read, Write Control.">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
      <BitField start="16" size="4" name="MPROT3" description="Master 3 Priviledge, Buffer, Read, Write Control.">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
      <BitField start="20" size="4" name="MPROT2" description="Master 2 Priviledge, Buffer, Read, Write Control">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
      <BitField start="24" size="4" name="MPROT1" description="Master 1 Priviledge, Buffer, Read, Write Control">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
      <BitField start="28" size="4" name="MPROT0" description="Master 0 Priviledge, Buffer, Read, Write Control">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPSTZ1_OPACR" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OPAC7" description="Off-platform Peripheral Access Control 7">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="4" size="4" name="OPAC6" description="Off-platform Peripheral Access Control 6">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="8" size="4" name="OPAC5" description="Off-platform Peripheral Access Control 5">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="12" size="4" name="OPAC4" description="Off-platform Peripheral Access Control 4">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="16" size="4" name="OPAC3" description="Off-platform Peripheral Access Control 3">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="20" size="4" name="OPAC2" description="Off-platform Peripheral Access Control 2">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="24" size="4" name="OPAC1" description="Off-platform Peripheral Access Control 1">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC0" description="Off-platform Peripheral Access Control 0">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPSTZ1_OPACR1" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OPAC15" description="Off-platform Peripheral Access Control 15">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="4" size="4" name="OPAC14" description="Off-platform Peripheral Access Control 14">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="8" size="4" name="OPAC13" description="Off-platform Peripheral Access Control 13">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="12" size="4" name="OPAC12" description="Off-platform Peripheral Access Control 12">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="16" size="4" name="OPAC11" description="Off-platform Peripheral Access Control 11">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="20" size="4" name="OPAC10" description="Off-platform Peripheral Access Control 10">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="24" size="4" name="OPAC9" description="Off-platform Peripheral Access Control 9">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC8" description="Off-platform Peripheral Access Control 8">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPSTZ1_OPACR2" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OPAC23" description="Off-platform Peripheral Access Control 23">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="4" size="4" name="OPAC22" description="Off-platform Peripheral Access Control 22">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="8" size="4" name="OPAC21" description="Off-platform Peripheral Access Control 21">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="12" size="4" name="OPAC20" description="Off-platform Peripheral Access Control 20">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="16" size="4" name="OPAC19" description="Off-platform Peripheral Access Control 19">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="20" size="4" name="OPAC18" description="Off-platform Peripheral Access Control 18">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="24" size="4" name="OPAC17" description="Off-platform Peripheral Access Control 17">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC16" description="Off-platform Peripheral Access Control 16">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPSTZ1_OPACR3" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OPAC31" description="Off-platform Peripheral Access Control 31">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="4" size="4" name="OPAC30" description="Off-platform Peripheral Access Control 30">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="8" size="4" name="OPAC29" description="Off-platform Peripheral Access Control 29">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="12" size="4" name="OPAC28" description="Off-platform Peripheral Access Control 28">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="16" size="4" name="OPAC27" description="Off-platform Peripheral Access Control 27">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="20" size="4" name="OPAC26" description="Off-platform Peripheral Access Control 26">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="24" size="4" name="OPAC25" description="Off-platform Peripheral Access Control 25">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC24" description="Off-platform Peripheral Access Control 24">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPSTZ1_OPACR4" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="4" name="OPAC33" description="Off-platform Peripheral Access Control 33">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC32" description="Off-platform Peripheral Access Control 32">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPSTZ2" start="0x4017C000" description="AIPSTZ Control Registers">
    <Register start="+0" size="4" name="AIPSTZ2_MPR" access="Read/Write" description="Master Priviledge Registers" reset_value="0x77000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="4" name="MPROT5" description="Master 5 Priviledge, Buffer, Read, Write Control.">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
      <BitField start="16" size="4" name="MPROT3" description="Master 3 Priviledge, Buffer, Read, Write Control.">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
      <BitField start="20" size="4" name="MPROT2" description="Master 2 Priviledge, Buffer, Read, Write Control">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
      <BitField start="24" size="4" name="MPROT1" description="Master 1 Priviledge, Buffer, Read, Write Control">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
      <BitField start="28" size="4" name="MPROT0" description="Master 0 Priviledge, Buffer, Read, Write Control">
        <Enum name="MPL0" start="0bxxx0" description="Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute." />
        <Enum name="MPL1" start="0bxxx1" description="Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access." />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPSTZ2_OPACR" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OPAC7" description="Off-platform Peripheral Access Control 7">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="4" size="4" name="OPAC6" description="Off-platform Peripheral Access Control 6">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="8" size="4" name="OPAC5" description="Off-platform Peripheral Access Control 5">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="12" size="4" name="OPAC4" description="Off-platform Peripheral Access Control 4">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="16" size="4" name="OPAC3" description="Off-platform Peripheral Access Control 3">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="20" size="4" name="OPAC2" description="Off-platform Peripheral Access Control 2">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="24" size="4" name="OPAC1" description="Off-platform Peripheral Access Control 1">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC0" description="Off-platform Peripheral Access Control 0">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPSTZ2_OPACR1" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OPAC15" description="Off-platform Peripheral Access Control 15">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="4" size="4" name="OPAC14" description="Off-platform Peripheral Access Control 14">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="8" size="4" name="OPAC13" description="Off-platform Peripheral Access Control 13">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="12" size="4" name="OPAC12" description="Off-platform Peripheral Access Control 12">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="16" size="4" name="OPAC11" description="Off-platform Peripheral Access Control 11">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="20" size="4" name="OPAC10" description="Off-platform Peripheral Access Control 10">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="24" size="4" name="OPAC9" description="Off-platform Peripheral Access Control 9">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC8" description="Off-platform Peripheral Access Control 8">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPSTZ2_OPACR2" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OPAC23" description="Off-platform Peripheral Access Control 23">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="4" size="4" name="OPAC22" description="Off-platform Peripheral Access Control 22">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="8" size="4" name="OPAC21" description="Off-platform Peripheral Access Control 21">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="12" size="4" name="OPAC20" description="Off-platform Peripheral Access Control 20">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="16" size="4" name="OPAC19" description="Off-platform Peripheral Access Control 19">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="20" size="4" name="OPAC18" description="Off-platform Peripheral Access Control 18">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="24" size="4" name="OPAC17" description="Off-platform Peripheral Access Control 17">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC16" description="Off-platform Peripheral Access Control 16">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPSTZ2_OPACR3" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="OPAC31" description="Off-platform Peripheral Access Control 31">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="4" size="4" name="OPAC30" description="Off-platform Peripheral Access Control 30">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="8" size="4" name="OPAC29" description="Off-platform Peripheral Access Control 29">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="12" size="4" name="OPAC28" description="Off-platform Peripheral Access Control 28">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="16" size="4" name="OPAC27" description="Off-platform Peripheral Access Control 27">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="20" size="4" name="OPAC26" description="Off-platform Peripheral Access Control 26">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="24" size="4" name="OPAC25" description="Off-platform Peripheral Access Control 25">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC24" description="Off-platform Peripheral Access Control 24">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPSTZ2_OPACR4" access="Read/Write" description="Off-Platform Peripheral Access Control Registers" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="4" name="OPAC33" description="Off-platform Peripheral Access Control 33">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
      <BitField start="28" size="4" name="OPAC32" description="Off-platform Peripheral Access Control 32">
        <Enum name="TP0" start="0bxxx0" description="Accesses from an untrusted master are allowed." />
        <Enum name="TP1" start="0bxxx1" description="Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DCDC" start="0x40080000" description="DCDC">
    <Register start="+0" size="4" name="REG0" access="Read/Write" description="DCDC Register 0" reset_value="0x14030111" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PWD_ZCD" description="power down the zero cross detection function for discontinuous conductor mode" />
      <BitField start="1" size="1" name="DISABLE_AUTO_CLK_SWITCH" description="Disable automatic clock switch from internal osc to xtal clock." />
      <BitField start="2" size="1" name="SEL_CLK" description="select 24 MHz Crystal clock for DCDC, when dcdc_disable_auto_clk_switch is set." />
      <BitField start="3" size="1" name="PWD_OSC_INT" description="Power down internal osc. Only set this bit, when 24 MHz crystal osc is available" />
      <BitField start="4" size="1" name="PWD_CUR_SNS_CMP" description="The power down signal of the current detector." />
      <BitField start="5" size="3" name="CUR_SNS_THRSH" description="Set the threshold of current detector, if the peak current of the inductor exceeds the threshold, the current detector will assert" />
      <BitField start="8" size="1" name="PWD_OVERCUR_DET" description="power down overcurrent detection comparator" />
      <BitField start="9" size="2" name="OVERCUR_TRIG_ADJ" description="The threshold of over current detection in run mode and power save mode: run mode power save mode 0x0 1 A 0" />
      <BitField start="11" size="1" name="PWD_CMP_BATT_DET" description="set to &quot;1&quot; to power down the low voltage detection comparator" />
      <BitField start="12" size="4" name="ADJ_POSLIMIT_BUCK" description="adjust value to poslimit_buck register" />
      <BitField start="16" size="1" name="EN_LP_OVERLOAD_SNS" description="enable the overload detection in power save mode, if current is larger than the overloading threshold (typical value is 50 mA), DCDC will switch to the run mode automatically" />
      <BitField start="17" size="1" name="PWD_HIGH_VOLT_DET" description="power down overvoltage detection comparator" />
      <BitField start="18" size="2" name="LP_OVERLOAD_THRSH" description="the threshold of the counting number of charging times during the period that lp_overload_freq_sel sets in power save mode" />
      <BitField start="20" size="1" name="LP_OVERLOAD_FREQ_SEL" description="the period of counting the charging times in power save mode 0: eight 32k cycle 1: sixteen 32k cycle" />
      <BitField start="21" size="1" name="LP_HIGH_HYS" description="Adjust hysteretic value in low power from 12.5mV to 25mV" />
      <BitField start="26" size="1" name="PWD_CMP_OFFSET" description="power down output range comparator" />
      <BitField start="27" size="1" name="XTALOK_DISABLE" description="1'b1: Disable xtalok detection circuit 1'b0: Enable xtalok detection circuit" />
      <BitField start="28" size="1" name="CURRENT_ALERT_RESET" description="reset current alert signal" />
      <BitField start="29" size="1" name="XTAL_24M_OK" description="set to 1 to switch internal ring osc to xtal 24M" />
      <BitField start="31" size="1" name="STS_DC_OK" description="Status register to indicate DCDC status. 1'b1: DCDC already settled 1'b0: DCDC is settling" />
    </Register>
    <Register start="+0x4" size="4" name="REG1" access="Read/Write" description="DCDC Register 1" reset_value="0x111BA29C" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="2" name="REG_FBK_SEL" description="select the feedback point of the internal regulator" />
      <BitField start="9" size="1" name="REG_RLOAD_SW" description="control the load resistor of the internal regulator of DCDC, the load resistor is connected as default &quot;1&quot;, and need set to &quot;0&quot; to disconnect the load resistor" />
      <BitField start="12" size="2" name="LP_CMP_ISRC_SEL" description="set the current bias of low power comparator 0x0: 50 nA 0x1: 100 nA 0x2: 200 nA 0x3: 400 nA" />
      <BitField start="21" size="1" name="LOOPCTRL_HST_THRESH" description="increase the threshold detection for common mode analog comparator" />
      <BitField start="23" size="1" name="LOOPCTRL_EN_HYST" description="Enable hysteresis in switching converter common mode analog comparators" />
      <BitField start="24" size="5" name="VBG_TRIM" description="trim bandgap voltage" />
    </Register>
    <Register start="+0x8" size="4" name="REG2" access="Read/Write" description="DCDC Register 2" reset_value="0x9" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LOOPCTRL_DC_C" description="Ratio of integral control parameter to proportional control parameter in the switching DC-DC converter, and can be used to optimize efficiency and loop response" />
      <BitField start="2" size="4" name="LOOPCTRL_DC_R" description="Magnitude of proportional control parameter in the switching DC-DC converter control loop." />
      <BitField start="6" size="3" name="LOOPCTRL_DC_FF" description="Two's complement feed forward step in duty cycle in the switching DC-DC converter" />
      <BitField start="9" size="3" name="LOOPCTRL_EN_RCSCALE" description="Enable analog circuit of DC-DC converter to respond faster under transient load conditions." />
      <BitField start="12" size="1" name="LOOPCTRL_RCSCALE_THRSH" description="Increase the threshold detection for RC scale circuit." />
      <BitField start="13" size="1" name="LOOPCTRL_HYST_SIGN" description="Invert the sign of the hysteresis in DC-DC analog comparators." />
      <BitField start="15" size="1" name="BATTMONITOR_EN_BATADJ" description="This bit enables the DC-DC to improve efficiency and minimize ripple using the information from the BATT_VAL field" />
      <BitField start="27" size="1" name="DISABLE_PULSE_SKIP" description="Set to &quot;0&quot; : stop charging if the duty cycle is lower than what set by dcdc_neglimit_in" />
      <BitField start="28" size="1" name="DCM_SET_CTRL" description="Set high to improve the transition from heavy load to light load" />
    </Register>
    <Register start="+0xC" size="4" name="REG3" access="Read/Write" description="DCDC Register 3" reset_value="0x10E" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRG" description="Target value of VDD_SOC, 25 mV each step 0x0: 0.8V 0xE: 1.15V 0x1F:1.575V" />
      <BitField start="8" size="3" name="TARGET_LP" description="Target value of standby (low power) mode 0x0: 0" />
      <BitField start="24" size="1" name="MINPWR_DC_HALFCLK" description="Set DCDC clock to half freqeuncy for continuous mode" />
      <BitField start="27" size="1" name="MISC_DELAY_TIMING" description="Ajust delay to reduce ground noise" />
      <BitField start="28" size="1" name="MISC_DISABLEFET_LOGIC" description="Reserved" />
      <BitField start="30" size="1" name="DISABLE_STEP" description="Disable stepping for the output VDD_SOC of DCDC" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT" start="0x40084000" description="PIT">
    <Register start="+0" size="4" name="MCR" access="Read/Write" description="PIT Module Control Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ" description="Freeze">
        <Enum name="FRZ_0" start="0" description="Timers continue to run in Debug mode." />
        <Enum name="FRZ_1" start="0x1" description="Timers are stopped in Debug mode." />
      </BitField>
      <BitField start="1" size="1" name="MDIS" description="Module Disable for PIT">
        <Enum name="MDIS_0" start="0" description="Clock for standard PIT timers is enabled." />
        <Enum name="MDIS_1" start="0x1" description="Clock for standard PIT timers is disabled." />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="LTMR64H" access="ReadOnly" description="PIT Upper Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTH" description="Life Timer value" />
    </Register>
    <Register start="+0xE4" size="4" name="LTMR64L" access="ReadOnly" description="PIT Lower Lifetime Timer Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTL" description="Life Timer value" />
    </Register>
    <Register start="+0x100+0*0x10+0" size="4" name="TIMER[0].LDVAL" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+0*0x10+0x4" size="4" name="TIMER[0].CVAL" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x100+0*0x10+0x8" size="4" name="TIMER[0].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="TEN_0" start="0" description="Timer n is disabled." />
        <Enum name="TEN_1" start="0x1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="TIE_1" start="0x1" description="Interrupt is requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="CHN_0" start="0" description="Timer is not chained." />
        <Enum name="CHN_1" start="0x1" description="Timer is chained to a previous timer. For example, for channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x100+0*0x10+0xC" size="4" name="TIMER[0].TFLG" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="TIF_0" start="0" description="Timeout has not yet occurred." />
        <Enum name="TIF_1" start="0x1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+1*0x10+0" size="4" name="TIMER[1].LDVAL" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+1*0x10+0x4" size="4" name="TIMER[1].CVAL" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x100+1*0x10+0x8" size="4" name="TIMER[1].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="TEN_0" start="0" description="Timer n is disabled." />
        <Enum name="TEN_1" start="0x1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="TIE_1" start="0x1" description="Interrupt is requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="CHN_0" start="0" description="Timer is not chained." />
        <Enum name="CHN_1" start="0x1" description="Timer is chained to a previous timer. For example, for channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x100+1*0x10+0xC" size="4" name="TIMER[1].TFLG" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="TIF_0" start="0" description="Timeout has not yet occurred." />
        <Enum name="TIF_1" start="0x1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+2*0x10+0" size="4" name="TIMER[2].LDVAL" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+2*0x10+0x4" size="4" name="TIMER[2].CVAL" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x100+2*0x10+0x8" size="4" name="TIMER[2].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="TEN_0" start="0" description="Timer n is disabled." />
        <Enum name="TEN_1" start="0x1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="TIE_1" start="0x1" description="Interrupt is requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="CHN_0" start="0" description="Timer is not chained." />
        <Enum name="CHN_1" start="0x1" description="Timer is chained to a previous timer. For example, for channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x100+2*0x10+0xC" size="4" name="TIMER[2].TFLG" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="TIF_0" start="0" description="Timeout has not yet occurred." />
        <Enum name="TIF_1" start="0x1" description="Timeout has occurred." />
      </BitField>
    </Register>
    <Register start="+0x100+3*0x10+0" size="4" name="TIMER[3].LDVAL" access="Read/Write" description="Timer Load Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV" description="Timer Start Value" />
    </Register>
    <Register start="+0x100+3*0x10+0x4" size="4" name="TIMER[3].CVAL" access="ReadOnly" description="Current Timer Value Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL" description="Current Timer Value" />
    </Register>
    <Register start="+0x100+3*0x10+0x8" size="4" name="TIMER[3].TCTRL" access="Read/Write" description="Timer Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN" description="Timer Enable">
        <Enum name="TEN_0" start="0" description="Timer n is disabled." />
        <Enum name="TEN_1" start="0x1" description="Timer n is enabled." />
      </BitField>
      <BitField start="1" size="1" name="TIE" description="Timer Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Interrupt requests from Timer n are disabled." />
        <Enum name="TIE_1" start="0x1" description="Interrupt is requested whenever TIF is set." />
      </BitField>
      <BitField start="2" size="1" name="CHN" description="Chain Mode">
        <Enum name="CHN_0" start="0" description="Timer is not chained." />
        <Enum name="CHN_1" start="0x1" description="Timer is chained to a previous timer. For example, for channel 2, if this field is set, Timer 2 is chained to Timer 1." />
      </BitField>
    </Register>
    <Register start="+0x100+3*0x10+0xC" size="4" name="TIMER[3].TFLG" access="Read/Write" description="Timer Flag Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF" description="Timer Interrupt Flag">
        <Enum name="TIF_0" start="0" description="Timeout has not yet occurred." />
        <Enum name="TIF_1" start="0x1" description="Timeout has occurred." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC_ETC" start="0x40088000" description="ADC_ETC">
    <Register start="+0" size="4" name="CTRL" access="Read/Write" description="ADC_ETC Global Control Register" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TRIG_ENABLE" description="TRIG enable register" />
      <BitField start="8" size="1" name="EXT0_TRIG_ENABLE" description="TSC0 TRIG enable register. 1'b1: enable external TSC0 trigger. 1'b0: disable external TSC0 trigger." />
      <BitField start="9" size="3" name="EXT0_TRIG_PRIORITY" description="External TSC0 trigger priority, 7 is Highest, 0 is lowest ." />
      <BitField start="12" size="1" name="EXT1_TRIG_ENABLE" description="TSC1 TRIG enable register. 1'b1: enable external TSC1 trigger. 1'b0: disable external TSC1 trigger." />
      <BitField start="13" size="3" name="EXT1_TRIG_PRIORITY" description="External TSC1 trigger priority, 7 is Highest, 0 is lowest ." />
      <BitField start="16" size="8" name="PRE_DIVIDER" description="Pre-divider for trig delay and interval ." />
      <BitField start="29" size="1" name="DMA_MODE_SEL" description="1'b0: Trig DMA_REQ with latched signal, REQ will be cleared when ACK and source request cleared" />
      <BitField start="30" size="1" name="TSC_BYPASS" description="1'b1: TSC is bypassed to ADC2. 1'b0: TSC not bypassed. To use ADC2, this bit should be cleared." />
      <BitField start="31" size="1" name="SOFTRST" description="Software reset, high active. When write 1 ,all logical will be reset." />
    </Register>
    <Register start="+0x4" size="4" name="DONE0_1_IRQ" access="Read/Write" description="ETC DONE0 and DONE1 IRQ State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0_DONE0" description="TRIG0 done0 interrupt detection" />
      <BitField start="1" size="1" name="TRIG1_DONE0" description="TRIG1 done0 interrupt detection" />
      <BitField start="2" size="1" name="TRIG2_DONE0" description="TRIG2 done0 interrupt detection" />
      <BitField start="3" size="1" name="TRIG3_DONE0" description="TRIG3 done0 interrupt detection" />
      <BitField start="4" size="1" name="TRIG4_DONE0" description="TRIG4 done0 interrupt detection" />
      <BitField start="5" size="1" name="TRIG5_DONE0" description="TRIG5 done0 interrupt detection" />
      <BitField start="6" size="1" name="TRIG6_DONE0" description="TRIG6 done0 interrupt detection" />
      <BitField start="7" size="1" name="TRIG7_DONE0" description="TRIG7 done0 interrupt detection" />
      <BitField start="16" size="1" name="TRIG0_DONE1" description="TRIG0 done1 interrupt detection" />
      <BitField start="17" size="1" name="TRIG1_DONE1" description="TRIG1 done1 interrupt detection" />
      <BitField start="18" size="1" name="TRIG2_DONE1" description="TRIG2 done1 interrupt detection" />
      <BitField start="19" size="1" name="TRIG3_DONE1" description="TRIG3 done1 interrupt detection" />
      <BitField start="20" size="1" name="TRIG4_DONE1" description="TRIG4 done1 interrupt detection" />
      <BitField start="21" size="1" name="TRIG5_DONE1" description="TRIG5 done1 interrupt detection" />
      <BitField start="22" size="1" name="TRIG6_DONE1" description="TRIG6 done1 interrupt detection" />
      <BitField start="23" size="1" name="TRIG7_DONE1" description="TRIG7 done1 interrupt detection" />
    </Register>
    <Register start="+0x8" size="4" name="DONE2_ERR_IRQ" access="Read/Write" description="ETC DONE_2 and DONE_ERR IRQ State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0_DONE2" description="TRIG0 done2 interrupt detection" />
      <BitField start="1" size="1" name="TRIG1_DONE2" description="TRIG1 done2 interrupt detection" />
      <BitField start="2" size="1" name="TRIG2_DONE2" description="TRIG2 done2 interrupt detection" />
      <BitField start="3" size="1" name="TRIG3_DONE2" description="TRIG3 done2 interrupt detection" />
      <BitField start="4" size="1" name="TRIG4_DONE2" description="TRIG4 done2 interrupt detection" />
      <BitField start="5" size="1" name="TRIG5_DONE2" description="TRIG5 done2 interrupt detection" />
      <BitField start="6" size="1" name="TRIG6_DONE2" description="TRIG6 done2 interrupt detection" />
      <BitField start="7" size="1" name="TRIG7_DONE2" description="TRIG7 done2 interrupt detection" />
      <BitField start="8" size="1" name="TRIG0_DONE3" description="TRIG0 done3 interrupt detection" />
      <BitField start="9" size="1" name="TRIG1_DONE3" description="TRIG1 done3 interrupt detection" />
      <BitField start="10" size="1" name="TRIG2_DONE3" description="TRIG2 done3 interrupt detection" />
      <BitField start="11" size="1" name="TRIG3_DONE3" description="TRIG3 done3 interrupt detection" />
      <BitField start="12" size="1" name="TRIG4_DONE3" description="TRIG4 done3 interrupt detection" />
      <BitField start="13" size="1" name="TRIG5_DONE3" description="TRIG5 done3 interrupt detection" />
      <BitField start="14" size="1" name="TRIG6_DONE3" description="TRIG6 done3 interrupt detection" />
      <BitField start="15" size="1" name="TRIG7_DONE3" description="TRIG7 done3 interrupt detection" />
      <BitField start="16" size="1" name="TRIG0_ERR" description="TRIG0 error interrupt detection" />
      <BitField start="17" size="1" name="TRIG1_ERR" description="TRIG1 error interrupt detection" />
      <BitField start="18" size="1" name="TRIG2_ERR" description="TRIG2 error interrupt detection" />
      <BitField start="19" size="1" name="TRIG3_ERR" description="TRIG3 error interrupt detection" />
      <BitField start="20" size="1" name="TRIG4_ERR" description="TRIG4 error interrupt detection" />
      <BitField start="21" size="1" name="TRIG5_ERR" description="TRIG5 error interrupt detection" />
      <BitField start="22" size="1" name="TRIG6_ERR" description="TRIG6 error interrupt detection" />
      <BitField start="23" size="1" name="TRIG7_ERR" description="TRIG7 error interrupt detection" />
    </Register>
    <Register start="+0xC" size="4" name="DMA_CTRL" access="Read/Write" description="ETC DMA control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRIG0_ENABLE" description="When TRIG0 done enable DMA request" />
      <BitField start="1" size="1" name="TRIG1_ENABLE" description="When TRIG1 done enable DMA request" />
      <BitField start="2" size="1" name="TRIG2_ENABLE" description="When TRIG2 done enable DMA request" />
      <BitField start="3" size="1" name="TRIG3_ENABLE" description="When TRIG3 done enable DMA request" />
      <BitField start="4" size="1" name="TRIG4_ENABLE" description="When TRIG4 done enable DMA request" />
      <BitField start="5" size="1" name="TRIG5_ENABLE" description="When TRIG5 done enable DMA request" />
      <BitField start="6" size="1" name="TRIG6_ENABLE" description="When TRIG6 done enable DMA request" />
      <BitField start="7" size="1" name="TRIG7_ENABLE" description="When TRIG7 done enable DMA request" />
      <BitField start="16" size="1" name="TRIG0_REQ" description="When TRIG0 done DMA request detection" />
      <BitField start="17" size="1" name="TRIG1_REQ" description="When TRIG1 done DMA request detection" />
      <BitField start="18" size="1" name="TRIG2_REQ" description="When TRIG2 done DMA request detection" />
      <BitField start="19" size="1" name="TRIG3_REQ" description="When TRIG3 done DMA request detection" />
      <BitField start="20" size="1" name="TRIG4_REQ" description="When TRIG4 done DMA request detection" />
      <BitField start="21" size="1" name="TRIG5_REQ" description="When TRIG5 done DMA request detection" />
      <BitField start="22" size="1" name="TRIG6_REQ" description="When TRIG6 done DMA request detection" />
      <BitField start="23" size="1" name="TRIG7_REQ" description="When TRIG7 done DMA request detection" />
    </Register>
    <Register start="+0x10" size="4" name="TRIG0_CTRL" access="Read/Write" description="ETC_TRIG Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SW_TRIG" description="Software write 1 as the TRIGGER. This register is self-clearing." />
      <BitField start="4" size="1" name="TRIG_MODE" description="TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger." />
      <BitField start="8" size="3" name="TRIG_CHAIN" description="TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;" />
      <BitField start="12" size="3" name="TRIG_PRIORITY" description="External trigger priority, 7 is highest, 0 is lowest ." />
      <BitField start="16" size="1" name="SYNC_MODE" description="TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode" />
      <BitField start="24" size="8" name="CHAINx_DONE" description="CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit 1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by writing a logic 1 to the bits" />
    </Register>
    <Register start="+0x14" size="4" name="TRIG0_COUNTER" access="Read/Write" description="ETC_TRIG Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT_DELAY" description="TRIGGER initial delay counter" />
      <BitField start="16" size="16" name="SAMPLE_INTERVAL" description="TRIGGER sampling interval counter" />
    </Register>
    <Register start="+0x18" size="4" name="TRIG0_CHAIN_1_0" access="Read/Write" description="ETC_TRIG Chain 0/1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL0" description="CHAIN0 CSEL ADC channel selection" />
      <BitField start="4" size="8" name="HWTS0" description="CHAIN0 HWTS ADC hardware trigger selection. For more information, see the ADC chapter." />
      <BitField start="12" size="1" name="B2B0" description="CHAIN0 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger" />
      <BitField start="13" size="2" name="IE0" description="CHAIN0 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3" />
      <BitField start="15" size="1" name="IE0_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL1" description="CHAIN1 CSEL ADC channel selection" />
      <BitField start="20" size="8" name="HWTS1" description="CHAIN1 HWTS ADC hardware trigger selection. For more information, see the ADC chapter." />
      <BitField start="28" size="1" name="B2B1" description="CHAIN1 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger" />
      <BitField start="29" size="2" name="IE1" description="CHAIN1 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3" />
      <BitField start="31" size="1" name="IE1_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x1C" size="4" name="TRIG0_CHAIN_3_2" access="Read/Write" description="ETC_TRIG Chain 2/3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL2" description="CHAIN2 CSEL" />
      <BitField start="4" size="8" name="HWTS2" description="CHAIN2 HWTS" />
      <BitField start="12" size="1" name="B2B2" description="CHAIN2 B2B" />
      <BitField start="13" size="2" name="IE2" description="CHAIN2 IE" />
      <BitField start="15" size="1" name="IE2_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL3" description="CHAIN3 CSEL" />
      <BitField start="20" size="8" name="HWTS3" description="CHAIN3 HWTS" />
      <BitField start="28" size="1" name="B2B3" description="CHAIN3 B2B" />
      <BitField start="29" size="2" name="IE3" description="CHAIN3 IE" />
      <BitField start="31" size="1" name="IE3_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x20" size="4" name="TRIG0_CHAIN_5_4" access="Read/Write" description="ETC_TRIG Chain 4/5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL4" description="CHAIN4 CSEL" />
      <BitField start="4" size="8" name="HWTS4" description="CHAIN4 HWTS" />
      <BitField start="12" size="1" name="B2B4" description="CHAIN4 B2B" />
      <BitField start="13" size="2" name="IE4" description="CHAIN4 IE" />
      <BitField start="15" size="1" name="IE4_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL5" description="CHAIN5 CSEL" />
      <BitField start="20" size="8" name="HWTS5" description="CHAIN5 HWTS" />
      <BitField start="28" size="1" name="B2B5" description="CHAIN5 B2B" />
      <BitField start="29" size="2" name="IE5" description="CHAIN5 IE" />
      <BitField start="31" size="1" name="IE5_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x24" size="4" name="TRIG0_CHAIN_7_6" access="Read/Write" description="ETC_TRIG Chain 6/7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL6" description="CHAIN6 CSEL" />
      <BitField start="4" size="8" name="HWTS6" description="CHAIN6 HWTS" />
      <BitField start="12" size="1" name="B2B6" description="CHAIN6 B2B" />
      <BitField start="13" size="2" name="IE6" description="CHAIN6 IE" />
      <BitField start="15" size="1" name="IE6_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL7" description="CHAIN7 CSEL" />
      <BitField start="20" size="8" name="HWTS7" description="CHAIN7 HWTS" />
      <BitField start="28" size="1" name="B2B7" description="CHAIN7 B2B" />
      <BitField start="29" size="2" name="IE7" description="CHAIN7 IE" />
      <BitField start="31" size="1" name="IE7_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x28" size="4" name="TRIG0_RESULT_1_0" access="ReadOnly" description="ETC_TRIG Result Data 1/0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA0" description="Result DATA0" />
      <BitField start="16" size="12" name="DATA1" description="Result DATA1" />
    </Register>
    <Register start="+0x2C" size="4" name="TRIG0_RESULT_3_2" access="ReadOnly" description="ETC_TRIG Result Data 3/2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA2" description="Result DATA2" />
      <BitField start="16" size="12" name="DATA3" description="Result DATA3" />
    </Register>
    <Register start="+0x30" size="4" name="TRIG0_RESULT_5_4" access="ReadOnly" description="ETC_TRIG Result Data 5/4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA4" description="Result DATA4" />
      <BitField start="16" size="12" name="DATA5" description="Result DATA5" />
    </Register>
    <Register start="+0x34" size="4" name="TRIG0_RESULT_7_6" access="ReadOnly" description="ETC_TRIG Result Data 7/6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA6" description="Result DATA6" />
      <BitField start="16" size="12" name="DATA7" description="Result DATA7" />
    </Register>
    <Register start="+0x38" size="4" name="TRIG1_CTRL" access="Read/Write" description="ETC_TRIG Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SW_TRIG" description="Software write 1 as the TRIGGER. This register is self-clearing." />
      <BitField start="4" size="1" name="TRIG_MODE" description="TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger." />
      <BitField start="8" size="3" name="TRIG_CHAIN" description="TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;" />
      <BitField start="12" size="3" name="TRIG_PRIORITY" description="External trigger priority, 7 is highest, 0 is lowest ." />
      <BitField start="16" size="1" name="SYNC_MODE" description="TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode" />
      <BitField start="24" size="8" name="CHAINx_DONE" description="CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit 1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by writing a logic 1 to the bits" />
    </Register>
    <Register start="+0x3C" size="4" name="TRIG1_COUNTER" access="Read/Write" description="ETC_TRIG Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT_DELAY" description="TRIGGER initial delay counter" />
      <BitField start="16" size="16" name="SAMPLE_INTERVAL" description="TRIGGER sampling interval counter" />
    </Register>
    <Register start="+0x40" size="4" name="TRIG1_CHAIN_1_0" access="Read/Write" description="ETC_TRIG Chain 0/1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL0" description="CHAIN0 CSEL ADC channel selection" />
      <BitField start="4" size="8" name="HWTS0" description="CHAIN0 HWTS ADC hardware trigger selection. For more information, see the ADC chapter." />
      <BitField start="12" size="1" name="B2B0" description="CHAIN0 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger" />
      <BitField start="13" size="2" name="IE0" description="CHAIN0 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3" />
      <BitField start="15" size="1" name="IE0_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL1" description="CHAIN1 CSEL ADC channel selection" />
      <BitField start="20" size="8" name="HWTS1" description="CHAIN1 HWTS ADC hardware trigger selection. For more information, see the ADC chapter." />
      <BitField start="28" size="1" name="B2B1" description="CHAIN1 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger" />
      <BitField start="29" size="2" name="IE1" description="CHAIN1 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3" />
      <BitField start="31" size="1" name="IE1_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x44" size="4" name="TRIG1_CHAIN_3_2" access="Read/Write" description="ETC_TRIG Chain 2/3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL2" description="CHAIN2 CSEL" />
      <BitField start="4" size="8" name="HWTS2" description="CHAIN2 HWTS" />
      <BitField start="12" size="1" name="B2B2" description="CHAIN2 B2B" />
      <BitField start="13" size="2" name="IE2" description="CHAIN2 IE" />
      <BitField start="15" size="1" name="IE2_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL3" description="CHAIN3 CSEL" />
      <BitField start="20" size="8" name="HWTS3" description="CHAIN3 HWTS" />
      <BitField start="28" size="1" name="B2B3" description="CHAIN3 B2B" />
      <BitField start="29" size="2" name="IE3" description="CHAIN3 IE" />
      <BitField start="31" size="1" name="IE3_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x48" size="4" name="TRIG1_CHAIN_5_4" access="Read/Write" description="ETC_TRIG Chain 4/5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL4" description="CHAIN4 CSEL" />
      <BitField start="4" size="8" name="HWTS4" description="CHAIN4 HWTS" />
      <BitField start="12" size="1" name="B2B4" description="CHAIN4 B2B" />
      <BitField start="13" size="2" name="IE4" description="CHAIN4 IE" />
      <BitField start="15" size="1" name="IE4_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL5" description="CHAIN5 CSEL" />
      <BitField start="20" size="8" name="HWTS5" description="CHAIN5 HWTS" />
      <BitField start="28" size="1" name="B2B5" description="CHAIN5 B2B" />
      <BitField start="29" size="2" name="IE5" description="CHAIN5 IE" />
      <BitField start="31" size="1" name="IE5_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x4C" size="4" name="TRIG1_CHAIN_7_6" access="Read/Write" description="ETC_TRIG Chain 6/7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL6" description="CHAIN6 CSEL" />
      <BitField start="4" size="8" name="HWTS6" description="CHAIN6 HWTS" />
      <BitField start="12" size="1" name="B2B6" description="CHAIN6 B2B" />
      <BitField start="13" size="2" name="IE6" description="CHAIN6 IE" />
      <BitField start="15" size="1" name="IE6_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL7" description="CHAIN7 CSEL" />
      <BitField start="20" size="8" name="HWTS7" description="CHAIN7 HWTS" />
      <BitField start="28" size="1" name="B2B7" description="CHAIN7 B2B" />
      <BitField start="29" size="2" name="IE7" description="CHAIN7 IE" />
      <BitField start="31" size="1" name="IE7_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x50" size="4" name="TRIG1_RESULT_1_0" access="ReadOnly" description="ETC_TRIG Result Data 1/0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA0" description="Result DATA0" />
      <BitField start="16" size="12" name="DATA1" description="Result DATA1" />
    </Register>
    <Register start="+0x54" size="4" name="TRIG1_RESULT_3_2" access="ReadOnly" description="ETC_TRIG Result Data 3/2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA2" description="Result DATA2" />
      <BitField start="16" size="12" name="DATA3" description="Result DATA3" />
    </Register>
    <Register start="+0x58" size="4" name="TRIG1_RESULT_5_4" access="ReadOnly" description="ETC_TRIG Result Data 5/4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA4" description="Result DATA4" />
      <BitField start="16" size="12" name="DATA5" description="Result DATA5" />
    </Register>
    <Register start="+0x5C" size="4" name="TRIG1_RESULT_7_6" access="ReadOnly" description="ETC_TRIG Result Data 7/6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA6" description="Result DATA6" />
      <BitField start="16" size="12" name="DATA7" description="Result DATA7" />
    </Register>
    <Register start="+0x60" size="4" name="TRIG2_CTRL" access="Read/Write" description="ETC_TRIG Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SW_TRIG" description="Software write 1 as the TRIGGER. This register is self-clearing." />
      <BitField start="4" size="1" name="TRIG_MODE" description="TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger." />
      <BitField start="8" size="3" name="TRIG_CHAIN" description="TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;" />
      <BitField start="12" size="3" name="TRIG_PRIORITY" description="External trigger priority, 7 is highest, 0 is lowest ." />
      <BitField start="16" size="1" name="SYNC_MODE" description="TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode" />
      <BitField start="24" size="8" name="CHAINx_DONE" description="CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit 1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by writing a logic 1 to the bits" />
    </Register>
    <Register start="+0x64" size="4" name="TRIG2_COUNTER" access="Read/Write" description="ETC_TRIG Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT_DELAY" description="TRIGGER initial delay counter" />
      <BitField start="16" size="16" name="SAMPLE_INTERVAL" description="TRIGGER sampling interval counter" />
    </Register>
    <Register start="+0x68" size="4" name="TRIG2_CHAIN_1_0" access="Read/Write" description="ETC_TRIG Chain 0/1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL0" description="CHAIN0 CSEL ADC channel selection" />
      <BitField start="4" size="8" name="HWTS0" description="CHAIN0 HWTS ADC hardware trigger selection. For more information, see the ADC chapter." />
      <BitField start="12" size="1" name="B2B0" description="CHAIN0 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger" />
      <BitField start="13" size="2" name="IE0" description="CHAIN0 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3" />
      <BitField start="15" size="1" name="IE0_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL1" description="CHAIN1 CSEL ADC channel selection" />
      <BitField start="20" size="8" name="HWTS1" description="CHAIN1 HWTS ADC hardware trigger selection. For more information, see the ADC chapter." />
      <BitField start="28" size="1" name="B2B1" description="CHAIN1 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger" />
      <BitField start="29" size="2" name="IE1" description="CHAIN1 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3" />
      <BitField start="31" size="1" name="IE1_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x6C" size="4" name="TRIG2_CHAIN_3_2" access="Read/Write" description="ETC_TRIG Chain 2/3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL2" description="CHAIN2 CSEL" />
      <BitField start="4" size="8" name="HWTS2" description="CHAIN2 HWTS" />
      <BitField start="12" size="1" name="B2B2" description="CHAIN2 B2B" />
      <BitField start="13" size="2" name="IE2" description="CHAIN2 IE" />
      <BitField start="15" size="1" name="IE2_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL3" description="CHAIN3 CSEL" />
      <BitField start="20" size="8" name="HWTS3" description="CHAIN3 HWTS" />
      <BitField start="28" size="1" name="B2B3" description="CHAIN3 B2B" />
      <BitField start="29" size="2" name="IE3" description="CHAIN3 IE" />
      <BitField start="31" size="1" name="IE3_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x70" size="4" name="TRIG2_CHAIN_5_4" access="Read/Write" description="ETC_TRIG Chain 4/5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL4" description="CHAIN4 CSEL" />
      <BitField start="4" size="8" name="HWTS4" description="CHAIN4 HWTS" />
      <BitField start="12" size="1" name="B2B4" description="CHAIN4 B2B" />
      <BitField start="13" size="2" name="IE4" description="CHAIN4 IE" />
      <BitField start="15" size="1" name="IE4_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL5" description="CHAIN5 CSEL" />
      <BitField start="20" size="8" name="HWTS5" description="CHAIN5 HWTS" />
      <BitField start="28" size="1" name="B2B5" description="CHAIN5 B2B" />
      <BitField start="29" size="2" name="IE5" description="CHAIN5 IE" />
      <BitField start="31" size="1" name="IE5_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x74" size="4" name="TRIG2_CHAIN_7_6" access="Read/Write" description="ETC_TRIG Chain 6/7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL6" description="CHAIN6 CSEL" />
      <BitField start="4" size="8" name="HWTS6" description="CHAIN6 HWTS" />
      <BitField start="12" size="1" name="B2B6" description="CHAIN6 B2B" />
      <BitField start="13" size="2" name="IE6" description="CHAIN6 IE" />
      <BitField start="15" size="1" name="IE6_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL7" description="CHAIN7 CSEL" />
      <BitField start="20" size="8" name="HWTS7" description="CHAIN7 HWTS" />
      <BitField start="28" size="1" name="B2B7" description="CHAIN7 B2B" />
      <BitField start="29" size="2" name="IE7" description="CHAIN7 IE" />
      <BitField start="31" size="1" name="IE7_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x78" size="4" name="TRIG2_RESULT_1_0" access="ReadOnly" description="ETC_TRIG Result Data 1/0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA0" description="Result DATA0" />
      <BitField start="16" size="12" name="DATA1" description="Result DATA1" />
    </Register>
    <Register start="+0x7C" size="4" name="TRIG2_RESULT_3_2" access="ReadOnly" description="ETC_TRIG Result Data 3/2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA2" description="Result DATA2" />
      <BitField start="16" size="12" name="DATA3" description="Result DATA3" />
    </Register>
    <Register start="+0x80" size="4" name="TRIG2_RESULT_5_4" access="ReadOnly" description="ETC_TRIG Result Data 5/4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA4" description="Result DATA4" />
      <BitField start="16" size="12" name="DATA5" description="Result DATA5" />
    </Register>
    <Register start="+0x84" size="4" name="TRIG2_RESULT_7_6" access="ReadOnly" description="ETC_TRIG Result Data 7/6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA6" description="Result DATA6" />
      <BitField start="16" size="12" name="DATA7" description="Result DATA7" />
    </Register>
    <Register start="+0x88" size="4" name="TRIG3_CTRL" access="Read/Write" description="ETC_TRIG Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SW_TRIG" description="Software write 1 as the TRIGGER. This register is self-clearing." />
      <BitField start="4" size="1" name="TRIG_MODE" description="TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger." />
      <BitField start="8" size="3" name="TRIG_CHAIN" description="TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;" />
      <BitField start="12" size="3" name="TRIG_PRIORITY" description="External trigger priority, 7 is highest, 0 is lowest ." />
      <BitField start="16" size="1" name="SYNC_MODE" description="TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode" />
      <BitField start="24" size="8" name="CHAINx_DONE" description="CHAINx done interrupt detection bit 0: CHAIN0 done interrupt bit 1: CHAIN1 done interrupt bit 2: CHAIN2 done interrupt bit 3: CHAIN3 done interrupt bit 4: CHAIN4 done interrupt bit 5: CHAIN5 done interrupt bit 6: CHAIN6 done interrupt bit 7: CHAIN7 done interrupt The done interrupts are cleared by writing a logic 1 to the bits" />
    </Register>
    <Register start="+0x8C" size="4" name="TRIG3_COUNTER" access="Read/Write" description="ETC_TRIG Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT_DELAY" description="TRIGGER initial delay counter" />
      <BitField start="16" size="16" name="SAMPLE_INTERVAL" description="TRIGGER sampling interval counter" />
    </Register>
    <Register start="+0x90" size="4" name="TRIG3_CHAIN_1_0" access="Read/Write" description="ETC_TRIG Chain 0/1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL0" description="CHAIN0 CSEL ADC channel selection" />
      <BitField start="4" size="8" name="HWTS0" description="CHAIN0 HWTS ADC hardware trigger selection. For more information, see the ADC chapter." />
      <BitField start="12" size="1" name="B2B0" description="CHAIN0 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger" />
      <BitField start="13" size="2" name="IE0" description="CHAIN0 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3" />
      <BitField start="15" size="1" name="IE0_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL1" description="CHAIN1 CSEL ADC channel selection" />
      <BitField start="20" size="8" name="HWTS1" description="CHAIN1 HWTS ADC hardware trigger selection. For more information, see the ADC chapter." />
      <BitField start="28" size="1" name="B2B1" description="CHAIN1 B2B 1'b0: Disable B2B, wait until interval is reached 1'b1: Enable B2B, back to back ADC trigger" />
      <BitField start="29" size="2" name="IE1" description="CHAIN1 IE 2'b00: Finished Interrupt on Done0 2'b01: Finished Interrupt on Done1 2'b10: Finished Interrupt on Done2 2'b11: Finished Interrupt on Done3" />
      <BitField start="31" size="1" name="IE1_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x94" size="4" name="TRIG3_CHAIN_3_2" access="Read/Write" description="ETC_TRIG Chain 2/3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL2" description="CHAIN2 CSEL" />
      <BitField start="4" size="8" name="HWTS2" description="CHAIN2 HWTS" />
      <BitField start="12" size="1" name="B2B2" description="CHAIN2 B2B" />
      <BitField start="13" size="2" name="IE2" description="CHAIN2 IE" />
      <BitField start="15" size="1" name="IE2_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL3" description="CHAIN3 CSEL" />
      <BitField start="20" size="8" name="HWTS3" description="CHAIN3 HWTS" />
      <BitField start="28" size="1" name="B2B3" description="CHAIN3 B2B" />
      <BitField start="29" size="2" name="IE3" description="CHAIN3 IE" />
      <BitField start="31" size="1" name="IE3_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x98" size="4" name="TRIG3_CHAIN_5_4" access="Read/Write" description="ETC_TRIG Chain 4/5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL4" description="CHAIN4 CSEL" />
      <BitField start="4" size="8" name="HWTS4" description="CHAIN4 HWTS" />
      <BitField start="12" size="1" name="B2B4" description="CHAIN4 B2B" />
      <BitField start="13" size="2" name="IE4" description="CHAIN4 IE" />
      <BitField start="15" size="1" name="IE4_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL5" description="CHAIN5 CSEL" />
      <BitField start="20" size="8" name="HWTS5" description="CHAIN5 HWTS" />
      <BitField start="28" size="1" name="B2B5" description="CHAIN5 B2B" />
      <BitField start="29" size="2" name="IE5" description="CHAIN5 IE" />
      <BitField start="31" size="1" name="IE5_EN" description="IRQ enable" />
    </Register>
    <Register start="+0x9C" size="4" name="TRIG3_CHAIN_7_6" access="Read/Write" description="ETC_TRIG Chain 6/7 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CSEL6" description="CHAIN6 CSEL" />
      <BitField start="4" size="8" name="HWTS6" description="CHAIN6 HWTS" />
      <BitField start="12" size="1" name="B2B6" description="CHAIN6 B2B" />
      <BitField start="13" size="2" name="IE6" description="CHAIN6 IE" />
      <BitField start="15" size="1" name="IE6_EN" description="IRQ enable" />
      <BitField start="16" size="4" name="CSEL7" description="CHAIN7 CSEL" />
      <BitField start="20" size="8" name="HWTS7" description="CHAIN7 HWTS" />
      <BitField start="28" size="1" name="B2B7" description="CHAIN7 B2B" />
      <BitField start="29" size="2" name="IE7" description="CHAIN7 IE" />
      <BitField start="31" size="1" name="IE7_EN" description="IRQ enable" />
    </Register>
    <Register start="+0xA0" size="4" name="TRIG3_RESULT_1_0" access="ReadOnly" description="ETC_TRIG Result Data 1/0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA0" description="Result DATA0" />
      <BitField start="16" size="12" name="DATA1" description="Result DATA1" />
    </Register>
    <Register start="+0xA4" size="4" name="TRIG3_RESULT_3_2" access="ReadOnly" description="ETC_TRIG Result Data 3/2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA2" description="Result DATA2" />
      <BitField start="16" size="12" name="DATA3" description="Result DATA3" />
    </Register>
    <Register start="+0xA8" size="4" name="TRIG3_RESULT_5_4" access="ReadOnly" description="ETC_TRIG Result Data 5/4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA4" description="Result DATA4" />
      <BitField start="16" size="12" name="DATA5" description="Result DATA5" />
    </Register>
    <Register start="+0xAC" size="4" name="TRIG3_RESULT_7_6" access="ReadOnly" description="ETC_TRIG Result Data 7/6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DATA6" description="Result DATA6" />
      <BitField start="16" size="12" name="DATA7" description="Result DATA7" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AOI" start="0x40094000" description="AND/OR/INVERT module">
    <Register start="+0+0" size="2" name="AOI_BFCRT010" access="Read/Write" description="Boolean Function Term 0 and 1 Configuration Register for EVENTn" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PT1_DC" description="Product term 1, D input configuration">
        <Enum name="PT1_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT1_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT1_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT1_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="2" size="2" name="PT1_CC" description="Product term 1, C input configuration">
        <Enum name="PT1_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT1_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT1_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT1_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="4" size="2" name="PT1_BC" description="Product term 1, B input configuration">
        <Enum name="PT1_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT1_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT1_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT1_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="6" size="2" name="PT1_AC" description="Product term 1, A input configuration">
        <Enum name="PT1_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT1_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT1_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT1_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
      <BitField start="8" size="2" name="PT0_DC" description="Product term 0, D input configuration">
        <Enum name="PT0_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT0_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT0_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT0_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="10" size="2" name="PT0_CC" description="Product term 0, C input configuration">
        <Enum name="PT0_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT0_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT0_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT0_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="12" size="2" name="PT0_BC" description="Product term 0, B input configuration">
        <Enum name="PT0_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT0_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT0_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT0_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="14" size="2" name="PT0_AC" description="Product term 0, A input configuration">
        <Enum name="PT0_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT0_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT0_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT0_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
    </Register>
    <Register start="+0+4" size="2" name="AOI_BFCRT011" access="Read/Write" description="Boolean Function Term 0 and 1 Configuration Register for EVENTn" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PT1_DC" description="Product term 1, D input configuration">
        <Enum name="PT1_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT1_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT1_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT1_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="2" size="2" name="PT1_CC" description="Product term 1, C input configuration">
        <Enum name="PT1_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT1_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT1_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT1_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="4" size="2" name="PT1_BC" description="Product term 1, B input configuration">
        <Enum name="PT1_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT1_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT1_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT1_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="6" size="2" name="PT1_AC" description="Product term 1, A input configuration">
        <Enum name="PT1_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT1_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT1_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT1_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
      <BitField start="8" size="2" name="PT0_DC" description="Product term 0, D input configuration">
        <Enum name="PT0_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT0_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT0_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT0_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="10" size="2" name="PT0_CC" description="Product term 0, C input configuration">
        <Enum name="PT0_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT0_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT0_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT0_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="12" size="2" name="PT0_BC" description="Product term 0, B input configuration">
        <Enum name="PT0_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT0_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT0_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT0_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="14" size="2" name="PT0_AC" description="Product term 0, A input configuration">
        <Enum name="PT0_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT0_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT0_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT0_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
    </Register>
    <Register start="+0+8" size="2" name="AOI_BFCRT012" access="Read/Write" description="Boolean Function Term 0 and 1 Configuration Register for EVENTn" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PT1_DC" description="Product term 1, D input configuration">
        <Enum name="PT1_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT1_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT1_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT1_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="2" size="2" name="PT1_CC" description="Product term 1, C input configuration">
        <Enum name="PT1_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT1_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT1_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT1_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="4" size="2" name="PT1_BC" description="Product term 1, B input configuration">
        <Enum name="PT1_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT1_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT1_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT1_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="6" size="2" name="PT1_AC" description="Product term 1, A input configuration">
        <Enum name="PT1_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT1_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT1_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT1_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
      <BitField start="8" size="2" name="PT0_DC" description="Product term 0, D input configuration">
        <Enum name="PT0_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT0_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT0_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT0_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="10" size="2" name="PT0_CC" description="Product term 0, C input configuration">
        <Enum name="PT0_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT0_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT0_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT0_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="12" size="2" name="PT0_BC" description="Product term 0, B input configuration">
        <Enum name="PT0_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT0_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT0_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT0_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="14" size="2" name="PT0_AC" description="Product term 0, A input configuration">
        <Enum name="PT0_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT0_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT0_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT0_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
    </Register>
    <Register start="+0+12" size="2" name="AOI_BFCRT013" access="Read/Write" description="Boolean Function Term 0 and 1 Configuration Register for EVENTn" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PT1_DC" description="Product term 1, D input configuration">
        <Enum name="PT1_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT1_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT1_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT1_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="2" size="2" name="PT1_CC" description="Product term 1, C input configuration">
        <Enum name="PT1_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT1_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT1_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT1_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="4" size="2" name="PT1_BC" description="Product term 1, B input configuration">
        <Enum name="PT1_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT1_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT1_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT1_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="6" size="2" name="PT1_AC" description="Product term 1, A input configuration">
        <Enum name="PT1_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT1_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT1_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT1_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
      <BitField start="8" size="2" name="PT0_DC" description="Product term 0, D input configuration">
        <Enum name="PT0_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT0_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT0_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT0_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="10" size="2" name="PT0_CC" description="Product term 0, C input configuration">
        <Enum name="PT0_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT0_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT0_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT0_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="12" size="2" name="PT0_BC" description="Product term 0, B input configuration">
        <Enum name="PT0_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT0_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT0_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT0_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="14" size="2" name="PT0_AC" description="Product term 0, A input configuration">
        <Enum name="PT0_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT0_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT0_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT0_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
    </Register>
    <Register start="+0x2+0" size="2" name="AOI_BFCRT230" access="Read/Write" description="Boolean Function Term 2 and 3 Configuration Register for EVENTn" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PT3_DC" description="Product term 3, D input configuration">
        <Enum name="PT3_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT3_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT3_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT3_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="2" size="2" name="PT3_CC" description="Product term 3, C input configuration">
        <Enum name="PT3_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT3_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT3_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT3_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="4" size="2" name="PT3_BC" description="Product term 3, B input configuration">
        <Enum name="PT3_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT3_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT3_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT3_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="6" size="2" name="PT3_AC" description="Product term 3, A input configuration">
        <Enum name="PT3_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT3_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT3_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT3_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
      <BitField start="8" size="2" name="PT2_DC" description="Product term 2, D input configuration">
        <Enum name="PT2_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT2_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT2_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT2_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="10" size="2" name="PT2_CC" description="Product term 2, C input configuration">
        <Enum name="PT2_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT2_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT2_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT2_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="12" size="2" name="PT2_BC" description="Product term 2, B input configuration">
        <Enum name="PT2_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT2_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT2_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT2_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="14" size="2" name="PT2_AC" description="Product term 2, A input configuration">
        <Enum name="PT2_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT2_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT2_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT2_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
    </Register>
    <Register start="+0x2+4" size="2" name="AOI_BFCRT231" access="Read/Write" description="Boolean Function Term 2 and 3 Configuration Register for EVENTn" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PT3_DC" description="Product term 3, D input configuration">
        <Enum name="PT3_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT3_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT3_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT3_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="2" size="2" name="PT3_CC" description="Product term 3, C input configuration">
        <Enum name="PT3_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT3_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT3_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT3_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="4" size="2" name="PT3_BC" description="Product term 3, B input configuration">
        <Enum name="PT3_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT3_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT3_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT3_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="6" size="2" name="PT3_AC" description="Product term 3, A input configuration">
        <Enum name="PT3_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT3_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT3_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT3_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
      <BitField start="8" size="2" name="PT2_DC" description="Product term 2, D input configuration">
        <Enum name="PT2_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT2_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT2_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT2_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="10" size="2" name="PT2_CC" description="Product term 2, C input configuration">
        <Enum name="PT2_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT2_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT2_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT2_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="12" size="2" name="PT2_BC" description="Product term 2, B input configuration">
        <Enum name="PT2_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT2_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT2_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT2_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="14" size="2" name="PT2_AC" description="Product term 2, A input configuration">
        <Enum name="PT2_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT2_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT2_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT2_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
    </Register>
    <Register start="+0x2+8" size="2" name="AOI_BFCRT232" access="Read/Write" description="Boolean Function Term 2 and 3 Configuration Register for EVENTn" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PT3_DC" description="Product term 3, D input configuration">
        <Enum name="PT3_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT3_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT3_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT3_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="2" size="2" name="PT3_CC" description="Product term 3, C input configuration">
        <Enum name="PT3_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT3_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT3_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT3_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="4" size="2" name="PT3_BC" description="Product term 3, B input configuration">
        <Enum name="PT3_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT3_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT3_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT3_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="6" size="2" name="PT3_AC" description="Product term 3, A input configuration">
        <Enum name="PT3_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT3_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT3_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT3_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
      <BitField start="8" size="2" name="PT2_DC" description="Product term 2, D input configuration">
        <Enum name="PT2_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT2_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT2_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT2_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="10" size="2" name="PT2_CC" description="Product term 2, C input configuration">
        <Enum name="PT2_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT2_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT2_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT2_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="12" size="2" name="PT2_BC" description="Product term 2, B input configuration">
        <Enum name="PT2_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT2_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT2_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT2_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="14" size="2" name="PT2_AC" description="Product term 2, A input configuration">
        <Enum name="PT2_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT2_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT2_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT2_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
    </Register>
    <Register start="+0x2+12" size="2" name="AOI_BFCRT233" access="Read/Write" description="Boolean Function Term 2 and 3 Configuration Register for EVENTn" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PT3_DC" description="Product term 3, D input configuration">
        <Enum name="PT3_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT3_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT3_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT3_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="2" size="2" name="PT3_CC" description="Product term 3, C input configuration">
        <Enum name="PT3_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT3_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT3_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT3_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="4" size="2" name="PT3_BC" description="Product term 3, B input configuration">
        <Enum name="PT3_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT3_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT3_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT3_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="6" size="2" name="PT3_AC" description="Product term 3, A input configuration">
        <Enum name="PT3_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT3_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT3_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT3_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
      <BitField start="8" size="2" name="PT2_DC" description="Product term 2, D input configuration">
        <Enum name="PT2_DC_0" start="0" description="Force the D input in this product term to a logical zero" />
        <Enum name="PT2_DC_1" start="0x1" description="Pass the D input in this product term" />
        <Enum name="PT2_DC_2" start="0x2" description="Complement the D input in this product term" />
        <Enum name="PT2_DC_3" start="0x3" description="Force the D input in this product term to a logical one" />
      </BitField>
      <BitField start="10" size="2" name="PT2_CC" description="Product term 2, C input configuration">
        <Enum name="PT2_CC_0" start="0" description="Force the C input in this product term to a logical zero" />
        <Enum name="PT2_CC_1" start="0x1" description="Pass the C input in this product term" />
        <Enum name="PT2_CC_2" start="0x2" description="Complement the C input in this product term" />
        <Enum name="PT2_CC_3" start="0x3" description="Force the C input in this product term to a logical one" />
      </BitField>
      <BitField start="12" size="2" name="PT2_BC" description="Product term 2, B input configuration">
        <Enum name="PT2_BC_0" start="0" description="Force the B input in this product term to a logical zero" />
        <Enum name="PT2_BC_1" start="0x1" description="Pass the B input in this product term" />
        <Enum name="PT2_BC_2" start="0x2" description="Complement the B input in this product term" />
        <Enum name="PT2_BC_3" start="0x3" description="Force the B input in this product term to a logical one" />
      </BitField>
      <BitField start="14" size="2" name="PT2_AC" description="Product term 2, A input configuration">
        <Enum name="PT2_AC_0" start="0" description="Force the A input in this product term to a logical zero" />
        <Enum name="PT2_AC_1" start="0x1" description="Pass the A input in this product term" />
        <Enum name="PT2_AC_2" start="0x2" description="Complement the A input in this product term" />
        <Enum name="PT2_AC_3" start="0x3" description="Force the A input in this product term to a logical one" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XBARA" start="0x40098000" description="Crossbar Switch">
    <Register start="+0" size="2" name="XBARA_SEL0" access="Read/Write" description="Crossbar A Select Register 0" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL0" description="Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL1" description="Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x2" size="2" name="XBARA_SEL1" access="Read/Write" description="Crossbar A Select Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL2" description="Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL3" description="Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x4" size="2" name="XBARA_SEL2" access="Read/Write" description="Crossbar A Select Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL4" description="Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL5" description="Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x6" size="2" name="XBARA_SEL3" access="Read/Write" description="Crossbar A Select Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL6" description="Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL7" description="Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x8" size="2" name="XBARA_SEL4" access="Read/Write" description="Crossbar A Select Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL8" description="Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL9" description="Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0xA" size="2" name="XBARA_SEL5" access="Read/Write" description="Crossbar A Select Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL10" description="Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL11" description="Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0xC" size="2" name="XBARA_SEL6" access="Read/Write" description="Crossbar A Select Register 6" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL12" description="Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL13" description="Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0xE" size="2" name="XBARA_SEL7" access="Read/Write" description="Crossbar A Select Register 7" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL14" description="Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL15" description="Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x10" size="2" name="XBARA_SEL8" access="Read/Write" description="Crossbar A Select Register 8" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL16" description="Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL17" description="Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x12" size="2" name="XBARA_SEL9" access="Read/Write" description="Crossbar A Select Register 9" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL18" description="Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL19" description="Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x14" size="2" name="XBARA_SEL10" access="Read/Write" description="Crossbar A Select Register 10" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL20" description="Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL21" description="Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x16" size="2" name="XBARA_SEL11" access="Read/Write" description="Crossbar A Select Register 11" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL22" description="Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL23" description="Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x18" size="2" name="XBARA_SEL12" access="Read/Write" description="Crossbar A Select Register 12" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL24" description="Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL25" description="Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x1A" size="2" name="XBARA_SEL13" access="Read/Write" description="Crossbar A Select Register 13" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL26" description="Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL27" description="Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x1C" size="2" name="XBARA_SEL14" access="Read/Write" description="Crossbar A Select Register 14" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL28" description="Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL29" description="Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x1E" size="2" name="XBARA_SEL15" access="Read/Write" description="Crossbar A Select Register 15" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL30" description="Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL31" description="Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x20" size="2" name="XBARA_SEL16" access="Read/Write" description="Crossbar A Select Register 16" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL32" description="Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL33" description="Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x22" size="2" name="XBARA_SEL17" access="Read/Write" description="Crossbar A Select Register 17" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL34" description="Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL35" description="Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x24" size="2" name="XBARA_SEL18" access="Read/Write" description="Crossbar A Select Register 18" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL36" description="Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL37" description="Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x26" size="2" name="XBARA_SEL19" access="Read/Write" description="Crossbar A Select Register 19" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL38" description="Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL39" description="Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x28" size="2" name="XBARA_SEL20" access="Read/Write" description="Crossbar A Select Register 20" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL40" description="Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL41" description="Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x2A" size="2" name="XBARA_SEL21" access="Read/Write" description="Crossbar A Select Register 21" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL42" description="Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL43" description="Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x2C" size="2" name="XBARA_SEL22" access="Read/Write" description="Crossbar A Select Register 22" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL44" description="Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL45" description="Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x2E" size="2" name="XBARA_SEL23" access="Read/Write" description="Crossbar A Select Register 23" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL46" description="Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL47" description="Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x30" size="2" name="XBARA_SEL24" access="Read/Write" description="Crossbar A Select Register 24" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL48" description="Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL49" description="Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x32" size="2" name="XBARA_SEL25" access="Read/Write" description="Crossbar A Select Register 25" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL50" description="Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL51" description="Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x34" size="2" name="XBARA_SEL26" access="Read/Write" description="Crossbar A Select Register 26" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL52" description="Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL53" description="Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x36" size="2" name="XBARA_SEL27" access="Read/Write" description="Crossbar A Select Register 27" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL54" description="Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL55" description="Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x38" size="2" name="XBARA_SEL28" access="Read/Write" description="Crossbar A Select Register 28" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL56" description="Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL57" description="Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x3A" size="2" name="XBARA_SEL29" access="Read/Write" description="Crossbar A Select Register 29" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL58" description="Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL59" description="Input (XBARA_INn) to be muxed to XBARA_OUT59 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x3C" size="2" name="XBARA_SEL30" access="Read/Write" description="Crossbar A Select Register 30" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL60" description="Input (XBARA_INn) to be muxed to XBARA_OUT60 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL61" description="Input (XBARA_INn) to be muxed to XBARA_OUT61 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x3E" size="2" name="XBARA_SEL31" access="Read/Write" description="Crossbar A Select Register 31" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL62" description="Input (XBARA_INn) to be muxed to XBARA_OUT62 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL63" description="Input (XBARA_INn) to be muxed to XBARA_OUT63 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x40" size="2" name="XBARA_SEL32" access="Read/Write" description="Crossbar A Select Register 32" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL64" description="Input (XBARA_INn) to be muxed to XBARA_OUT64 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL65" description="Input (XBARA_INn) to be muxed to XBARA_OUT65 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x42" size="2" name="XBARA_SEL33" access="Read/Write" description="Crossbar A Select Register 33" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL66" description="Input (XBARA_INn) to be muxed to XBARA_OUT66 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL67" description="Input (XBARA_INn) to be muxed to XBARA_OUT67 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x44" size="2" name="XBARA_SEL34" access="Read/Write" description="Crossbar A Select Register 34" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL68" description="Input (XBARA_INn) to be muxed to XBARA_OUT68 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL69" description="Input (XBARA_INn) to be muxed to XBARA_OUT69 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x46" size="2" name="XBARA_SEL35" access="Read/Write" description="Crossbar A Select Register 35" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL70" description="Input (XBARA_INn) to be muxed to XBARA_OUT70 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL71" description="Input (XBARA_INn) to be muxed to XBARA_OUT71 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x48" size="2" name="XBARA_SEL36" access="Read/Write" description="Crossbar A Select Register 36" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL72" description="Input (XBARA_INn) to be muxed to XBARA_OUT72 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL73" description="Input (XBARA_INn) to be muxed to XBARA_OUT73 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x4A" size="2" name="XBARA_SEL37" access="Read/Write" description="Crossbar A Select Register 37" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL74" description="Input (XBARA_INn) to be muxed to XBARA_OUT74 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL75" description="Input (XBARA_INn) to be muxed to XBARA_OUT75 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x4C" size="2" name="XBARA_SEL38" access="Read/Write" description="Crossbar A Select Register 38" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL76" description="Input (XBARA_INn) to be muxed to XBARA_OUT76 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL77" description="Input (XBARA_INn) to be muxed to XBARA_OUT77 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x4E" size="2" name="XBARA_SEL39" access="Read/Write" description="Crossbar A Select Register 39" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL78" description="Input (XBARA_INn) to be muxed to XBARA_OUT78 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL79" description="Input (XBARA_INn) to be muxed to XBARA_OUT79 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x50" size="2" name="XBARA_SEL40" access="Read/Write" description="Crossbar A Select Register 40" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL80" description="Input (XBARA_INn) to be muxed to XBARA_OUT80 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL81" description="Input (XBARA_INn) to be muxed to XBARA_OUT81 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x52" size="2" name="XBARA_SEL41" access="Read/Write" description="Crossbar A Select Register 41" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL82" description="Input (XBARA_INn) to be muxed to XBARA_OUT82 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL83" description="Input (XBARA_INn) to be muxed to XBARA_OUT83 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x54" size="2" name="XBARA_SEL42" access="Read/Write" description="Crossbar A Select Register 42" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL84" description="Input (XBARA_INn) to be muxed to XBARA_OUT84 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL85" description="Input (XBARA_INn) to be muxed to XBARA_OUT85 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x56" size="2" name="XBARA_SEL43" access="Read/Write" description="Crossbar A Select Register 43" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL86" description="Input (XBARA_INn) to be muxed to XBARA_OUT86 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL87" description="Input (XBARA_INn) to be muxed to XBARA_OUT87 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x58" size="2" name="XBARA_SEL44" access="Read/Write" description="Crossbar A Select Register 44" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL88" description="Input (XBARA_INn) to be muxed to XBARA_OUT88 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL89" description="Input (XBARA_INn) to be muxed to XBARA_OUT89 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x5A" size="2" name="XBARA_SEL45" access="Read/Write" description="Crossbar A Select Register 45" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL90" description="Input (XBARA_INn) to be muxed to XBARA_OUT90 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL91" description="Input (XBARA_INn) to be muxed to XBARA_OUT91 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x5C" size="2" name="XBARA_SEL46" access="Read/Write" description="Crossbar A Select Register 46" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL92" description="Input (XBARA_INn) to be muxed to XBARA_OUT92 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL93" description="Input (XBARA_INn) to be muxed to XBARA_OUT93 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x5E" size="2" name="XBARA_SEL47" access="Read/Write" description="Crossbar A Select Register 47" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL94" description="Input (XBARA_INn) to be muxed to XBARA_OUT94 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL95" description="Input (XBARA_INn) to be muxed to XBARA_OUT95 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x60" size="2" name="XBARA_SEL48" access="Read/Write" description="Crossbar A Select Register 48" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL96" description="Input (XBARA_INn) to be muxed to XBARA_OUT96 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL97" description="Input (XBARA_INn) to be muxed to XBARA_OUT97 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x62" size="2" name="XBARA_SEL49" access="Read/Write" description="Crossbar A Select Register 49" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL98" description="Input (XBARA_INn) to be muxed to XBARA_OUT98 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL99" description="Input (XBARA_INn) to be muxed to XBARA_OUT99 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x64" size="2" name="XBARA_SEL50" access="Read/Write" description="Crossbar A Select Register 50" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL100" description="Input (XBARA_INn) to be muxed to XBARA_OUT100 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL101" description="Input (XBARA_INn) to be muxed to XBARA_OUT101 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x66" size="2" name="XBARA_SEL51" access="Read/Write" description="Crossbar A Select Register 51" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL102" description="Input (XBARA_INn) to be muxed to XBARA_OUT102 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL103" description="Input (XBARA_INn) to be muxed to XBARA_OUT103 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x68" size="2" name="XBARA_SEL52" access="Read/Write" description="Crossbar A Select Register 52" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL104" description="Input (XBARA_INn) to be muxed to XBARA_OUT104 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL105" description="Input (XBARA_INn) to be muxed to XBARA_OUT105 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x6A" size="2" name="XBARA_SEL53" access="Read/Write" description="Crossbar A Select Register 53" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL106" description="Input (XBARA_INn) to be muxed to XBARA_OUT106 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL107" description="Input (XBARA_INn) to be muxed to XBARA_OUT107 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x6C" size="2" name="XBARA_SEL54" access="Read/Write" description="Crossbar A Select Register 54" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL108" description="Input (XBARA_INn) to be muxed to XBARA_OUT108 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL109" description="Input (XBARA_INn) to be muxed to XBARA_OUT109 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x6E" size="2" name="XBARA_SEL55" access="Read/Write" description="Crossbar A Select Register 55" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL110" description="Input (XBARA_INn) to be muxed to XBARA_OUT110 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL111" description="Input (XBARA_INn) to be muxed to XBARA_OUT111 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x70" size="2" name="XBARA_SEL56" access="Read/Write" description="Crossbar A Select Register 56" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL112" description="Input (XBARA_INn) to be muxed to XBARA_OUT112 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL113" description="Input (XBARA_INn) to be muxed to XBARA_OUT113 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x72" size="2" name="XBARA_SEL57" access="Read/Write" description="Crossbar A Select Register 57" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL114" description="Input (XBARA_INn) to be muxed to XBARA_OUT114 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL115" description="Input (XBARA_INn) to be muxed to XBARA_OUT115 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x74" size="2" name="XBARA_SEL58" access="Read/Write" description="Crossbar A Select Register 58" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL116" description="Input (XBARA_INn) to be muxed to XBARA_OUT116 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL117" description="Input (XBARA_INn) to be muxed to XBARA_OUT117 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x76" size="2" name="XBARA_SEL59" access="Read/Write" description="Crossbar A Select Register 59" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL118" description="Input (XBARA_INn) to be muxed to XBARA_OUT118 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL119" description="Input (XBARA_INn) to be muxed to XBARA_OUT119 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x78" size="2" name="XBARA_SEL60" access="Read/Write" description="Crossbar A Select Register 60" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL120" description="Input (XBARA_INn) to be muxed to XBARA_OUT120 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL121" description="Input (XBARA_INn) to be muxed to XBARA_OUT121 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x7A" size="2" name="XBARA_SEL61" access="Read/Write" description="Crossbar A Select Register 61" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL122" description="Input (XBARA_INn) to be muxed to XBARA_OUT122 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL123" description="Input (XBARA_INn) to be muxed to XBARA_OUT123 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x7C" size="2" name="XBARA_SEL62" access="Read/Write" description="Crossbar A Select Register 62" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL124" description="Input (XBARA_INn) to be muxed to XBARA_OUT124 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL125" description="Input (XBARA_INn) to be muxed to XBARA_OUT125 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x7E" size="2" name="XBARA_SEL63" access="Read/Write" description="Crossbar A Select Register 63" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL126" description="Input (XBARA_INn) to be muxed to XBARA_OUT126 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL127" description="Input (XBARA_INn) to be muxed to XBARA_OUT127 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x80" size="2" name="XBARA_SEL64" access="Read/Write" description="Crossbar A Select Register 64" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL128" description="Input (XBARA_INn) to be muxed to XBARA_OUT128 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL129" description="Input (XBARA_INn) to be muxed to XBARA_OUT129 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x82" size="2" name="XBARA_SEL65" access="Read/Write" description="Crossbar A Select Register 65" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="7" name="SEL130" description="Input (XBARA_INn) to be muxed to XBARA_OUT130 (refer to Functional Description section for input/output assignment)" />
      <BitField start="8" size="7" name="SEL131" description="Input (XBARA_INn) to be muxed to XBARA_OUT131 (refer to Functional Description section for input/output assignment)" />
    </Register>
    <Register start="+0x84" size="2" name="XBARA_CTRL0" access="Read/Write" description="Crossbar A Control Register 0" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="DEN0" description="DMA Enable for XBAR_OUT0">
        <Enum name="DEN0_0" start="0" description="DMA disabled" />
        <Enum name="DEN0_1" start="0x1" description="DMA enabled" />
      </BitField>
      <BitField start="1" size="1" name="IEN0" description="Interrupt Enable for XBAR_OUT0">
        <Enum name="IEN0_0" start="0" description="Interrupt disabled" />
        <Enum name="IEN0_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="2" name="EDGE0" description="Active edge for edge detection on XBAR_OUT0">
        <Enum name="EDGE0_0" start="0" description="STS0 never asserts" />
        <Enum name="EDGE0_1" start="0x1" description="STS0 asserts on rising edges of XBAR_OUT0" />
        <Enum name="EDGE0_2" start="0x2" description="STS0 asserts on falling edges of XBAR_OUT0" />
        <Enum name="EDGE0_3" start="0x3" description="STS0 asserts on rising and falling edges of XBAR_OUT0" />
      </BitField>
      <BitField start="4" size="1" name="STS0" description="Edge detection status for XBAR_OUT0">
        <Enum name="STS0_0" start="0" description="Active edge not yet detected on XBAR_OUT0" />
        <Enum name="STS0_1" start="0x1" description="Active edge detected on XBAR_OUT0" />
      </BitField>
      <BitField start="8" size="1" name="DEN1" description="DMA Enable for XBAR_OUT1">
        <Enum name="DEN1_0" start="0" description="DMA disabled" />
        <Enum name="DEN1_1" start="0x1" description="DMA enabled" />
      </BitField>
      <BitField start="9" size="1" name="IEN1" description="Interrupt Enable for XBAR_OUT1">
        <Enum name="IEN1_0" start="0" description="Interrupt disabled" />
        <Enum name="IEN1_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="2" name="EDGE1" description="Active edge for edge detection on XBAR_OUT1">
        <Enum name="EDGE1_0" start="0" description="STS1 never asserts" />
        <Enum name="EDGE1_1" start="0x1" description="STS1 asserts on rising edges of XBAR_OUT1" />
        <Enum name="EDGE1_2" start="0x2" description="STS1 asserts on falling edges of XBAR_OUT1" />
        <Enum name="EDGE1_3" start="0x3" description="STS1 asserts on rising and falling edges of XBAR_OUT1" />
      </BitField>
      <BitField start="12" size="1" name="STS1" description="Edge detection status for XBAR_OUT1">
        <Enum name="STS1_0" start="0" description="Active edge not yet detected on XBAR_OUT1" />
        <Enum name="STS1_1" start="0x1" description="Active edge detected on XBAR_OUT1" />
      </BitField>
    </Register>
    <Register start="+0x86" size="2" name="XBARA_CTRL1" access="Read/Write" description="Crossbar A Control Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="DEN2" description="DMA Enable for XBAR_OUT2">
        <Enum name="DEN2_0" start="0" description="DMA disabled" />
        <Enum name="DEN2_1" start="0x1" description="DMA enabled" />
      </BitField>
      <BitField start="1" size="1" name="IEN2" description="Interrupt Enable for XBAR_OUT2">
        <Enum name="IEN2_0" start="0" description="Interrupt disabled" />
        <Enum name="IEN2_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="2" name="EDGE2" description="Active edge for edge detection on XBAR_OUT2">
        <Enum name="EDGE2_0" start="0" description="STS2 never asserts" />
        <Enum name="EDGE2_1" start="0x1" description="STS2 asserts on rising edges of XBAR_OUT2" />
        <Enum name="EDGE2_2" start="0x2" description="STS2 asserts on falling edges of XBAR_OUT2" />
        <Enum name="EDGE2_3" start="0x3" description="STS2 asserts on rising and falling edges of XBAR_OUT2" />
      </BitField>
      <BitField start="4" size="1" name="STS2" description="Edge detection status for XBAR_OUT2">
        <Enum name="STS2_0" start="0" description="Active edge not yet detected on XBAR_OUT2" />
        <Enum name="STS2_1" start="0x1" description="Active edge detected on XBAR_OUT2" />
      </BitField>
      <BitField start="8" size="1" name="DEN3" description="DMA Enable for XBAR_OUT3">
        <Enum name="DEN3_0" start="0" description="DMA disabled" />
        <Enum name="DEN3_1" start="0x1" description="DMA enabled" />
      </BitField>
      <BitField start="9" size="1" name="IEN3" description="Interrupt Enable for XBAR_OUT3">
        <Enum name="IEN3_0" start="0" description="Interrupt disabled" />
        <Enum name="IEN3_1" start="0x1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="2" name="EDGE3" description="Active edge for edge detection on XBAR_OUT3">
        <Enum name="EDGE3_0" start="0" description="STS3 never asserts" />
        <Enum name="EDGE3_1" start="0x1" description="STS3 asserts on rising edges of XBAR_OUT3" />
        <Enum name="EDGE3_2" start="0x2" description="STS3 asserts on falling edges of XBAR_OUT3" />
        <Enum name="EDGE3_3" start="0x3" description="STS3 asserts on rising and falling edges of XBAR_OUT3" />
      </BitField>
      <BitField start="12" size="1" name="STS3" description="Edge detection status for XBAR_OUT3">
        <Enum name="STS3_0" start="0" description="Active edge not yet detected on XBAR_OUT3" />
        <Enum name="STS3_1" start="0x1" description="Active edge detected on XBAR_OUT3" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLEXSPI" start="0x400A0000" description="FlexSPI">
    <Register start="+0" size="4" name="MCR0" access="Read/Write" description="Module Control Register 0" reset_value="0xFFFF80C2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWRESET" description="Software Reset" />
      <BitField start="1" size="1" name="MDIS" description="Module Disable" />
      <BitField start="4" size="2" name="RXCLKSRC" description="Sample Clock source selection for Flash Reading">
        <Enum name="RXCLKSRC_0" start="0" description="Dummy Read strobe generated by FlexSPI Controller and loopback internally." />
        <Enum name="RXCLKSRC_1" start="0x1" description="Dummy Read strobe generated by FlexSPI Controller and loopback from DQS pad." />
        <Enum name="RXCLKSRC_3" start="0x3" description="Flash provided Read strobe and input from DQS pad" />
      </BitField>
      <BitField start="6" size="1" name="ARDFEN" description="Enable AHB bus Read Access to IP RX FIFO.">
        <Enum name="ARDFEN_0" start="0" description="IP RX FIFO should be read by IP Bus. AHB Bus read access to IP RX FIFO memory space will get bus error response." />
        <Enum name="ARDFEN_1" start="0x1" description="IP RX FIFO should be read by AHB Bus. IP Bus read access to IP RX FIFO memory space will always return data zero but no bus error response." />
      </BitField>
      <BitField start="7" size="1" name="ATDFEN" description="Enable AHB bus Write Access to IP TX FIFO.">
        <Enum name="ATDFEN_0" start="0" description="IP TX FIFO should be written by IP Bus. AHB Bus write access to IP TX FIFO memory space will get bus error response." />
        <Enum name="ATDFEN_1" start="0x1" description="IP TX FIFO should be written by AHB Bus. IP Bus write access to IP TX FIFO memory space will be ignored but no bus error response." />
      </BitField>
      <BitField start="8" size="3" name="SERCLKDIV" description="The serial root clock could be divided inside FlexSPI . Refer Clocks chapter for more details on clocking.">
        <Enum name="SERCLKDIV_0" start="0" description="Divided by 1" />
        <Enum name="SERCLKDIV_1" start="0x1" description="Divided by 2" />
        <Enum name="SERCLKDIV_2" start="0x2" description="Divided by 3" />
        <Enum name="SERCLKDIV_3" start="0x3" description="Divided by 4" />
        <Enum name="SERCLKDIV_4" start="0x4" description="Divided by 5" />
        <Enum name="SERCLKDIV_5" start="0x5" description="Divided by 6" />
        <Enum name="SERCLKDIV_6" start="0x6" description="Divided by 7" />
        <Enum name="SERCLKDIV_7" start="0x7" description="Divided by 8" />
      </BitField>
      <BitField start="11" size="1" name="HSEN" description="Half Speed Serial Flash access Enable.">
        <Enum name="HSEN_0" start="0" description="Disable divide by 2 of serial flash clock for half speed commands." />
        <Enum name="HSEN_1" start="0x1" description="Enable divide by 2 of serial flash clock for half speed commands." />
      </BitField>
      <BitField start="12" size="1" name="DOZEEN" description="Doze mode enable bit">
        <Enum name="DOZEEN_0" start="0" description="Doze mode support disabled. AHB clock and serial clock will not be gated off when there is doze mode request from system." />
        <Enum name="DOZEEN_1" start="0x1" description="Doze mode support enabled. AHB clock and serial clock will be gated off when there is doze mode request from system." />
      </BitField>
      <BitField start="13" size="1" name="COMBINATIONEN" description="This bit is to support Flash Octal mode access by combining Port A and B Data pins (A_DATA[3:0] and B_DATA[3:0]).">
        <Enum name="COMBINATIONEN_0" start="0" description="Disable." />
        <Enum name="COMBINATIONEN_1" start="0x1" description="Enable." />
      </BitField>
      <BitField start="14" size="1" name="SCKFREERUNEN" description="This bit is used to force SCLK output free-running. For FPGA applications, external device may use SCLK as reference clock to its internal PLL. If SCLK free-running is enabled, data sampling with loopback clock from SCLK pad is not supported (MCR0[RXCLKSRC]=2).">
        <Enum name="SCKFREERUNEN_0" start="0" description="Disable." />
        <Enum name="SCKFREERUNEN_1" start="0x1" description="Enable." />
      </BitField>
      <BitField start="16" size="8" name="IPGRANTWAIT" description="Time out wait cycle for IP command grant." />
      <BitField start="24" size="8" name="AHBGRANTWAIT" description="Timeout wait cycle for AHB command grant." />
    </Register>
    <Register start="+0x4" size="4" name="MCR1" access="Read/Write" description="Module Control Register 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="AHBBUSWAIT" description="AHB Read/Write access to Serial Flash Memory space will timeout if not data received from Flash or data not transmitted after AHBBUSWAIT * 1024 ahb clock cycles, AHB Bus will get an error response" />
      <BitField start="16" size="16" name="SEQWAIT" description="Command Sequence Execution will timeout and abort after SEQWAIT * 1024 Serial Root Clock cycles" />
    </Register>
    <Register start="+0x8" size="4" name="MCR2" access="Read/Write" description="Module Control Register 2" reset_value="0x200081F7" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="CLRAHBBUFOPT" description="This bit determines whether AHB RX Buffer and AHB TX Buffer will be cleaned automatically when FlexSPI returns STOP mode ACK. Software should set this bit if AHB RX Buffer or AHB TX Buffer will be powered off in STOP mode. Otherwise AHB read access after exiting STOP mode may hit AHB RX Buffer or AHB TX Buffer but their data entries are invalid.">
        <Enum name="CLRAHBBUFOPT_0" start="0" description="AHB RX/TX Buffer will not be cleaned automatically when FlexSPI return Stop mode ACK." />
        <Enum name="CLRAHBBUFOPT_1" start="0x1" description="AHB RX/TX Buffer will be cleaned automatically when FlexSPI return Stop mode ACK." />
      </BitField>
      <BitField start="14" size="1" name="CLRLEARNPHASE" description="The sampling clock phase selection will be reset to phase 0 when this bit is written with 0x1. This bit will be auto-cleared immediately." />
      <BitField start="15" size="1" name="SAMEDEVICEEN" description="All external devices are same devices (both in types and size) for A1/A2/B1/B2.">
        <Enum name="SAMEDEVICEEN_0" start="0" description="In Individual mode, FLSHA1CRx/FLSHA2CRx/FLSHB1CRx/FLSHB2CRx register setting will be applied to Flash A1/A2/B1/B2 separately. In Parallel mode, FLSHA1CRx register setting will be applied to Flash A1 and B1, FLSHA2CRx register setting will be applied to Flash A2 and B2. FLSHB1CRx/FLSHB2CRx register settings will be ignored." />
        <Enum name="SAMEDEVICEEN_1" start="0x1" description="FLSHA1CR0/FLSHA1CR1/FLSHA1CR2 register settings will be applied to Flash A1/A2/B1/B2. FLSHA2CRx/FLSHB1CRx/FLSHB2CRx will be ignored." />
      </BitField>
      <BitField start="19" size="1" name="SCKBDIFFOPT" description="B_SCLK pad can be used as A_SCLK differential clock output (inverted clock to A_SCLK). In this case, port B flash access is not available. After changing the value of this field, MCR0[SWRESET] should be set.">
        <Enum name="SCKBDIFFOPT_0" start="0" description="B_SCLK pad is used as port B SCLK clock output. Port B flash access is available." />
        <Enum name="SCKBDIFFOPT_1" start="0x1" description="B_SCLK pad is used as port A SCLK inverted clock output (Differential clock to A_SCLK). Port B flash access is not available." />
      </BitField>
      <BitField start="24" size="8" name="RESUMEWAIT" description="Wait cycle (in AHB clock cycle) for idle state before suspended command sequence resumed." />
    </Register>
    <Register start="+0xC" size="4" name="AHBCR" access="Read/Write" description="AHB Bus Control Register" reset_value="0x18" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="APAREN" description="Parallel mode enabled for AHB triggered Command (both read and write) .">
        <Enum name="APAREN_0" start="0" description="Flash will be accessed in Individual mode." />
        <Enum name="APAREN_1" start="0x1" description="Flash will be accessed in Parallel mode." />
      </BitField>
      <BitField start="1" size="1" name="CLRAHBRXBUF" description="Clear the status/pointers of AHB RX Buffer. Auto-cleared." />
      <BitField start="2" size="1" name="CLRAHBTXBUF" description="Clear the status/pointers of AHB TX Buffer. Auto-cleared." />
      <BitField start="3" size="1" name="CACHABLEEN" description="Enable AHB bus cachable read access support.">
        <Enum name="CACHABLEEN_0" start="0" description="Disabled. When there is AHB bus cachable read access, FlexSPI will not check whether it hit AHB TX Buffer." />
        <Enum name="CACHABLEEN_1" start="0x1" description="Enabled. When there is AHB bus cachable read access, FlexSPI will check whether it hit AHB TX Buffer first." />
      </BitField>
      <BitField start="4" size="1" name="BUFFERABLEEN" description="Enable AHB bus bufferable write access support. This field affects the last beat of AHB write access, refer for more details about AHB bufferable write.">
        <Enum name="BUFFERABLEEN_0" start="0" description="Disabled. For all AHB write access (no matter bufferable or non-bufferable ), FlexSPI will return AHB Bus ready after all data is transmitted to External device and AHB command finished." />
        <Enum name="BUFFERABLEEN_1" start="0x1" description="Enabled. For AHB bufferable write access, FlexSPI will return AHB Bus ready when the AHB command is granted by arbitrator and will not wait for AHB command finished." />
      </BitField>
      <BitField start="5" size="1" name="PREFETCHEN" description="AHB Read Prefetch Enable." />
      <BitField start="6" size="1" name="READADDROPT" description="AHB Read Address option bit. This option bit is intend to remove AHB burst start address alignment limitation.">
        <Enum name="READADDROPT_0" start="0" description="There is AHB read burst start address alignment limitation when flash is accessed in parallel mode or flash is wordaddressable." />
        <Enum name="READADDROPT_1" start="0x1" description="There is no AHB read burst start address alignment limitation. FlexSPI will fetch more data than AHB burst required to meet the alignment requirement." />
      </BitField>
      <BitField start="10" size="1" name="READSZALIGN" description="AHB Read Size Alignment">
        <Enum name="READSZALIGN_0" start="0" description="AHB read size will be decided by other register setting like PREFETCH_EN,OTFAD_EN..." />
        <Enum name="READSZALIGN_1" start="0x1" description="AHB read size to up size to 8 bytes aligned, no prefetching" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="INTEN" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IPCMDDONEEN" description="IP triggered Command Sequences Execution finished interrupt enable." />
      <BitField start="1" size="1" name="IPCMDGEEN" description="IP triggered Command Sequences Grant Timeout interrupt enable." />
      <BitField start="2" size="1" name="AHBCMDGEEN" description="AHB triggered Command Sequences Grant Timeout interrupt enable." />
      <BitField start="3" size="1" name="IPCMDERREN" description="IP triggered Command Sequences Error Detected interrupt enable." />
      <BitField start="4" size="1" name="AHBCMDERREN" description="AHB triggered Command Sequences Error Detected interrupt enable." />
      <BitField start="5" size="1" name="IPRXWAEN" description="IP RX FIFO WaterMark available interrupt enable." />
      <BitField start="6" size="1" name="IPTXWEEN" description="IP TX FIFO WaterMark empty interrupt enable." />
      <BitField start="8" size="1" name="SCKSTOPBYRDEN" description="SCLK is stopped during command sequence because Async RX FIFO full interrupt enable." />
      <BitField start="9" size="1" name="SCKSTOPBYWREN" description="SCLK is stopped during command sequence because Async TX FIFO empty interrupt enable." />
      <BitField start="10" size="1" name="AHBBUSERROREN" description="AHB Bus error interrupt enable.Refer Interrupts chapter for more details." />
      <BitField start="11" size="1" name="SEQTIMEOUTEN" description="Sequence execution timeout interrupt enable.Refer Interrupts chapter for more details." />
      <BitField start="12" size="1" name="KEYDONEEN" description="OTFAD key blob processing done interrupt enable.Refer Interrupts chapter for more details." />
      <BitField start="13" size="1" name="KEYERROREN" description="OTFAD key blob processing error interrupt enable.Refer Interrupts chapter for more details." />
    </Register>
    <Register start="+0x14" size="4" name="INTR" access="Read/Write" description="Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IPCMDDONE" description="IP triggered Command Sequences Execution finished interrupt. This interrupt is also generated when there is IPCMDGE or IPCMDERR interrupt generated." />
      <BitField start="1" size="1" name="IPCMDGE" description="IP triggered Command Sequences Grant Timeout interrupt." />
      <BitField start="2" size="1" name="AHBCMDGE" description="AHB triggered Command Sequences Grant Timeout interrupt." />
      <BitField start="3" size="1" name="IPCMDERR" description="IP triggered Command Sequences Error Detected interrupt. When an error detected for IP command, this command will be ignored and not executed at all." />
      <BitField start="4" size="1" name="AHBCMDERR" description="AHB triggered Command Sequences Error Detected interrupt. When an error detected for AHB command, this command will be ignored and not executed at all." />
      <BitField start="5" size="1" name="IPRXWA" description="IP RX FIFO watermark available interrupt." />
      <BitField start="6" size="1" name="IPTXWE" description="IP TX FIFO watermark empty interrupt." />
      <BitField start="8" size="1" name="SCKSTOPBYRD" description="SCLK is stopped during command sequence because Async RX FIFO full interrupt." />
      <BitField start="9" size="1" name="SCKSTOPBYWR" description="SCLK is stopped during command sequence because Async TX FIFO empty interrupt." />
      <BitField start="10" size="1" name="AHBBUSERROR" description="AHB Bus timeout or AHB bus illegal access Flash during OTFAD key blob processing interrupt." />
      <BitField start="11" size="1" name="SEQTIMEOUT" description="Sequence execution timeout interrupt." />
      <BitField start="12" size="1" name="KEYDONE" description="OTFAD key blob processing done interrupt." />
      <BitField start="13" size="1" name="KEYERROR" description="OTFAD key blob processing error interrupt." />
    </Register>
    <Register start="+0x18" size="4" name="LUTKEY" access="Read/Write" description="LUT Key Register" reset_value="0x5AF05AF0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="The Key to lock or unlock LUT." />
    </Register>
    <Register start="+0x1C" size="4" name="LUTCR" access="Read/Write" description="LUT Control Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK" description="Lock LUT" />
      <BitField start="1" size="1" name="UNLOCK" description="Unlock LUT" />
    </Register>
    <Register start="+0x20" size="4" name="AHBRXBUF0CR0" access="Read/Write" description="AHB RX Buffer 0 Control Register 0" reset_value="0x80000020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BUFSZ" description="AHB RX Buffer Size in 64 bits." />
      <BitField start="16" size="4" name="MSTRID" description="This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)." />
      <BitField start="24" size="2" name="PRIORITY" description="This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest." />
      <BitField start="31" size="1" name="PREFETCHEN" description="AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master." />
    </Register>
    <Register start="+0x24" size="4" name="AHBRXBUF1CR0" access="Read/Write" description="AHB RX Buffer 1 Control Register 0" reset_value="0x80010020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BUFSZ" description="AHB RX Buffer Size in 64 bits." />
      <BitField start="16" size="4" name="MSTRID" description="This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)." />
      <BitField start="24" size="2" name="PRIORITY" description="This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest." />
      <BitField start="31" size="1" name="PREFETCHEN" description="AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master." />
    </Register>
    <Register start="+0x28" size="4" name="AHBRXBUF2CR0" access="Read/Write" description="AHB RX Buffer 2 Control Register 0" reset_value="0x80020020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BUFSZ" description="AHB RX Buffer Size in 64 bits." />
      <BitField start="16" size="4" name="MSTRID" description="This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)." />
      <BitField start="24" size="2" name="PRIORITY" description="This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest." />
      <BitField start="31" size="1" name="PREFETCHEN" description="AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master." />
    </Register>
    <Register start="+0x2C" size="4" name="AHBRXBUF3CR0" access="Read/Write" description="AHB RX Buffer 3 Control Register 0" reset_value="0x80030020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BUFSZ" description="AHB RX Buffer Size in 64 bits." />
      <BitField start="16" size="4" name="MSTRID" description="This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID)." />
      <BitField start="24" size="2" name="PRIORITY" description="This priority for AHB Master Read which this AHB RX Buffer is assigned. 7 is the highest priority, 0 the lowest." />
      <BitField start="31" size="1" name="PREFETCHEN" description="AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master." />
    </Register>
    <Register start="+0x60" size="4" name="FLSHA1CR0" access="Read/Write" description="Flash Control Register 0" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="FLSHSZ" description="Flash Size in KByte." />
    </Register>
    <Register start="+0x64" size="4" name="FLSHA2CR0" access="Read/Write" description="Flash Control Register 0" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="FLSHSZ" description="Flash Size in KByte." />
    </Register>
    <Register start="+0x68" size="4" name="FLSHB1CR0" access="Read/Write" description="Flash Control Register 0" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="FLSHSZ" description="Flash Size in KByte." />
    </Register>
    <Register start="+0x6C" size="4" name="FLSHB2CR0" access="Read/Write" description="Flash Control Register 0" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="23" name="FLSHSZ" description="Flash Size in KByte." />
    </Register>
    <Register start="+0x70+0" size="4" name="FLSHCR1A1" access="Read/Write" description="Flash Control Register 1" reset_value="0x63" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TCSS" description="Serial Flash CS setup time." />
      <BitField start="5" size="5" name="TCSH" description="Serial Flash CS Hold time." />
      <BitField start="10" size="1" name="WA" description="Word Addressable." />
      <BitField start="11" size="4" name="CAS" description="Column Address Size." />
      <BitField start="15" size="1" name="CSINTERVALUNIT" description="CS interval unit">
        <Enum name="CSINTERVALUNIT_0" start="0" description="The CS interval unit is 1 serial clock cycle" />
        <Enum name="CSINTERVALUNIT_1" start="0x1" description="The CS interval unit is 256 serial clock cycle" />
      </BitField>
      <BitField start="16" size="16" name="CSINTERVAL" description="This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0." />
    </Register>
    <Register start="+0x70+4" size="4" name="FLSHCR1A2" access="Read/Write" description="Flash Control Register 1" reset_value="0x63" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TCSS" description="Serial Flash CS setup time." />
      <BitField start="5" size="5" name="TCSH" description="Serial Flash CS Hold time." />
      <BitField start="10" size="1" name="WA" description="Word Addressable." />
      <BitField start="11" size="4" name="CAS" description="Column Address Size." />
      <BitField start="15" size="1" name="CSINTERVALUNIT" description="CS interval unit">
        <Enum name="CSINTERVALUNIT_0" start="0" description="The CS interval unit is 1 serial clock cycle" />
        <Enum name="CSINTERVALUNIT_1" start="0x1" description="The CS interval unit is 256 serial clock cycle" />
      </BitField>
      <BitField start="16" size="16" name="CSINTERVAL" description="This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0." />
    </Register>
    <Register start="+0x70+8" size="4" name="FLSHCR1B1" access="Read/Write" description="Flash Control Register 1" reset_value="0x63" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TCSS" description="Serial Flash CS setup time." />
      <BitField start="5" size="5" name="TCSH" description="Serial Flash CS Hold time." />
      <BitField start="10" size="1" name="WA" description="Word Addressable." />
      <BitField start="11" size="4" name="CAS" description="Column Address Size." />
      <BitField start="15" size="1" name="CSINTERVALUNIT" description="CS interval unit">
        <Enum name="CSINTERVALUNIT_0" start="0" description="The CS interval unit is 1 serial clock cycle" />
        <Enum name="CSINTERVALUNIT_1" start="0x1" description="The CS interval unit is 256 serial clock cycle" />
      </BitField>
      <BitField start="16" size="16" name="CSINTERVAL" description="This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0." />
    </Register>
    <Register start="+0x70+12" size="4" name="FLSHCR1B2" access="Read/Write" description="Flash Control Register 1" reset_value="0x63" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TCSS" description="Serial Flash CS setup time." />
      <BitField start="5" size="5" name="TCSH" description="Serial Flash CS Hold time." />
      <BitField start="10" size="1" name="WA" description="Word Addressable." />
      <BitField start="11" size="4" name="CAS" description="Column Address Size." />
      <BitField start="15" size="1" name="CSINTERVALUNIT" description="CS interval unit">
        <Enum name="CSINTERVALUNIT_0" start="0" description="The CS interval unit is 1 serial clock cycle" />
        <Enum name="CSINTERVALUNIT_1" start="0x1" description="The CS interval unit is 256 serial clock cycle" />
      </BitField>
      <BitField start="16" size="16" name="CSINTERVAL" description="This field is used to set the minimum interval between flash device Chip selection deassertion and flash device Chip selection assertion. If external flash has a limitation on the interval between command sequences, this field should be set accordingly. If there is no limitation, set this field with value 0x0." />
    </Register>
    <Register start="+0x80+0" size="4" name="FLSHCR2A1" access="Read/Write" description="Flash Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ARDSEQID" description="Sequence Index for AHB Read triggered Command in LUT." />
      <BitField start="5" size="3" name="ARDSEQNUM" description="Sequence Number for AHB Read triggered Command in LUT." />
      <BitField start="8" size="4" name="AWRSEQID" description="Sequence Index for AHB Write triggered Command." />
      <BitField start="13" size="3" name="AWRSEQNUM" description="Sequence Number for AHB Write triggered Command." />
      <BitField start="16" size="12" name="AWRWAIT" description="For certain devices (such as FPGA), it need some time to write data into internal memory after the command sequences finished on FlexSPI interface" />
      <BitField start="28" size="3" name="AWRWAITUNIT" description="AWRWAIT unit">
        <Enum name="AWRWAITUNIT_0" start="0" description="The AWRWAIT unit is 2 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_1" start="0x1" description="The AWRWAIT unit is 8 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_2" start="0x2" description="The AWRWAIT unit is 32 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_3" start="0x3" description="The AWRWAIT unit is 128 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_4" start="0x4" description="The AWRWAIT unit is 512 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_5" start="0x5" description="The AWRWAIT unit is 2048 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_6" start="0x6" description="The AWRWAIT unit is 8192 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_7" start="0x7" description="The AWRWAIT unit is 32768 ahb clock cycle" />
      </BitField>
      <BitField start="31" size="1" name="CLRINSTRPTR" description="Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details." />
    </Register>
    <Register start="+0x80+4" size="4" name="FLSHCR2A2" access="Read/Write" description="Flash Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ARDSEQID" description="Sequence Index for AHB Read triggered Command in LUT." />
      <BitField start="5" size="3" name="ARDSEQNUM" description="Sequence Number for AHB Read triggered Command in LUT." />
      <BitField start="8" size="4" name="AWRSEQID" description="Sequence Index for AHB Write triggered Command." />
      <BitField start="13" size="3" name="AWRSEQNUM" description="Sequence Number for AHB Write triggered Command." />
      <BitField start="16" size="12" name="AWRWAIT" description="For certain devices (such as FPGA), it need some time to write data into internal memory after the command sequences finished on FlexSPI interface" />
      <BitField start="28" size="3" name="AWRWAITUNIT" description="AWRWAIT unit">
        <Enum name="AWRWAITUNIT_0" start="0" description="The AWRWAIT unit is 2 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_1" start="0x1" description="The AWRWAIT unit is 8 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_2" start="0x2" description="The AWRWAIT unit is 32 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_3" start="0x3" description="The AWRWAIT unit is 128 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_4" start="0x4" description="The AWRWAIT unit is 512 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_5" start="0x5" description="The AWRWAIT unit is 2048 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_6" start="0x6" description="The AWRWAIT unit is 8192 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_7" start="0x7" description="The AWRWAIT unit is 32768 ahb clock cycle" />
      </BitField>
      <BitField start="31" size="1" name="CLRINSTRPTR" description="Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details." />
    </Register>
    <Register start="+0x80+8" size="4" name="FLSHCR2B1" access="Read/Write" description="Flash Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ARDSEQID" description="Sequence Index for AHB Read triggered Command in LUT." />
      <BitField start="5" size="3" name="ARDSEQNUM" description="Sequence Number for AHB Read triggered Command in LUT." />
      <BitField start="8" size="4" name="AWRSEQID" description="Sequence Index for AHB Write triggered Command." />
      <BitField start="13" size="3" name="AWRSEQNUM" description="Sequence Number for AHB Write triggered Command." />
      <BitField start="16" size="12" name="AWRWAIT" description="For certain devices (such as FPGA), it need some time to write data into internal memory after the command sequences finished on FlexSPI interface" />
      <BitField start="28" size="3" name="AWRWAITUNIT" description="AWRWAIT unit">
        <Enum name="AWRWAITUNIT_0" start="0" description="The AWRWAIT unit is 2 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_1" start="0x1" description="The AWRWAIT unit is 8 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_2" start="0x2" description="The AWRWAIT unit is 32 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_3" start="0x3" description="The AWRWAIT unit is 128 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_4" start="0x4" description="The AWRWAIT unit is 512 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_5" start="0x5" description="The AWRWAIT unit is 2048 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_6" start="0x6" description="The AWRWAIT unit is 8192 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_7" start="0x7" description="The AWRWAIT unit is 32768 ahb clock cycle" />
      </BitField>
      <BitField start="31" size="1" name="CLRINSTRPTR" description="Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details." />
    </Register>
    <Register start="+0x80+12" size="4" name="FLSHCR2B2" access="Read/Write" description="Flash Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ARDSEQID" description="Sequence Index for AHB Read triggered Command in LUT." />
      <BitField start="5" size="3" name="ARDSEQNUM" description="Sequence Number for AHB Read triggered Command in LUT." />
      <BitField start="8" size="4" name="AWRSEQID" description="Sequence Index for AHB Write triggered Command." />
      <BitField start="13" size="3" name="AWRSEQNUM" description="Sequence Number for AHB Write triggered Command." />
      <BitField start="16" size="12" name="AWRWAIT" description="For certain devices (such as FPGA), it need some time to write data into internal memory after the command sequences finished on FlexSPI interface" />
      <BitField start="28" size="3" name="AWRWAITUNIT" description="AWRWAIT unit">
        <Enum name="AWRWAITUNIT_0" start="0" description="The AWRWAIT unit is 2 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_1" start="0x1" description="The AWRWAIT unit is 8 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_2" start="0x2" description="The AWRWAIT unit is 32 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_3" start="0x3" description="The AWRWAIT unit is 128 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_4" start="0x4" description="The AWRWAIT unit is 512 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_5" start="0x5" description="The AWRWAIT unit is 2048 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_6" start="0x6" description="The AWRWAIT unit is 8192 ahb clock cycle" />
        <Enum name="AWRWAITUNIT_7" start="0x7" description="The AWRWAIT unit is 32768 ahb clock cycle" />
      </BitField>
      <BitField start="31" size="1" name="CLRINSTRPTR" description="Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. Refer Programmable Sequence Engine for details." />
    </Register>
    <Register start="+0x94" size="4" name="FLSHCR4" access="Read/Write" description="Flash Control Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WMOPT1" description="Write mask option bit 1. This option bit could be used to remove AHB write burst start address alignment limitation.">
        <Enum name="WMOPT1_0" start="0" description="DQS pin will be used as Write Mask when writing to external device. There is no limitation on AHB write burst start address alignment when flash is accessed in individual mode." />
        <Enum name="WMOPT1_1" start="0x1" description="DQS pin will not be used as Write Mask when writing to external device. There is limitation on AHB write burst start address alignment when flash is accessed in individual mode." />
      </BitField>
      <BitField start="2" size="1" name="WMENA" description="Write mask enable bit for flash device on port A. When write mask function is needed for memory device on port A, this bit must be set.">
        <Enum name="WMENA_0" start="0" description="Write mask is disabled, DQS(RWDS) pin will be un-driven when writing to external device." />
        <Enum name="WMENA_1" start="0x1" description="Write mask is enabled, DQS(RWDS) pin will be driven by FlexSPI as write mask output when writing to external device." />
      </BitField>
      <BitField start="3" size="1" name="WMENB" description="Write mask enable bit for flash device on port B. When write mask function is needed for memory device on port B, this bit must be set.">
        <Enum name="WMENB_0" start="0" description="Write mask is disabled, DQS(RWDS) pin will be un-driven when writing to external device." />
        <Enum name="WMENB_1" start="0x1" description="Write mask is enabled, DQS(RWDS) pin will be driven by FlexSPI as write mask output when writing to external device." />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="IPCR0" access="Read/Write" description="IP Control Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SFAR" description="Serial Flash Address for IP command." />
    </Register>
    <Register start="+0xA4" size="4" name="IPCR1" access="Read/Write" description="IP Control Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IDATSZ" description="Flash Read/Program Data Size (in Bytes) for IP command." />
      <BitField start="16" size="4" name="ISEQID" description="Sequence Index in LUT for IP command." />
      <BitField start="24" size="3" name="ISEQNUM" description="Sequence Number for IP command: ISEQNUM+1." />
      <BitField start="31" size="1" name="IPAREN" description="Parallel mode Enabled for IP command.">
        <Enum name="IPAREN_0" start="0" description="Flash will be accessed in Individual mode." />
        <Enum name="IPAREN_1" start="0x1" description="Flash will be accessed in Parallel mode." />
      </BitField>
    </Register>
    <Register start="+0xB0" size="4" name="IPCMD" access="Read/Write" description="IP Command Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRG" description="Setting this bit will trigger an IP Command." />
    </Register>
    <Register start="+0xB8" size="4" name="IPRXFCR" access="Read/Write" description="IP RX FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLRIPRXF" description="Clear all valid data entries in IP RX FIFO." />
      <BitField start="1" size="1" name="RXDMAEN" description="IP RX FIFO reading by DMA enabled.">
        <Enum name="RXDMAEN_0" start="0" description="IP RX FIFO would be read by processor." />
        <Enum name="RXDMAEN_1" start="0x1" description="IP RX FIFO would be read by DMA." />
      </BitField>
      <BitField start="2" size="4" name="RXWMRK" description="Watermark level is (RXWMRK+1)*64 Bits." />
    </Register>
    <Register start="+0xBC" size="4" name="IPTXFCR" access="Read/Write" description="IP TX FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLRIPTXF" description="Clear all valid data entries in IP TX FIFO." />
      <BitField start="1" size="1" name="TXDMAEN" description="IP TX FIFO filling by DMA enabled.">
        <Enum name="TXDMAEN_0" start="0" description="IP TX FIFO would be filled by processor." />
        <Enum name="TXDMAEN_1" start="0x1" description="IP TX FIFO would be filled by DMA." />
      </BitField>
      <BitField start="2" size="4" name="TXWMRK" description="Watermark level is (TXWMRK+1)*64 Bits." />
    </Register>
    <Register start="+0xC0+0" size="4" name="DLLCRA" access="Read/Write" description="DLL Control Register 0" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DLLEN" description="DLL calibration enable." />
      <BitField start="1" size="1" name="DLLRESET" description="Software could force a reset on DLL by setting this field to 0x1. This will cause the DLL to lose lock and re-calibrate to detect an ref_clock half period phase shift. The reset action is edge triggered, so software need to clear this bit after set this bit (no delay limitation)." />
      <BitField start="3" size="4" name="SLVDLYTARGET" description="The delay target for slave delay line is: ((SLVDLYTARGET+1) * 1/32 * clock cycle of reference clock (serial root clock). If serial root clock is &gt;= 100 MHz, DLLEN set to 0x1, OVRDEN set to =0x0, then SLVDLYTARGET setting of 0xF is recommended." />
      <BitField start="8" size="1" name="OVRDEN" description="Slave clock delay line delay cell number selection override enable." />
      <BitField start="9" size="6" name="OVRDVAL" description="Slave clock delay line delay cell number selection override value." />
    </Register>
    <Register start="+0xC0+4" size="4" name="DLLCRB" access="Read/Write" description="DLL Control Register 0" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DLLEN" description="DLL calibration enable." />
      <BitField start="1" size="1" name="DLLRESET" description="Software could force a reset on DLL by setting this field to 0x1. This will cause the DLL to lose lock and re-calibrate to detect an ref_clock half period phase shift. The reset action is edge triggered, so software need to clear this bit after set this bit (no delay limitation)." />
      <BitField start="3" size="4" name="SLVDLYTARGET" description="The delay target for slave delay line is: ((SLVDLYTARGET+1) * 1/32 * clock cycle of reference clock (serial root clock). If serial root clock is &gt;= 100 MHz, DLLEN set to 0x1, OVRDEN set to =0x0, then SLVDLYTARGET setting of 0xF is recommended." />
      <BitField start="8" size="1" name="OVRDEN" description="Slave clock delay line delay cell number selection override enable." />
      <BitField start="9" size="6" name="OVRDVAL" description="Slave clock delay line delay cell number selection override value." />
    </Register>
    <Register start="+0xE0" size="4" name="STS0" access="ReadOnly" description="Status Register 0" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEQIDLE" description="This status bit indicates the state machine in SEQ_CTL is idle and there is command sequence executing on FlexSPI interface." />
      <BitField start="1" size="1" name="ARBIDLE" description="This status bit indicates the state machine in ARB_CTL is busy and there is command sequence granted by arbitrator and not finished yet on FlexSPI interface. When ARB_CTL state (ARBIDLE=0x1) is idle, there will be no transaction on FlexSPI interface also (SEQIDLE=0x1). So this bit should be polled to wait for FlexSPI controller become idle instead of SEQIDLE." />
      <BitField start="2" size="2" name="ARBCMDSRC" description="This status field indicates the trigger source of current command sequence granted by arbitrator. This field value is meaningless when ARB_CTL is not busy (STS0[ARBIDLE]=0x1).">
        <Enum name="ARBCMDSRC_0" start="0" description="Triggered by AHB read command (triggered by AHB read)." />
        <Enum name="ARBCMDSRC_1" start="0x1" description="Triggered by AHB write command (triggered by AHB Write)." />
        <Enum name="ARBCMDSRC_2" start="0x2" description="Triggered by IP command (triggered by setting register bit IPCMD.TRG)." />
        <Enum name="ARBCMDSRC_3" start="0x3" description="Triggered by suspended command (resumed)." />
      </BitField>
    </Register>
    <Register start="+0xE4" size="4" name="STS1" access="ReadOnly" description="Status Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AHBCMDERRID" description="Indicates the sequence index when an AHB command error is detected. This field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c)." />
      <BitField start="8" size="4" name="AHBCMDERRCODE" description="Indicates the Error Code when AHB command Error detected. This field will be cleared when INTR[AHBCMDERR] is write-1-clear(w1c).">
        <Enum name="AHBCMDERRCODE_0" start="0" description="No error." />
        <Enum name="AHBCMDERRCODE_2" start="0x2" description="AHB Write command with JMP_ON_CS instruction used in the sequence." />
        <Enum name="AHBCMDERRCODE_3" start="0x3" description="There is unknown instruction opcode in the sequence." />
        <Enum name="AHBCMDERRCODE_4" start="0x4" description="Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence." />
        <Enum name="AHBCMDERRCODE_5" start="0x5" description="Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence." />
        <Enum name="AHBCMDERRCODE_14" start="0xE" description="Sequence execution timeout." />
      </BitField>
      <BitField start="16" size="4" name="IPCMDERRID" description="Indicates the sequence Index when IP command error detected. This field will be cleared when INTR[IPCMDERR] is write-1-clear(w1c)." />
      <BitField start="24" size="4" name="IPCMDERRCODE" description="Indicates the Error Code when IP command Error detected. This field will be cleared when INTR[IPCMDERR] is write-1-clear(w1c).">
        <Enum name="IPCMDERRCODE_0" start="0" description="No error." />
        <Enum name="IPCMDERRCODE_2" start="0x2" description="IP command with JMP_ON_CS instruction used in the sequence." />
        <Enum name="IPCMDERRCODE_3" start="0x3" description="There is unknown instruction opcode in the sequence." />
        <Enum name="IPCMDERRCODE_4" start="0x4" description="Instruction DUMMY_SDR/DUMMY_RWDS_SDR used in DDR sequence." />
        <Enum name="IPCMDERRCODE_5" start="0x5" description="Instruction DUMMY_DDR/DUMMY_RWDS_DDR used in SDR sequence." />
        <Enum name="IPCMDERRCODE_6" start="0x6" description="Flash access start address exceed the whole flash address range (A1/A2/B1/B2)." />
        <Enum name="IPCMDERRCODE_14" start="0xE" description="Sequence execution timeout." />
        <Enum name="IPCMDERRCODE_15" start="0xF" description="Flash boundary crossed." />
      </BitField>
    </Register>
    <Register start="+0xE8" size="4" name="STS2" access="ReadOnly" description="Status Register 2" reset_value="0x1000100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ASLVLOCK" description="Flash A sample clock slave delay line locked." />
      <BitField start="1" size="1" name="AREFLOCK" description="Flash A sample clock reference delay line locked." />
      <BitField start="2" size="6" name="ASLVSEL" description="Flash A sample clock slave delay line delay cell number selection ." />
      <BitField start="8" size="6" name="AREFSEL" description="Flash A sample clock reference delay line delay cell number selection." />
      <BitField start="16" size="1" name="BSLVLOCK" description="Flash B sample clock slave delay line locked." />
      <BitField start="17" size="1" name="BREFLOCK" description="Flash B sample clock reference delay line locked." />
      <BitField start="18" size="6" name="BSLVSEL" description="Flash B sample clock slave delay line delay cell number selection." />
      <BitField start="24" size="6" name="BREFSEL" description="Flash B sample clock reference delay line delay cell number selection." />
    </Register>
    <Register start="+0xEC" size="4" name="AHBSPNDSTS" access="ReadOnly" description="AHB Suspend Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ACTIVE" description="Indicates if an AHB read prefetch command sequence has been suspended." />
      <BitField start="1" size="3" name="BUFID" description="AHB RX BUF ID for suspended command sequence." />
      <BitField start="16" size="16" name="DATLFT" description="Left Data size for suspended command sequence (in byte)." />
    </Register>
    <Register start="+0xF0" size="4" name="IPRXFSTS" access="ReadOnly" description="IP RX FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FILL" description="Fill level of IP RX FIFO." />
      <BitField start="16" size="16" name="RDCNTR" description="Total Read Data Counter: RDCNTR * 64 Bits." />
    </Register>
    <Register start="+0xF4" size="4" name="IPTXFSTS" access="ReadOnly" description="IP TX FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FILL" description="Fill level of IP TX FIFO." />
      <BitField start="16" size="16" name="WRCNTR" description="Total Write Data Counter: WRCNTR * 64 Bits." />
    </Register>
    <Register start="+0x100+0" size="4" name="RFDR[0]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+4" size="4" name="RFDR[1]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+8" size="4" name="RFDR[2]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+12" size="4" name="RFDR[3]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+16" size="4" name="RFDR[4]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+20" size="4" name="RFDR[5]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+24" size="4" name="RFDR[6]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+28" size="4" name="RFDR[7]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+32" size="4" name="RFDR[8]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+36" size="4" name="RFDR[9]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+40" size="4" name="RFDR[10]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+44" size="4" name="RFDR[11]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+48" size="4" name="RFDR[12]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+52" size="4" name="RFDR[13]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+56" size="4" name="RFDR[14]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+60" size="4" name="RFDR[15]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+64" size="4" name="RFDR[16]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+68" size="4" name="RFDR[17]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+72" size="4" name="RFDR[18]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+76" size="4" name="RFDR[19]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+80" size="4" name="RFDR[20]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+84" size="4" name="RFDR[21]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+88" size="4" name="RFDR[22]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+92" size="4" name="RFDR[23]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+96" size="4" name="RFDR[24]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+100" size="4" name="RFDR[25]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+104" size="4" name="RFDR[26]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+108" size="4" name="RFDR[27]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+112" size="4" name="RFDR[28]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+116" size="4" name="RFDR[29]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+120" size="4" name="RFDR[30]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x100+124" size="4" name="RFDR[31]" access="ReadOnly" description="IP RX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA" description="RX Data" />
    </Register>
    <Register start="+0x180+0" size="4" name="TFDR[0]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+4" size="4" name="TFDR[1]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+8" size="4" name="TFDR[2]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+12" size="4" name="TFDR[3]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+16" size="4" name="TFDR[4]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+20" size="4" name="TFDR[5]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+24" size="4" name="TFDR[6]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+28" size="4" name="TFDR[7]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+32" size="4" name="TFDR[8]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+36" size="4" name="TFDR[9]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+40" size="4" name="TFDR[10]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+44" size="4" name="TFDR[11]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+48" size="4" name="TFDR[12]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+52" size="4" name="TFDR[13]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+56" size="4" name="TFDR[14]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+60" size="4" name="TFDR[15]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+64" size="4" name="TFDR[16]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+68" size="4" name="TFDR[17]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+72" size="4" name="TFDR[18]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+76" size="4" name="TFDR[19]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+80" size="4" name="TFDR[20]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+84" size="4" name="TFDR[21]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+88" size="4" name="TFDR[22]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+92" size="4" name="TFDR[23]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+96" size="4" name="TFDR[24]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+100" size="4" name="TFDR[25]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+104" size="4" name="TFDR[26]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+108" size="4" name="TFDR[27]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+112" size="4" name="TFDR[28]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+116" size="4" name="TFDR[29]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+120" size="4" name="TFDR[30]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x180+124" size="4" name="TFDR[31]" access="WriteOnly" description="IP TX FIFO Data Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDATA" description="TX Data" />
    </Register>
    <Register start="+0x200+0" size="4" name="LUT[0]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+4" size="4" name="LUT[1]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+8" size="4" name="LUT[2]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+12" size="4" name="LUT[3]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+16" size="4" name="LUT[4]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+20" size="4" name="LUT[5]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+24" size="4" name="LUT[6]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+28" size="4" name="LUT[7]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+32" size="4" name="LUT[8]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+36" size="4" name="LUT[9]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+40" size="4" name="LUT[10]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+44" size="4" name="LUT[11]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+48" size="4" name="LUT[12]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+52" size="4" name="LUT[13]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+56" size="4" name="LUT[14]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+60" size="4" name="LUT[15]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+64" size="4" name="LUT[16]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+68" size="4" name="LUT[17]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+72" size="4" name="LUT[18]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+76" size="4" name="LUT[19]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+80" size="4" name="LUT[20]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+84" size="4" name="LUT[21]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+88" size="4" name="LUT[22]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+92" size="4" name="LUT[23]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+96" size="4" name="LUT[24]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+100" size="4" name="LUT[25]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+104" size="4" name="LUT[26]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+108" size="4" name="LUT[27]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+112" size="4" name="LUT[28]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+116" size="4" name="LUT[29]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+120" size="4" name="LUT[30]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+124" size="4" name="LUT[31]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+128" size="4" name="LUT[32]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+132" size="4" name="LUT[33]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+136" size="4" name="LUT[34]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+140" size="4" name="LUT[35]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+144" size="4" name="LUT[36]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+148" size="4" name="LUT[37]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+152" size="4" name="LUT[38]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+156" size="4" name="LUT[39]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+160" size="4" name="LUT[40]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+164" size="4" name="LUT[41]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+168" size="4" name="LUT[42]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+172" size="4" name="LUT[43]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+176" size="4" name="LUT[44]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+180" size="4" name="LUT[45]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+184" size="4" name="LUT[46]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+188" size="4" name="LUT[47]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+192" size="4" name="LUT[48]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+196" size="4" name="LUT[49]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+200" size="4" name="LUT[50]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+204" size="4" name="LUT[51]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+208" size="4" name="LUT[52]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+212" size="4" name="LUT[53]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+216" size="4" name="LUT[54]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+220" size="4" name="LUT[55]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+224" size="4" name="LUT[56]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+228" size="4" name="LUT[57]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+232" size="4" name="LUT[58]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+236" size="4" name="LUT[59]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+240" size="4" name="LUT[60]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+244" size="4" name="LUT[61]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+248" size="4" name="LUT[62]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
    <Register start="+0x200+252" size="4" name="LUT[63]" access="Read/Write" description="LUT 0" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPERAND0" description="OPERAND0" />
      <BitField start="8" size="2" name="NUM_PADS0" description="NUM_PADS0" />
      <BitField start="10" size="6" name="OPCODE0" description="OPCODE" />
      <BitField start="16" size="8" name="OPERAND1" description="OPERAND1" />
      <BitField start="24" size="2" name="NUM_PADS1" description="NUM_PADS1" />
      <BitField start="26" size="6" name="OPCODE1" description="OPCODE1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTFAD" start="0x400A0000" description="OTFAD">
    <Register start="+0xC00" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IRQE" description="IRQE">
        <Enum name="IRQE_0" start="0" description="SR[KBERR] = 1 does not generate an interrupt request." />
        <Enum name="IRQE_1" start="0x1" description="SR[KBERR] = 1 generates an interrupt request." />
      </BitField>
      <BitField start="1" size="1" name="FERR" description="Force Error">
        <Enum name="FERR_0" start="0" description="No effect on the SR[KBERE] indicator." />
        <Enum name="FERR_1" start="0x1" description="SR[KBERR] is immediately set after a write with this data bit set." />
      </BitField>
      <BitField start="2" size="1" name="FSVM" description="Force Security Violation Mode">
        <Enum name="FSVM_0" start="0" description="No effect on the operating mode." />
        <Enum name="FSVM_1" start="0x1" description="Force entry into SVM after a write with this data bit set and the data bit associated with FLDM cleared. SR[MODE] signals the operating mode." />
      </BitField>
      <BitField start="3" size="1" name="FLDM" description="Force Logically Disabled Mode">
        <Enum name="FLDM_0" start="0" description="No effect on the operating mode." />
        <Enum name="FLDM_1" start="0x1" description="Force entry into LDM after a write with this data bit set. SR[MODE] signals the operating mode." />
      </BitField>
      <BitField start="4" size="1" name="KBSE" description="Key Blob Scramble Enable">
        <Enum name="KBSE_0" start="0" description="Key blob KEK scrambling is disabled." />
        <Enum name="KBSE_1" start="0x1" description="Key blob KEK scrambling is enabled." />
      </BitField>
      <BitField start="5" size="1" name="KBPE" description="Key Blob Processing Enable">
        <Enum name="KBPE_0" start="0" description="Key blob processing is disabled." />
        <Enum name="KBPE_1" start="0x1" description="Key blob processing is enabled." />
      </BitField>
      <BitField start="6" size="1" name="KBCE" description="Key Blob CRC Enable">
        <Enum name="KBCE_0" start="0" description="CRC-32 during key blob processing is disabled." />
        <Enum name="KBCE_1" start="0x1" description="CRC-32 during key blob processing is enabled." />
      </BitField>
      <BitField start="7" size="1" name="RRAE" description="Restricted Register Access Enable">
        <Enum name="RRAE_0" start="0" description="Register access is fully enabled. The OTFAD programming model registers can be accessed &quot;normally&quot;." />
        <Enum name="RRAE_1" start="0x1" description="Register access is restricted and only the CR, SR and optional MDPC registers can be accessed; others are treated as RAZ/WI." />
      </BitField>
      <BitField start="30" size="1" name="SKBP" description="Start key blob processing">
        <Enum name="SKBP_0" start="0" description="Key blob processing is not initiated." />
        <Enum name="SKBP_1" start="0x1" description="Properly-enabled key blob processing is initiated." />
      </BitField>
      <BitField start="31" size="1" name="GE" description="Global OTFAD Enable">
        <Enum name="GE_0" start="0" description="OTFAD has decryption disabled. All data fetched by the FlexSPI bypasses OTFAD processing." />
        <Enum name="GE_1" start="0x1" description="OTFAD has decryption enabled, and processes data fetched by the FlexSPI as defined by the hardware configuration." />
      </BitField>
    </Register>
    <Register start="+0xC04" size="4" name="SR" access="Read/Write" description="Status Register" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="KBERR" description="Key Blob Error">
        <Enum name="KBERR_0" start="0" description="No key blob error detected." />
        <Enum name="KBERR_1" start="0x1" description="One or more key blob errors has been detected." />
      </BitField>
      <BitField start="1" size="1" name="MDPCP" description="MDPC Present" />
      <BitField start="2" size="2" name="MODE" description="Operating Mode">
        <Enum name="MODE_0" start="0" description="Operating in Normal mode (NRM)" />
        <Enum name="MODE_1" start="0x1" description="Unused (reserved)" />
        <Enum name="MODE_2" start="0x2" description="Operating in Security Violation Mode (SVM)" />
        <Enum name="MODE_3" start="0x3" description="Operating in Logically Disabled Mode (LDM)" />
      </BitField>
      <BitField start="4" size="4" name="NCTX" description="Number of Contexts" />
      <BitField start="8" size="1" name="CTXER0" description="Context Error">
        <Enum name="NOERROR" start="0" description="No key blob error was detected for context &quot;n&quot;." />
        <Enum name="ERROR" start="0x1" description="Either a key blob integrity error or a key blob CRC error was detected in context &quot;n&quot;." />
      </BitField>
      <BitField start="9" size="1" name="CTXER1" description="Context Error">
        <Enum name="NOERROR" start="0" description="No key blob error was detected for context &quot;n&quot;." />
        <Enum name="ERROR" start="0x1" description="Either a key blob integrity error or a key blob CRC error was detected in context &quot;n&quot;." />
      </BitField>
      <BitField start="10" size="1" name="CTXER2" description="Context Error">
        <Enum name="NOERROR" start="0" description="No key blob error was detected for context &quot;n&quot;." />
        <Enum name="ERROR" start="0x1" description="Either a key blob integrity error or a key blob CRC error was detected in context &quot;n&quot;." />
      </BitField>
      <BitField start="11" size="1" name="CTXER3" description="Context Error">
        <Enum name="NOERROR" start="0" description="No key blob error was detected for context &quot;n&quot;." />
        <Enum name="ERROR" start="0x1" description="Either a key blob integrity error or a key blob CRC error was detected in context &quot;n&quot;." />
      </BitField>
      <BitField start="16" size="1" name="CTXIE0" description="Context Integrity Error">
        <Enum name="NOINTEGRITYERR" start="0" description="No key blob integrity error was detected for context &quot;n&quot;." />
        <Enum name="INTEGRITYERR" start="0x1" description="A key blob integrity error was detected in context &quot;n&quot;." />
      </BitField>
      <BitField start="17" size="1" name="CTXIE1" description="Context Integrity Error">
        <Enum name="NOINTEGRITYERR" start="0" description="No key blob integrity error was detected for context &quot;n&quot;." />
        <Enum name="INTEGRITYERR" start="0x1" description="A key blob integrity error was detected in context &quot;n&quot;." />
      </BitField>
      <BitField start="18" size="1" name="CTXIE2" description="Context Integrity Error">
        <Enum name="NOINTEGRITYERR" start="0" description="No key blob integrity error was detected for context &quot;n&quot;." />
        <Enum name="INTEGRITYERR" start="0x1" description="A key blob integrity error was detected in context &quot;n&quot;." />
      </BitField>
      <BitField start="19" size="1" name="CTXIE3" description="Context Integrity Error">
        <Enum name="NOINTEGRITYERR" start="0" description="No key blob integrity error was detected for context &quot;n&quot;." />
        <Enum name="INTEGRITYERR" start="0x1" description="A key blob integrity error was detected in context &quot;n&quot;." />
      </BitField>
      <BitField start="24" size="4" name="HRL" description="Hardware Revision Level" />
      <BitField start="28" size="1" name="RRAM" description="Restricted Register Access Mode">
        <Enum name="RRAM_0" start="0" description="Register access is fully enabled. The OTFAD programming model registers can be accessed &quot;normally&quot;." />
        <Enum name="RRAM_1" start="0x1" description="Register access is restricted and only the CR, SR and optional MDPC registers can be accessed; others are treated as RAZ/WI." />
      </BitField>
      <BitField start="29" size="1" name="GEM" description="Global Enable Mode">
        <Enum name="GEM_0" start="0" description="OTFAD is disabled. All data fetched by the FlexSPI bypasses OTFAD processing." />
        <Enum name="GEM_1" start="0x1" description="OTFAD is enabled, and processes data fetched by the FlexSPI as defined by the hardware configuration." />
      </BitField>
      <BitField start="30" size="1" name="KBPE" description="Key Blob Processing Enable">
        <Enum name="KBPE_0" start="0" description="Key blob processing is not enabled." />
        <Enum name="KBPE_1" start="0x1" description="Key blob processing is enabled." />
      </BitField>
      <BitField start="31" size="1" name="KBD" description="Key Blob Processing Done">
        <Enum name="KBD_0" start="0" description="Key blob processing was not enabled, or is not complete." />
        <Enum name="KBD_1" start="0x1" description="Key blob processing was enabled and is complete." />
      </BitField>
    </Register>
    <Register start="+0xD00+0*0x40+0+0" size="4" name="CTX[0].CTX_KEY0" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+0*0x40+0+4" size="4" name="CTX[0].CTX_KEY1" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+0*0x40+0+8" size="4" name="CTX[0].CTX_KEY2" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+0*0x40+0+12" size="4" name="CTX[0].CTX_KEY3" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+0*0x40+0x10+0" size="4" name="CTX[0].CTX_CTR0" access="Read/Write" description="AES Counter Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTR" description="AES Counter" />
    </Register>
    <Register start="+0xD00+0*0x40+0x10+4" size="4" name="CTX[0].CTX_CTR1" access="Read/Write" description="AES Counter Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTR" description="AES Counter" />
    </Register>
    <Register start="+0xD00+0*0x40+0x18" size="4" name="CTX[0].CTX_RGD_W0" access="Read/Write" description="AES Region Descriptor Word0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0xD00+0*0x40+0x1C" size="4" name="CTX[0].CTX_RGD_W1" access="Read/Write" description="AES Region Descriptor Word1" reset_value="0x3F8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="Context is invalid." />
        <Enum name="VLD_1" start="0x1" description="Context is valid." />
      </BitField>
      <BitField start="1" size="1" name="ADE" description="AES Decryption Enable.">
        <Enum name="ADE_0" start="0" description="Bypass the fetched data." />
        <Enum name="ADE_1" start="0x1" description="Perform the CTR-AES128 mode decryption on the fetched data." />
      </BitField>
      <BitField start="2" size="1" name="RO" description="Read-Only">
        <Enum name="RO_0" start="0" description="The context registers can be accessed normally (as defined by SR[RRAM])." />
        <Enum name="RO_1" start="0x1" description="The context registers are read-only and accesses may be further restricted based on SR[RRAM]." />
      </BitField>
      <BitField start="10" size="22" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0xD00+1*0x40+0+0" size="4" name="CTX[1].CTX_KEY0" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+1*0x40+0+4" size="4" name="CTX[1].CTX_KEY1" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+1*0x40+0+8" size="4" name="CTX[1].CTX_KEY2" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+1*0x40+0+12" size="4" name="CTX[1].CTX_KEY3" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+1*0x40+0x10+0" size="4" name="CTX[1].CTX_CTR0" access="Read/Write" description="AES Counter Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTR" description="AES Counter" />
    </Register>
    <Register start="+0xD00+1*0x40+0x10+4" size="4" name="CTX[1].CTX_CTR1" access="Read/Write" description="AES Counter Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTR" description="AES Counter" />
    </Register>
    <Register start="+0xD00+1*0x40+0x18" size="4" name="CTX[1].CTX_RGD_W0" access="Read/Write" description="AES Region Descriptor Word0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0xD00+1*0x40+0x1C" size="4" name="CTX[1].CTX_RGD_W1" access="Read/Write" description="AES Region Descriptor Word1" reset_value="0x3F8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="Context is invalid." />
        <Enum name="VLD_1" start="0x1" description="Context is valid." />
      </BitField>
      <BitField start="1" size="1" name="ADE" description="AES Decryption Enable.">
        <Enum name="ADE_0" start="0" description="Bypass the fetched data." />
        <Enum name="ADE_1" start="0x1" description="Perform the CTR-AES128 mode decryption on the fetched data." />
      </BitField>
      <BitField start="2" size="1" name="RO" description="Read-Only">
        <Enum name="RO_0" start="0" description="The context registers can be accessed normally (as defined by SR[RRAM])." />
        <Enum name="RO_1" start="0x1" description="The context registers are read-only and accesses may be further restricted based on SR[RRAM]." />
      </BitField>
      <BitField start="10" size="22" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0xD00+2*0x40+0+0" size="4" name="CTX[2].CTX_KEY0" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+2*0x40+0+4" size="4" name="CTX[2].CTX_KEY1" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+2*0x40+0+8" size="4" name="CTX[2].CTX_KEY2" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+2*0x40+0+12" size="4" name="CTX[2].CTX_KEY3" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+2*0x40+0x10+0" size="4" name="CTX[2].CTX_CTR0" access="Read/Write" description="AES Counter Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTR" description="AES Counter" />
    </Register>
    <Register start="+0xD00+2*0x40+0x10+4" size="4" name="CTX[2].CTX_CTR1" access="Read/Write" description="AES Counter Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTR" description="AES Counter" />
    </Register>
    <Register start="+0xD00+2*0x40+0x18" size="4" name="CTX[2].CTX_RGD_W0" access="Read/Write" description="AES Region Descriptor Word0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0xD00+2*0x40+0x1C" size="4" name="CTX[2].CTX_RGD_W1" access="Read/Write" description="AES Region Descriptor Word1" reset_value="0x3F8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="Context is invalid." />
        <Enum name="VLD_1" start="0x1" description="Context is valid." />
      </BitField>
      <BitField start="1" size="1" name="ADE" description="AES Decryption Enable.">
        <Enum name="ADE_0" start="0" description="Bypass the fetched data." />
        <Enum name="ADE_1" start="0x1" description="Perform the CTR-AES128 mode decryption on the fetched data." />
      </BitField>
      <BitField start="2" size="1" name="RO" description="Read-Only">
        <Enum name="RO_0" start="0" description="The context registers can be accessed normally (as defined by SR[RRAM])." />
        <Enum name="RO_1" start="0x1" description="The context registers are read-only and accesses may be further restricted based on SR[RRAM]." />
      </BitField>
      <BitField start="10" size="22" name="ENDADDR" description="End Address" />
    </Register>
    <Register start="+0xD00+3*0x40+0+0" size="4" name="CTX[3].CTX_KEY0" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+3*0x40+0+4" size="4" name="CTX[3].CTX_KEY1" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+3*0x40+0+8" size="4" name="CTX[3].CTX_KEY2" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+3*0x40+0+12" size="4" name="CTX[3].CTX_KEY3" access="Read/Write" description="AES Key Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEY" description="AES Key" />
    </Register>
    <Register start="+0xD00+3*0x40+0x10+0" size="4" name="CTX[3].CTX_CTR0" access="Read/Write" description="AES Counter Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTR" description="AES Counter" />
    </Register>
    <Register start="+0xD00+3*0x40+0x10+4" size="4" name="CTX[3].CTX_CTR1" access="Read/Write" description="AES Counter Word" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CTR" description="AES Counter" />
    </Register>
    <Register start="+0xD00+3*0x40+0x18" size="4" name="CTX[3].CTX_RGD_W0" access="Read/Write" description="AES Region Descriptor Word0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="22" name="SRTADDR" description="Start Address" />
    </Register>
    <Register start="+0xD00+3*0x40+0x1C" size="4" name="CTX[3].CTX_RGD_W1" access="Read/Write" description="AES Region Descriptor Word1" reset_value="0x3F8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD" description="Valid">
        <Enum name="VLD_0" start="0" description="Context is invalid." />
        <Enum name="VLD_1" start="0x1" description="Context is valid." />
      </BitField>
      <BitField start="1" size="1" name="ADE" description="AES Decryption Enable.">
        <Enum name="ADE_0" start="0" description="Bypass the fetched data." />
        <Enum name="ADE_1" start="0x1" description="Perform the CTR-AES128 mode decryption on the fetched data." />
      </BitField>
      <BitField start="2" size="1" name="RO" description="Read-Only">
        <Enum name="RO_0" start="0" description="The context registers can be accessed normally (as defined by SR[RRAM])." />
        <Enum name="RO_1" start="0x1" description="The context registers are read-only and accesses may be further restricted based on SR[RRAM]." />
      </BitField>
      <BitField start="10" size="22" name="ENDADDR" description="End Address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IOMUXC_SNVS_GPR" start="0x400A4000" description="IOMUXC">
    <Register start="+0" size="4" name="IOMUXC_SNVS_GPR_GPR0" access="ReadOnly" description="GPR0 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x4" size="4" name="IOMUXC_SNVS_GPR_GPR1" access="ReadOnly" description="GPR1 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x8" size="4" name="IOMUXC_SNVS_GPR_GPR2" access="ReadOnly" description="GPR2 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xC" size="4" name="IOMUXC_SNVS_GPR_GPR3" access="Read/Write" description="GPR3 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPSR_MODE_ENABLE" description="Set to enable LPSR mode." />
      <BitField start="1" size="1" name="DCDC_STATUS_CAPT_CLR" description="DCDC captured status clear" />
      <BitField start="2" size="2" name="POR_PULL_TYPE" description="POR_B pad control" />
      <BitField start="16" size="1" name="DCDC_IN_LOW_VOL" description="DCDC_IN low voltage detect." />
      <BitField start="17" size="1" name="DCDC_OVER_CUR" description="DCDC output over current alert" />
      <BitField start="18" size="1" name="DCDC_OVER_VOL" description="DCDC output over voltage alert" />
      <BitField start="19" size="1" name="DCDC_STS_DC_OK" description="DCDC status OK" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IOMUXC_SNVS" start="0x400A8000" description="IOMUXC_SNVS">
    <Register start="+0" size="4" name="IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ" access="Read/Write" description="SW_MUX_CTL_PAD_PMIC_ON_REQ SW MUX Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: SNVS_LP_PMIC_ON_REQ of instance: snvs_lp" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO5_IO00 of instance: gpio5" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad PMIC_ON_REQ" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE" access="Read/Write" description="SW_PAD_CTL_PAD_TEST_MODE SW PAD Control Register" reset_value="0x30A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED" start="0x2" description="medium(100MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B" access="Read/Write" description="SW_PAD_CTL_PAD_POR_B SW PAD Control Register" reset_value="0x1B0A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED" start="0x2" description="medium(100MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF" access="Read/Write" description="SW_PAD_CTL_PAD_ONOFF SW PAD Control Register" reset_value="0x1B0A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED" start="0x2" description="medium(100MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ" access="Read/Write" description="SW_PAD_CTL_PAD_PMIC_ON_REQ SW PAD Control Register" reset_value="0xB8A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED" start="0x2" description="medium(100MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IOMUXC_GPR" start="0x400AC000" description="IOMUXC_GPR">
    <Register start="+0" size="4" name="IOMUXC_GPR_GPR0" access="ReadOnly" description="GPR0 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x4" size="4" name="IOMUXC_GPR_GPR1" access="Read/Write" description="GPR1 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SAI1_MCLK1_SEL" description="SAI1 MCLK1 source select">
        <Enum name="SAI1_MCLK1_SEL_0" start="0" description="ccm.ssi1_clk_root" />
        <Enum name="SAI1_MCLK1_SEL_2" start="0x2" description="ccm.ssi3_clk_root" />
        <Enum name="SAI1_MCLK1_SEL_3" start="0x3" description="iomux.sai1_ipg_clk_sai_mclk" />
        <Enum name="SAI1_MCLK1_SEL_5" start="0x5" description="iomux.sai3_ipg_clk_sai_mclk" />
      </BitField>
      <BitField start="3" size="3" name="SAI1_MCLK2_SEL" description="SAI1 MCLK2 source select">
        <Enum name="SAI1_MCLK2_SEL_0" start="0" description="ccm.ssi1_clk_root" />
        <Enum name="SAI1_MCLK2_SEL_2" start="0x2" description="ccm.ssi3_clk_root" />
        <Enum name="SAI1_MCLK2_SEL_3" start="0x3" description="iomux.sai1_ipg_clk_sai_mclk" />
        <Enum name="SAI1_MCLK2_SEL_5" start="0x5" description="iomux.sai3_ipg_clk_sai_mclk" />
      </BitField>
      <BitField start="6" size="2" name="SAI1_MCLK3_SEL" description="SAI1 MCLK3 source select">
        <Enum name="SAI1_MCLK3_SEL_0" start="0" description="ccm.spdif0_clk_root" />
        <Enum name="SAI1_MCLK3_SEL_1" start="0x1" description="SPDIF_EXT_CLK" />
        <Enum name="SAI1_MCLK3_SEL_2" start="0x2" description="spdif.spdif_srclk" />
        <Enum name="SAI1_MCLK3_SEL_3" start="0x3" description="spdif.spdif_outclock" />
      </BitField>
      <BitField start="10" size="2" name="SAI3_MCLK3_SEL" description="SAI3 MCLK3 source select">
        <Enum name="SAI3_MCLK3_SEL_0" start="0" description="ccm.spdif0_clk_root" />
        <Enum name="SAI3_MCLK3_SEL_1" start="0x1" description="SPDIF_EXT_CLK" />
        <Enum name="SAI3_MCLK3_SEL_2" start="0x2" description="spdif.spdif_srclk" />
        <Enum name="SAI3_MCLK3_SEL_3" start="0x3" description="spdif.spdif_outclock" />
      </BitField>
      <BitField start="12" size="1" name="GINT" description="Global Interrupt">
        <Enum name="GINT_0" start="0" description="Global interrupt request is not asserted." />
        <Enum name="GINT_1" start="0x1" description="Global interrupt request is asserted." />
      </BitField>
      <BitField start="19" size="1" name="SAI1_MCLK_DIR" description="sai1.MCLK signal direction control">
        <Enum name="SAI1_MCLK_DIR_0" start="0" description="sai1.MCLK is input signal" />
        <Enum name="SAI1_MCLK_DIR_1" start="0x1" description="sai1.MCLK is output signal" />
      </BitField>
      <BitField start="21" size="1" name="SAI3_MCLK_DIR" description="sai3.MCLK signal direction control">
        <Enum name="SAI3_MCLK_DIR_0" start="0" description="sai3.MCLK is input signal" />
        <Enum name="SAI3_MCLK_DIR_1" start="0x1" description="sai3.MCLK is output signal" />
      </BitField>
      <BitField start="22" size="1" name="EXC_MON" description="Exclusive monitor response select of illegal command">
        <Enum name="EXC_MON_0" start="0" description="OKAY response" />
        <Enum name="EXC_MON_1" start="0x1" description="SLVError response" />
      </BitField>
      <BitField start="31" size="1" name="CM7_FORCE_HCLK_EN" description="ARM CM7 platform AHB clock enable">
        <Enum name="CM7_FORCE_HCLK_EN_0" start="0" description="AHB clock is not running (gated) when CM7 is sleeping and TCM is not accessible." />
        <Enum name="CM7_FORCE_HCLK_EN_1" start="0x1" description="AHB clock is running (enabled) when CM7 is sleeping and TCM is accessible." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="IOMUXC_GPR_GPR2" access="Read/Write" description="GPR2 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="AXBS_P_M0_HIGH_PRIORITY" description="AXBS_P M0 master has higher priority.Do not set both M1 and M0 to high priority.">
        <Enum name="AXBS_P_M0_HIGH_PRIORITY_0" start="0" description="AXBS_P M0 master doesn't have high priority" />
        <Enum name="AXBS_P_M0_HIGH_PRIORITY_1" start="0x1" description="AXBS_P M0 master has high priority" />
      </BitField>
      <BitField start="4" size="1" name="AXBS_P_M1_HIGH_PRIORITY" description="AXBS_P M1 master has higher priority.Do not set both M1 and M0 to high priority.">
        <Enum name="AXBS_P_M1_HIGH_PRIORITY_0" start="0" description="AXBS_P M1 master does not have high priority" />
        <Enum name="AXBS_P_M1_HIGH_PRIORITY_1" start="0x1" description="AXBS_P M1 master has high priority" />
      </BitField>
      <BitField start="5" size="1" name="AXBS_P_FORCE_ROUND_ROBIN" description="Force Round Robin in AXBS_P. This bit can override master M0 M1 high priority configuration.">
        <Enum name="AXBS_P_FORCE_ROUND_ROBIN_0" start="0" description="AXBS_P masters are not arbitored in round robin, depending on M0/M1 master priority settings." />
        <Enum name="AXBS_P_FORCE_ROUND_ROBIN_1" start="0x1" description="AXBS_P masters are arbitored in round robin" />
      </BitField>
      <BitField start="12" size="1" name="L2_MEM_EN_POWERSAVING" description="Enable power saving features on L2 memory">
        <Enum name="L2_MEM_EN_POWERSAVING_0" start="0" description="Enters power saving mode only when chip is in SUSPEND mode" />
        <Enum name="L2_MEM_EN_POWERSAVING_1" start="0x1" description="Controlled by L2_MEM_DEEPSLEEP bitfield" />
      </BitField>
      <BitField start="13" size="1" name="RAM_AUTO_CLK_GATING_EN" description="Automatically gate off RAM clock when RAM is not accessed.">
        <Enum name="RAM_AUTO_CLK_GATING_EN_0" start="0" description="disable automatically gate off RAM clock" />
        <Enum name="RAM_AUTO_CLK_GATING_EN_1" start="0x1" description="enable automatically gate off RAM clock" />
      </BitField>
      <BitField start="14" size="1" name="L2_MEM_DEEPSLEEP" description="This bit controls how memory (OCRAM) enters Deep Sleep mode (shutdown periphery power, but maintain memory contents, outputs of memory are pulled low">
        <Enum name="L2_MEM_DEEPSLEEP_0" start="0" description="No force sleep control supported, memory deep sleep mode only entered when whole system in stop mode (OCRAM in normal mode)" />
        <Enum name="L2_MEM_DEEPSLEEP_1" start="0x1" description="Force memory into deep sleep mode (OCRAM in power saving mode)" />
      </BitField>
      <BitField start="16" size="8" name="MQS_CLK_DIV" description="Divider ratio control for mclk from hmclk">
        <Enum name="MQS_CLK_DIV_0" start="0" description="mclk frequency = hmclk frequency" />
        <Enum name="MQS_CLK_DIV_1" start="0x1" description="mclk frequency = 1/2 * hmclk frequency" />
        <Enum name="MQS_CLK_DIV_2" start="0x2" description="mclk frequency = 1/3 * hmclk frequency" />
        <Enum name="MQS_CLK_DIV_255" start="0xFF" description="mclk frequency = 1/256 * hmclk frequency" />
      </BitField>
      <BitField start="24" size="1" name="MQS_SW_RST" description="MQS software reset">
        <Enum name="MQS_SW_RST_0" start="0" description="Exit software reset for MQS" />
        <Enum name="MQS_SW_RST_1" start="0x1" description="Enable software reset for MQS" />
      </BitField>
      <BitField start="25" size="1" name="MQS_EN" description="MQS enable.">
        <Enum name="MQS_EN_0" start="0" description="Disable MQS" />
        <Enum name="MQS_EN_1" start="0x1" description="Enable MQS" />
      </BitField>
      <BitField start="26" size="1" name="MQS_OVERSAMPLE" description="Medium Quality Sound (MQS) Oversample">
        <Enum name="MQS_OVERSAMPLE_0" start="0" description="32" />
        <Enum name="MQS_OVERSAMPLE_1" start="0x1" description="64" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="IOMUXC_GPR_GPR3" access="Read/Write" description="GPR3 General Purpose Register" reset_value="0xFF0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="DCP_KEY_SEL" description="Select 128-bit DCP key from 256-bit key from SNVS Master Key">
        <Enum name="DCP_KEY_SEL_0" start="0" description="Select [127:0] from SNVS Master Key as DCP key" />
        <Enum name="DCP_KEY_SEL_1" start="0x1" description="Select [255:128] from SNVS Master Key as DCP key" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="IOMUXC_GPR_GPR4" access="Read/Write" description="GPR4 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EDMA_STOP_REQ" description="EDMA stop request.">
        <Enum name="EDMA_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="EDMA_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="3" size="1" name="TRNG_STOP_REQ" description="TRNG stop request.">
        <Enum name="TRNG_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="TRNG_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="5" size="1" name="SAI1_STOP_REQ" description="SAI1 stop request.">
        <Enum name="SAI1_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="SAI1_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="7" size="1" name="SAI3_STOP_REQ" description="SAI3 stop request.">
        <Enum name="SAI3_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="SAI3_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="10" size="1" name="PIT_STOP_REQ" description="PIT stop request.">
        <Enum name="PIT_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="PIT_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="11" size="1" name="FLEXSPI_STOP_REQ" description="FlexSPI stop request.">
        <Enum name="FLEXSPI_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="FLEXSPI_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="12" size="1" name="FLEXIO1_STOP_REQ" description="FlexIO1 stop request.">
        <Enum name="FLEXIO1_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="FLEXIO1_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="16" size="1" name="EDMA_STOP_ACK" description="EDMA stop acknowledge. This is a status (read-only) bit">
        <Enum name="EDMA_STOP_ACK_0" start="0" description="EDMA stop acknowledge is not asserted" />
        <Enum name="EDMA_STOP_ACK_1" start="0x1" description="EDMA stop acknowledge is asserted (EDMA is in STOP mode)." />
      </BitField>
      <BitField start="19" size="1" name="TRNG_STOP_ACK" description="TRNG stop acknowledge">
        <Enum name="TRNG_STOP_ACK_0" start="0" description="TRNG stop acknowledge is not asserted" />
        <Enum name="TRNG_STOP_ACK_1" start="0x1" description="TRNG stop acknowledge is asserted" />
      </BitField>
      <BitField start="21" size="1" name="SAI1_STOP_ACK" description="SAI1 stop acknowledge">
        <Enum name="SAI1_STOP_ACK_0" start="0" description="SAI1 stop acknowledge is not asserted" />
        <Enum name="SAI1_STOP_ACK_1" start="0x1" description="SAI1 stop acknowledge is asserted" />
      </BitField>
      <BitField start="23" size="1" name="SAI3_STOP_ACK" description="SAI3 stop acknowledge">
        <Enum name="SAI3_STOP_ACK_0" start="0" description="SAI3 stop acknowledge is not asserted" />
        <Enum name="SAI3_STOP_ACK_1" start="0x1" description="SAI3 stop acknowledge is asserted" />
      </BitField>
      <BitField start="26" size="1" name="PIT_STOP_ACK" description="PIT stop acknowledge">
        <Enum name="PIT_STOP_ACK_0" start="0" description="PIT stop acknowledge is not asserted" />
        <Enum name="PIT_STOP_ACK_1" start="0x1" description="PIT stop acknowledge is asserted" />
      </BitField>
      <BitField start="27" size="1" name="FLEXSPI_STOP_ACK" description="FLEXSPI stop acknowledge">
        <Enum name="FLEXSPI_STOP_ACK_0" start="0" description="FLEXSPI stop acknowledge is not asserted" />
        <Enum name="FLEXSPI_STOP_ACK_1" start="0x1" description="FLEXSPI stop acknowledge is asserted" />
      </BitField>
      <BitField start="28" size="1" name="FLEXIO1_STOP_ACK" description="FLEXIO1 stop acknowledge">
        <Enum name="FLEXIO1_STOP_ACK_0" start="0" description="FLEXIO1 stop acknowledge is not asserted" />
        <Enum name="FLEXIO1_STOP_ACK_1" start="0x1" description="FLEXIO1 stop acknowledge is asserted" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="IOMUXC_GPR_GPR5" access="Read/Write" description="GPR5 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="WDOG1_MASK" description="WDOG1 Timeout Mask">
        <Enum name="WDOG1_MASK_0" start="0" description="WDOG1 Timeout behaves normally" />
        <Enum name="WDOG1_MASK_1" start="0x1" description="WDOG1 Timeout is masked" />
      </BitField>
      <BitField start="7" size="1" name="WDOG2_MASK" description="WDOG2 Timeout Mask">
        <Enum name="WDOG2_MASK_0" start="0" description="WDOG2 Timeout behaves normally" />
        <Enum name="WDOG2_MASK_1" start="0x1" description="WDOG2 Timeout is masked" />
      </BitField>
      <BitField start="28" size="1" name="VREF_1M_CLK_GPT1" description="GPT1 1 MHz clock source select">
        <Enum name="VREF_1M_CLK_GPT1_0" start="0" description="GPT1 ipg_clk_highfreq driven by IPG_PERCLK" />
        <Enum name="VREF_1M_CLK_GPT1_1" start="0x1" description="GPT1 ipg_clk_highfreq driven by anatop 1 MHz clock" />
      </BitField>
      <BitField start="29" size="1" name="VREF_1M_CLK_GPT2" description="GPT2 1 MHz clock source select">
        <Enum name="VREF_1M_CLK_GPT2_0" start="0" description="GPT2 ipg_clk_highfreq driven by IPG_PERCLK" />
        <Enum name="VREF_1M_CLK_GPT2_1" start="0x1" description="GPT2 ipg_clk_highfreq driven by anatop 1 MHz clock" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="IOMUXC_GPR_GPR6" access="Read/Write" description="GPR6 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="IOMUXC_XBAR_DIR_SEL_2" description="IOMUXC XBAR_INOUT2 function direction select">
        <Enum name="IOMUXC_XBAR_DIR_SEL_2_0" start="0" description="XBAR_INOUT as input" />
        <Enum name="IOMUXC_XBAR_DIR_SEL_2_1" start="0x1" description="XBAR_INOUT as output" />
      </BitField>
      <BitField start="17" size="1" name="IOMUXC_XBAR_DIR_SEL_3" description="IOMUXC XBAR_INOUT3 function direction select">
        <Enum name="IOMUXC_XBAR_DIR_SEL_3_0" start="0" description="XBAR_INOUT as input" />
        <Enum name="IOMUXC_XBAR_DIR_SEL_3_1" start="0x1" description="XBAR_INOUT as output" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="IOMUXC_GPR_GPR7" access="Read/Write" description="GPR7 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPI2C1_STOP_REQ" description="LPI2C1 stop request">
        <Enum name="LPI2C1_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="LPI2C1_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="1" size="1" name="LPI2C2_STOP_REQ" description="LPI2C2 stop request">
        <Enum name="LPI2C2_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="LPI2C2_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="4" size="1" name="LPSPI1_STOP_REQ" description="LPSPI1 stop request">
        <Enum name="LPSPI1_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="LPSPI1_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="5" size="1" name="LPSPI2_STOP_REQ" description="LPSPI2 stop request">
        <Enum name="LPSPI2_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="LPSPI2_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="8" size="1" name="LPUART1_STOP_REQ" description="LPUART1 stop request">
        <Enum name="LPUART1_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="LPUART1_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="9" size="1" name="LPUART2_STOP_REQ" description="LPUART1 stop request">
        <Enum name="LPUART2_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="LPUART2_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="10" size="1" name="LPUART3_STOP_REQ" description="LPUART3 stop request">
        <Enum name="LPUART3_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="LPUART3_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="11" size="1" name="LPUART4_STOP_REQ" description="LPUART4 stop request">
        <Enum name="LPUART4_STOP_REQ_0" start="0" description="stop request off" />
        <Enum name="LPUART4_STOP_REQ_1" start="0x1" description="stop request on" />
      </BitField>
      <BitField start="16" size="1" name="LPI2C1_STOP_ACK" description="LPI2C1 stop acknowledge">
        <Enum name="LPI2C1_STOP_ACK_0" start="0" description="stop acknowledge is not asserted" />
        <Enum name="LPI2C1_STOP_ACK_1" start="0x1" description="stop acknowledge is asserted (the module is in Stop mode)" />
      </BitField>
      <BitField start="17" size="1" name="LPI2C2_STOP_ACK" description="LPI2C2 stop acknowledge">
        <Enum name="LPI2C2_STOP_ACK_0" start="0" description="stop acknowledge is not asserted" />
        <Enum name="LPI2C2_STOP_ACK_1" start="0x1" description="stop acknowledge is asserted" />
      </BitField>
      <BitField start="20" size="1" name="LPSPI1_STOP_ACK" description="LPSPI1 stop acknowledge">
        <Enum name="LPSPI1_STOP_ACK_0" start="0" description="stop acknowledge is not asserted" />
        <Enum name="LPSPI1_STOP_ACK_1" start="0x1" description="stop acknowledge is asserted" />
      </BitField>
      <BitField start="21" size="1" name="LPSPI2_STOP_ACK" description="LPSPI2 stop acknowledge">
        <Enum name="LPSPI2_STOP_ACK_0" start="0" description="stop acknowledge is not asserted" />
        <Enum name="LPSPI2_STOP_ACK_1" start="0x1" description="stop acknowledge is asserted" />
      </BitField>
      <BitField start="24" size="1" name="LPUART1_STOP_ACK" description="LPUART1 stop acknowledge">
        <Enum name="LPUART1_STOP_ACK_0" start="0" description="stop acknowledge is not asserted" />
        <Enum name="LPUART1_STOP_ACK_1" start="0x1" description="stop acknowledge is asserted" />
      </BitField>
      <BitField start="25" size="1" name="LPUART2_STOP_ACK" description="LPUART1 stop acknowledge">
        <Enum name="LPUART2_STOP_ACK_0" start="0" description="stop acknowledge is not asserted" />
        <Enum name="LPUART2_STOP_ACK_1" start="0x1" description="stop acknowledge is asserted" />
      </BitField>
      <BitField start="26" size="1" name="LPUART3_STOP_ACK" description="LPUART3 stop acknowledge">
        <Enum name="LPUART3_STOP_ACK_0" start="0" description="stop acknowledge is not asserted" />
        <Enum name="LPUART3_STOP_ACK_1" start="0x1" description="stop acknowledge is asserted" />
      </BitField>
      <BitField start="27" size="1" name="LPUART4_STOP_ACK" description="LPUART4 stop acknowledge">
        <Enum name="LPUART4_STOP_ACK_0" start="0" description="stop acknowledge is not asserted" />
        <Enum name="LPUART4_STOP_ACK_1" start="0x1" description="stop acknowledge is asserted" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="IOMUXC_GPR_GPR8" access="Read/Write" description="GPR8 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPI2C1_IPG_STOP_MODE" description="LPI2C1 stop mode selection, cannot change when ipg_stop is asserted.">
        <Enum name="LPI2C1_IPG_STOP_MODE_0" start="0" description="the module is functional in Stop mode" />
        <Enum name="LPI2C1_IPG_STOP_MODE_1" start="0x1" description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" />
      </BitField>
      <BitField start="1" size="1" name="LPI2C1_IPG_DOZE" description="LPI2C1 ipg_doze mode">
        <Enum name="LPI2C1_IPG_DOZE_0" start="0" description="not in doze mode" />
        <Enum name="LPI2C1_IPG_DOZE_1" start="0x1" description="in doze mode" />
      </BitField>
      <BitField start="2" size="1" name="LPI2C2_IPG_STOP_MODE" description="LPI2C2 stop mode selection, cannot change when ipg_stop is asserted.">
        <Enum name="LPI2C2_IPG_STOP_MODE_0" start="0" description="the module is functional in Stop mode" />
        <Enum name="LPI2C2_IPG_STOP_MODE_1" start="0x1" description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" />
      </BitField>
      <BitField start="3" size="1" name="LPI2C2_IPG_DOZE" description="LPI2C2 ipg_doze mode">
        <Enum name="LPI2C2_IPG_DOZE_0" start="0" description="not in doze mode" />
        <Enum name="LPI2C2_IPG_DOZE_1" start="0x1" description="in doze mode" />
      </BitField>
      <BitField start="8" size="1" name="LPSPI1_IPG_STOP_MODE" description="LPSPI1 stop mode selection, cannot change when ipg_stop is asserted.">
        <Enum name="LPSPI1_IPG_STOP_MODE_0" start="0" description="the module is functional in Stop mode" />
        <Enum name="LPSPI1_IPG_STOP_MODE_1" start="0x1" description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" />
      </BitField>
      <BitField start="9" size="1" name="LPSPI1_IPG_DOZE" description="LPSPI1 ipg_doze mode">
        <Enum name="LPSPI1_IPG_DOZE_0" start="0" description="not in doze mode" />
        <Enum name="LPSPI1_IPG_DOZE_1" start="0x1" description="in doze mode" />
      </BitField>
      <BitField start="10" size="1" name="LPSPI2_IPG_STOP_MODE" description="LPSPI2 stop mode selection, cannot change when ipg_stop is asserted.">
        <Enum name="LPSPI2_IPG_STOP_MODE_0" start="0" description="the module is functional in Stop mode" />
        <Enum name="LPSPI2_IPG_STOP_MODE_1" start="0x1" description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" />
      </BitField>
      <BitField start="11" size="1" name="LPSPI2_IPG_DOZE" description="LPSPI2 ipg_doze mode">
        <Enum name="LPSPI2_IPG_DOZE_0" start="0" description="not in doze mode" />
        <Enum name="LPSPI2_IPG_DOZE_1" start="0x1" description="in doze mode" />
      </BitField>
      <BitField start="16" size="1" name="LPUART1_IPG_STOP_MODE" description="LPUART1 stop mode selection, cannot change when ipg_stop is asserted.">
        <Enum name="LPUART1_IPG_STOP_MODE_0" start="0" description="the module is functional in Stop mode" />
        <Enum name="LPUART1_IPG_STOP_MODE_1" start="0x1" description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" />
      </BitField>
      <BitField start="17" size="1" name="LPUART1_IPG_DOZE" description="LPUART1 ipg_doze mode">
        <Enum name="LPUART1_IPG_DOZE_0" start="0" description="not in doze mode" />
        <Enum name="LPUART1_IPG_DOZE_1" start="0x1" description="in doze mode" />
      </BitField>
      <BitField start="18" size="1" name="LPUART2_IPG_STOP_MODE" description="LPUART2 stop mode selection, cannot change when ipg_stop is asserted.">
        <Enum name="LPUART2_IPG_STOP_MODE_0" start="0" description="the module is functional in Stop mode" />
        <Enum name="LPUART2_IPG_STOP_MODE_1" start="0x1" description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" />
      </BitField>
      <BitField start="19" size="1" name="LPUART2_IPG_DOZE" description="LPUART2 ipg_doze mode">
        <Enum name="LPUART2_IPG_DOZE_0" start="0" description="not in doze mode" />
        <Enum name="LPUART2_IPG_DOZE_1" start="0x1" description="in doze mode" />
      </BitField>
      <BitField start="20" size="1" name="LPUART3_IPG_STOP_MODE" description="LPUART3 stop mode selection, cannot change when ipg_stop is asserted.">
        <Enum name="LPUART3_IPG_STOP_MODE_0" start="0" description="the module is functional in Stop mode" />
        <Enum name="LPUART3_IPG_STOP_MODE_1" start="0x1" description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" />
      </BitField>
      <BitField start="21" size="1" name="LPUART3_IPG_DOZE" description="LPUART3 ipg_doze mode">
        <Enum name="LPUART3_IPG_DOZE_0" start="0" description="not in doze mode" />
        <Enum name="LPUART3_IPG_DOZE_1" start="0x1" description="in doze mode" />
      </BitField>
      <BitField start="22" size="1" name="LPUART4_IPG_STOP_MODE" description="LPUART4 stop mode selection, cannot change when ipg_stop is asserted.">
        <Enum name="LPUART4_IPG_STOP_MODE_0" start="0" description="the module is functional in Stop mode" />
        <Enum name="LPUART4_IPG_STOP_MODE_1" start="0x1" description="the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted" />
      </BitField>
      <BitField start="23" size="1" name="LPUART4_IPG_DOZE" description="LPUART4 ipg_doze mode">
        <Enum name="LPUART4_IPG_DOZE_0" start="0" description="not in doze mode" />
        <Enum name="LPUART4_IPG_DOZE_1" start="0x1" description="in doze mode" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="IOMUXC_GPR_GPR9" access="ReadOnly" description="GPR9 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x28" size="4" name="IOMUXC_GPR_GPR10" access="Read/Write" description="GPR10 General Purpose Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NIDEN" description="ARM non-secure (non-invasive) debug enable">
        <Enum name="NIDEN_0" start="0" description="Debug turned off." />
        <Enum name="NIDEN_1" start="0x1" description="Debug enabled (default)." />
      </BitField>
      <BitField start="1" size="1" name="DBG_EN" description="ARM invasive debug enable">
        <Enum name="DBG_EN_0" start="0" description="Debug turned off." />
        <Enum name="DBG_EN_1" start="0x1" description="Debug enabled (default)." />
      </BitField>
      <BitField start="2" size="1" name="SEC_ERR_RESP" description="Security error response enable for all security gaskets (on both AHB and AXI buses)">
        <Enum name="SEC_ERR_RESP_0" start="0" description="OKEY response" />
        <Enum name="SEC_ERR_RESP_1" start="0x1" description="SLVError (default)" />
      </BitField>
      <BitField start="4" size="1" name="DCPKEY_OCOTP_OR_KEYMUX" description="DCP Key selection bit.">
        <Enum name="DCPKEY_OCOTP_OR_KEYMUX_0" start="0" description="Select key from SNVS Master Key." />
        <Enum name="DCPKEY_OCOTP_OR_KEYMUX_1" start="0x1" description="Select key from OCOTP (SW_GP2)." />
      </BitField>
      <BitField start="8" size="1" name="OCRAM_TZ_EN" description="OCRAM TrustZone (TZ) enable.">
        <Enum name="OCRAM_TZ_EN_0" start="0" description="The TrustZone feature is disabled. Entire OCRAM space is available for all access types (secure/non-secure/user/supervisor)." />
        <Enum name="OCRAM_TZ_EN_1" start="0x1" description="The TrustZone feature is enabled. Access to address in the range specified by [ENDADDR:STARTADDR] follows the execution mode access policy described in CSU chapter." />
      </BitField>
      <BitField start="9" size="5" name="OCRAM_TZ_ADDR" description="OCRAM TrustZone (TZ) start address" />
      <BitField start="16" size="1" name="LOCK_NIDEN" description="Lock NIDEN field for changes">
        <Enum name="LOCK_NIDEN_0" start="0" description="Field is not locked" />
        <Enum name="LOCK_NIDEN_1" start="0x1" description="Field is locked (read access only)" />
      </BitField>
      <BitField start="17" size="1" name="LOCK_DBG_EN" description="Lock DBG_EN field for changes">
        <Enum name="LOCK_DBG_EN_0" start="0" description="Field is not locked" />
        <Enum name="LOCK_DBG_EN_1" start="0x1" description="Field is locked (read access only)" />
      </BitField>
      <BitField start="18" size="1" name="LOCK_SEC_ERR_RESP" description="Lock SEC_ERR_RESP field for changes">
        <Enum name="LOCK_SEC_ERR_RESP_0" start="0" description="Field is not locked" />
        <Enum name="LOCK_SEC_ERR_RESP_1" start="0x1" description="Field is locked (read access only)" />
      </BitField>
      <BitField start="20" size="1" name="LOCK_DCPKEY_OCOTP_OR_KEYMUX" description="Lock DCP Key OCOTP/Key MUX selection bit">
        <Enum name="LOCK_DCPKEY_OCOTP_OR_KEYMUX_0" start="0" description="Field is not locked" />
        <Enum name="LOCK_DCPKEY_OCOTP_OR_KEYMUX_1" start="0x1" description="Field is locked (read access only)" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_OCRAM_TZ_EN" description="Lock OCRAM_TZ_EN field for changes">
        <Enum name="LOCK_OCRAM_TZ_EN_0" start="0" description="Field is not locked" />
        <Enum name="LOCK_OCRAM_TZ_EN_1" start="0x1" description="Field is locked (read access only)" />
      </BitField>
      <BitField start="25" size="5" name="LOCK_OCRAM_TZ_ADDR" description="Lock OCRAM_TZ_ADDR field for changes">
        <Enum name="LOCK_OCRAM_TZ_ADDR_0" start="0" description="Field is not locked" />
        <Enum name="LOCK_OCRAM_TZ_ADDR_1" start="0x1" description="Field is locked (read access only)" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="IOMUXC_GPR_GPR11" access="Read/Write" description="GPR11 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="M7_APC_AC_R0_CTRL" description="Access control of memory region-0">
        <Enum name="M7_APC_AC_R0_CTRL_0" start="0" description="No access protection" />
        <Enum name="M7_APC_AC_R0_CTRL_1" start="0x1" description="M7 debug protection enabled" />
      </BitField>
      <BitField start="2" size="2" name="M7_APC_AC_R1_CTRL" description="Access control of memory region-1">
        <Enum name="M7_APC_AC_R1_CTRL_0" start="0" description="No access protection" />
        <Enum name="M7_APC_AC_R1_CTRL_1" start="0x1" description="M7 debug protection enabled" />
      </BitField>
      <BitField start="4" size="2" name="M7_APC_AC_R2_CTRL" description="Access control of memory region-2">
        <Enum name="M7_APC_AC_R2_CTRL_0" start="0" description="No access protection" />
        <Enum name="M7_APC_AC_R2_CTRL_1" start="0x1" description="M7 debug protection enabled" />
      </BitField>
      <BitField start="6" size="2" name="M7_APC_AC_R3_CTRL" description="Access control of memory region-3">
        <Enum name="M7_APC_AC_R3_CTRL_0" start="0" description="No access protection" />
        <Enum name="M7_APC_AC_R3_CTRL_1" start="0x1" description="M7 debug protection enabled" />
      </BitField>
      <BitField start="16" size="2" name="LOCK_M7_APC_AC_R0_CTRL" description="Lock M7_APC_AC_R0_CTRL field for changes" />
      <BitField start="18" size="2" name="LOCK_M7_APC_AC_R1_CTRL" description="Lock M7_APC_AC_R1_CTRL field for changes" />
      <BitField start="20" size="2" name="LOCK_M7_APC_AC_R2_CTRL" description="Lock M7_APC_AC_R2_CTRL field for changes" />
      <BitField start="22" size="2" name="LOCK_M7_APC_AC_R3_CTRL" description="Lock M7_APC_AC_R3_CTRL field for changes" />
    </Register>
    <Register start="+0x30" size="4" name="IOMUXC_GPR_GPR12" access="Read/Write" description="GPR12 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXIO1_IPG_STOP_MODE" description="FlexIO1 stop mode selection. Cannot change when ipg_stop is asserted.">
        <Enum name="FLEXIO1_IPG_STOP_MODE_0" start="0" description="FlexIO1 is functional in Stop mode." />
        <Enum name="FLEXIO1_IPG_STOP_MODE_1" start="0x1" description="When this bit is equal to 1'b1 and ipg_stop is asserted, FlexIO1 is not functional in Stop mode." />
      </BitField>
      <BitField start="1" size="1" name="FLEXIO1_IPG_DOZE" description="FLEXIO1 ipg_doze mode">
        <Enum name="FLEXIO1_IPG_DOZE_0" start="0" description="FLEXIO1 is not in doze mode" />
        <Enum name="FLEXIO1_IPG_DOZE_1" start="0x1" description="FLEXIO1 is in doze mode" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="IOMUXC_GPR_GPR13" access="Read/Write" description="GPR13 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="CACHE_USB" description="USB block cacheable attribute value of AXI transactions">
        <Enum name="CACHE_USB_0" start="0" description="Cacheable attribute is off for read/write transactions." />
        <Enum name="CACHE_USB_1" start="0x1" description="Cacheable attribute is on for read/write transactions." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="IOMUXC_GPR_GPR14" access="Read/Write" description="GPR14 General Purpose Register" reset_value="0x880000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="CM7_CFGITCMSZ" description="ITCM total size configuration">
        <Enum name="CM7_CFGITCMSZ_0" start="0" description="0 KB (No ITCM)" />
        <Enum name="CM7_CFGITCMSZ_3" start="0x3" description="4 KB" />
        <Enum name="CM7_CFGITCMSZ_4" start="0x4" description="8 KB" />
        <Enum name="CM7_CFGITCMSZ_5" start="0x5" description="16 KB" />
        <Enum name="CM7_CFGITCMSZ_6" start="0x6" description="32 KB" />
        <Enum name="CM7_CFGITCMSZ_7" start="0x7" description="64 KB" />
        <Enum name="CM7_CFGITCMSZ_8" start="0x8" description="128 KB" />
      </BitField>
      <BitField start="20" size="4" name="CM7_CFGDTCMSZ" description="DTCM total size configuration">
        <Enum name="CM7_CFGDTCMSZ_0" start="0" description="0 KB (No DTCM)" />
        <Enum name="CM7_CFGDTCMSZ_3" start="0x3" description="4 KB" />
        <Enum name="CM7_CFGDTCMSZ_4" start="0x4" description="8 KB" />
        <Enum name="CM7_CFGDTCMSZ_5" start="0x5" description="16 KB" />
        <Enum name="CM7_CFGDTCMSZ_6" start="0x6" description="32 KB" />
        <Enum name="CM7_CFGDTCMSZ_7" start="0x7" description="64 KB" />
        <Enum name="CM7_CFGDTCMSZ_8" start="0x8" description="128 KB" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="IOMUXC_GPR_GPR15" access="ReadOnly" description="GPR15 General Purpose Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF" />
    <Register start="+0x40" size="4" name="IOMUXC_GPR_GPR16" access="Read/Write" description="GPR16 General Purpose Register" reset_value="0x200003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT_ITCM_EN" description="ITCM enable initialization out of reset">
        <Enum name="INIT_ITCM_EN_0" start="0" description="ITCM is disabled" />
        <Enum name="INIT_ITCM_EN_1" start="0x1" description="ITCM is enabled" />
      </BitField>
      <BitField start="1" size="1" name="INIT_DTCM_EN" description="DTCM enable initialization out of reset">
        <Enum name="INIT_DTCM_EN_0" start="0" description="DTCM is disabled" />
        <Enum name="INIT_DTCM_EN_1" start="0x1" description="DTCM is enabled" />
      </BitField>
      <BitField start="2" size="1" name="FLEXRAM_BANK_CFG_SEL" description="FlexRAM bank config source select">
        <Enum name="FLEXRAM_BANK_CFG_SEL_0" start="0" description="use fuse value to config" />
        <Enum name="FLEXRAM_BANK_CFG_SEL_1" start="0x1" description="use FLEXRAM_BANK_CFG to config" />
      </BitField>
      <BitField start="6" size="1" name="LOCK_VTOR" description="Lock CM7_INIT_VTOR field for changes">
        <Enum name="LOCK_VTOR_0" start="0" description="CM7_INIT_VTOR field is not locked." />
        <Enum name="LOCK_VTOR_1" start="0x1" description="CM7_INIT_VTOR field is locked (read access only)." />
      </BitField>
      <BitField start="7" size="25" name="CM7_INIT_VTOR" description="Vector table offset register out of reset" />
    </Register>
    <Register start="+0x44" size="4" name="IOMUXC_GPR_GPR17" access="Read/Write" description="GPR17 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FLEXRAM_BANK_CFG" description="FlexRAM bank config value" />
    </Register>
    <Register start="+0x48" size="4" name="IOMUXC_GPR_GPR18" access="Read/Write" description="GPR18 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK_M7_APC_AC_R0_BOT" description="lock M7_APC_AC_R0_BOT field for changes">
        <Enum name="LOCK_M7_APC_AC_R0_BOT_0" start="0" description="Register field [31:1] is not locked" />
        <Enum name="LOCK_M7_APC_AC_R0_BOT_1" start="0x1" description="Register field [31:1] is locked (read access only)" />
      </BitField>
      <BitField start="3" size="29" name="M7_APC_AC_R0_BOT" description="APC end address of memory region-0" />
    </Register>
    <Register start="+0x4C" size="4" name="IOMUXC_GPR_GPR19" access="Read/Write" description="GPR19 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK_M7_APC_AC_R0_TOP" description="lock M7_APC_AC_R0_TOP field for changes">
        <Enum name="LOCK_M7_APC_AC_R0_TOP_0" start="0" description="Register field [31:1] is not locked" />
        <Enum name="LOCK_M7_APC_AC_R0_TOP_1" start="0x1" description="Register field [31:1] is locked (read access only)" />
      </BitField>
      <BitField start="3" size="29" name="M7_APC_AC_R0_TOP" description="APC start address of memory region-0" />
    </Register>
    <Register start="+0x50" size="4" name="IOMUXC_GPR_GPR20" access="Read/Write" description="GPR20 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK_M7_APC_AC_R1_BOT" description="lock M7_APC_AC_R1_BOT field for changes">
        <Enum name="LOCK_M7_APC_AC_R1_BOT_0" start="0" description="Register field [31:1] is not locked" />
        <Enum name="LOCK_M7_APC_AC_R1_BOT_1" start="0x1" description="Register field [31:1] is locked (read access only)" />
      </BitField>
      <BitField start="3" size="29" name="M7_APC_AC_R1_BOT" description="APC end address of memory region-1" />
    </Register>
    <Register start="+0x54" size="4" name="IOMUXC_GPR_GPR21" access="Read/Write" description="GPR21 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK_M7_APC_AC_R1_TOP" description="lock M7_APC_AC_R1_TOP field for changes">
        <Enum name="LOCK_M7_APC_AC_R1_TOP_0" start="0" description="Register field [31:1] is not locked" />
        <Enum name="LOCK_M7_APC_AC_R1_TOP_1" start="0x1" description="Register field [31:1] is locked (read access only)" />
      </BitField>
      <BitField start="3" size="29" name="M7_APC_AC_R1_TOP" description="APC start address of memory region-1" />
    </Register>
    <Register start="+0x58" size="4" name="IOMUXC_GPR_GPR22" access="Read/Write" description="GPR22 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK_M7_APC_AC_R2_BOT" description="lock M7_APC_AC_R2_BOT field for changes">
        <Enum name="LOCK_M7_APC_AC_R2_BOT_0" start="0" description="Register field [31:1] is not locked" />
        <Enum name="LOCK_M7_APC_AC_R2_BOT_1" start="0x1" description="Register field [31:1] is locked (read access only)" />
      </BitField>
      <BitField start="3" size="29" name="M7_APC_AC_R2_BOT" description="APC end address of memory region-2" />
    </Register>
    <Register start="+0x5C" size="4" name="IOMUXC_GPR_GPR23" access="Read/Write" description="GPR23 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK_M7_APC_AC_R2_TOP" description="lock M7_APC_AC_R2_TOP field for changes">
        <Enum name="LOCK_M7_APC_AC_R2_TOP_0" start="0" description="Register field [31:1] is not locked" />
        <Enum name="LOCK_M7_APC_AC_R2_TOP_1" start="0x1" description="Register field [31:1] is locked (read access only)" />
      </BitField>
      <BitField start="3" size="29" name="M7_APC_AC_R2_TOP" description="APC start address of memory region-2" />
    </Register>
    <Register start="+0x60" size="4" name="IOMUXC_GPR_GPR24" access="Read/Write" description="GPR24 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK_M7_APC_AC_R3_BOT" description="lock M7_APC_AC_R3_BOT field for changes">
        <Enum name="LOCK_M7_APC_AC_R3_BOT_0" start="0" description="Register field [31:1] is not locked" />
        <Enum name="LOCK_M7_APC_AC_R3_BOT_1" start="0x1" description="Register field [31:1] is locked (read access only)" />
      </BitField>
      <BitField start="3" size="29" name="M7_APC_AC_R3_BOT" description="APC end address of memory region-3" />
    </Register>
    <Register start="+0x64" size="4" name="IOMUXC_GPR_GPR25" access="Read/Write" description="GPR25 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK_M7_APC_AC_R3_TOP" description="lock M7_APC_AC_R3_TOP field for changes">
        <Enum name="LOCK_M7_APC_AC_R3_TOP_0" start="0" description="Register field [31:1] is not locked" />
        <Enum name="LOCK_M7_APC_AC_R3_TOP_1" start="0x1" description="Register field [31:1] is locked (read access only)" />
      </BitField>
      <BitField start="3" size="29" name="M7_APC_AC_R3_TOP" description="APC start address of memory region-3" />
    </Register>
    <Register start="+0x68" size="4" name="IOMUXC_GPR_GPR26" access="Read/Write" description="GPR26 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_SEL" description="Select GPIO1 or GPIO2" />
    </Register>
    <Register start="+0x6C" size="4" name="IOMUXC_GPR_GPR27" access="Read/Write" description="GPR27 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="20" name="FLEXSPI_REMAP_ADDR_START" description="Start address of flexspi1" />
    </Register>
    <Register start="+0x70" size="4" name="IOMUXC_GPR_GPR28" access="Read/Write" description="GPR28 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="20" name="FLEXSPI_REMAP_ADDR_END" description="End address of flexspi1" />
    </Register>
    <Register start="+0x74" size="4" name="IOMUXC_GPR_GPR29" access="Read/Write" description="GPR29 General Purpose Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="20" name="FLEXSPI_REMAP_ADDR_OFFSET" description="Offset address of flexspi1" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLEXRAM" start="0x400B0000" description="FLEXRAM">
    <Register start="+0" size="4" name="TCM_CTRL" access="Read/Write" description="TCM CRTL Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TCM_WWAIT_EN" description="TCM Write Wait Mode Enable">
        <Enum name="TCM_WWAIT_EN_0" start="0" description="TCM write fast mode: Write RAM accesses are expected to be finished in 1-cycle." />
        <Enum name="TCM_WWAIT_EN_1" start="0x1" description="TCM write wait mode: Write RAM accesses are expected to be finished in 2-cycles." />
      </BitField>
      <BitField start="1" size="1" name="TCM_RWAIT_EN" description="TCM Read Wait Mode Enable">
        <Enum name="TCM_RWAIT_EN_0" start="0" description="TCM read fast mode: Read RAM accesses are expected to be finished in 1-cycle." />
        <Enum name="TCM_RWAIT_EN_1" start="0x1" description="TCM read wait mode: Read RAM accesses are expected to be finished in 2-cycles." />
      </BitField>
      <BitField start="2" size="1" name="FORCE_CLK_ON" description="Force RAM Clock Always On" />
    </Register>
    <Register start="+0x4" size="4" name="OCRAM_MAGIC_ADDR" access="Read/Write" description="OCRAM Magic Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OCRAM_WR_RD_SEL" description="OCRAM Write Read Select">
        <Enum name="OCRAM_WR_RD_SEL_0" start="0" description="When OCRAM read access hits magic address, it will generate interrupt." />
        <Enum name="OCRAM_WR_RD_SEL_1" start="0x1" description="When OCRAM write access hits magic address, it will generate interrupt." />
      </BitField>
      <BitField start="1" size="14" name="OCRAM_MAGIC_ADDR" description="OCRAM Magic Address" />
    </Register>
    <Register start="+0x8" size="4" name="DTCM_MAGIC_ADDR" access="Read/Write" description="DTCM Magic Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DTCM_WR_RD_SEL" description="DTCM Write Read Select">
        <Enum name="DTCM_WR_RD_SEL_0" start="0" description="When DTCM read access hits magic address, it will generate interrupt." />
        <Enum name="DTCM_WR_RD_SEL_1" start="0x1" description="When DTCM write access hits magic address, it will generate interrupt." />
      </BitField>
      <BitField start="1" size="14" name="DTCM_MAGIC_ADDR" description="DTCM Magic Address" />
    </Register>
    <Register start="+0xC" size="4" name="ITCM_MAGIC_ADDR" access="Read/Write" description="ITCM Magic Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ITCM_WR_RD_SEL" description="ITCM Write Read Select">
        <Enum name="ITCM_WR_RD_SEL_0" start="0" description="When ITCM read access hits magic address, it will generate interrupt." />
        <Enum name="ITCM_WR_RD_SEL_1" start="0x1" description="When ITCM write access hits magic address, it will generate interrupt." />
      </BitField>
      <BitField start="1" size="14" name="ITCM_MAGIC_ADDR" description="ITCM Magic Address" />
    </Register>
    <Register start="+0x10" size="4" name="INT_STATUS" access="Read/Write" description="Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ITCM_MAM_STATUS" description="ITCM Magic Address Match Status">
        <Enum name="ITCM_MAM_STATUS_0" start="0" description="ITCM did not access magic address." />
        <Enum name="ITCM_MAM_STATUS_1" start="0x1" description="ITCM accessed magic address." />
      </BitField>
      <BitField start="1" size="1" name="DTCM_MAM_STATUS" description="DTCM Magic Address Match Status">
        <Enum name="DTCM_MAM_STATUS_0" start="0" description="DTCM did not access magic address." />
        <Enum name="DTCM_MAM_STATUS_1" start="0x1" description="DTCM accessed magic address." />
      </BitField>
      <BitField start="2" size="1" name="OCRAM_MAM_STATUS" description="OCRAM Magic Address Match Status">
        <Enum name="OCRAM_MAM_STATUS_0" start="0" description="OCRAM did not access magic address." />
        <Enum name="OCRAM_MAM_STATUS_1" start="0x1" description="OCRAM accessed magic address." />
      </BitField>
      <BitField start="3" size="1" name="ITCM_ERR_STATUS" description="ITCM Access Error Status">
        <Enum name="ITCM_ERR_STATUS_0" start="0" description="ITCM access error does not happen" />
        <Enum name="ITCM_ERR_STATUS_1" start="0x1" description="ITCM access error happens." />
      </BitField>
      <BitField start="4" size="1" name="DTCM_ERR_STATUS" description="DTCM Access Error Status">
        <Enum name="DTCM_ERR_STATUS_0" start="0" description="DTCM access error does not happen" />
        <Enum name="DTCM_ERR_STATUS_1" start="0x1" description="DTCM access error happens." />
      </BitField>
      <BitField start="5" size="1" name="OCRAM_ERR_STATUS" description="OCRAM Access Error Status">
        <Enum name="OCRAM_ERR_STATUS_0" start="0" description="OCRAM access error does not happen" />
        <Enum name="OCRAM_ERR_STATUS_1" start="0x1" description="OCRAM access error happens." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="INT_STAT_EN" access="Read/Write" description="Interrupt Status Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ITCM_MAM_STAT_EN" description="ITCM Magic Address Match Status Enable">
        <Enum name="ITCM_MAM_STAT_EN_0" start="0" description="Masked" />
        <Enum name="ITCM_MAM_STAT_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="DTCM_MAM_STAT_EN" description="DTCM Magic Address Match Status Enable">
        <Enum name="DTCM_MAM_STAT_EN_0" start="0" description="Masked" />
        <Enum name="DTCM_MAM_STAT_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="OCRAM_MAM_STAT_EN" description="OCRAM Magic Address Match Status Enable">
        <Enum name="OCRAM_MAM_STAT_EN_0" start="0" description="Masked" />
        <Enum name="OCRAM_MAM_STAT_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="ITCM_ERR_STAT_EN" description="ITCM Access Error Status Enable">
        <Enum name="ITCM_ERR_STAT_EN_0" start="0" description="Masked" />
        <Enum name="ITCM_ERR_STAT_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="4" size="1" name="DTCM_ERR_STAT_EN" description="DTCM Access Error Status Enable">
        <Enum name="DTCM_ERR_STAT_EN_0" start="0" description="Masked" />
        <Enum name="DTCM_ERR_STAT_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="5" size="1" name="OCRAM_ERR_STAT_EN" description="OCRAM Access Error Status Enable">
        <Enum name="OCRAM_ERR_STAT_EN_0" start="0" description="Masked" />
        <Enum name="OCRAM_ERR_STAT_EN_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="INT_SIG_EN" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ITCM_MAM_SIG_EN" description="ITCM Magic Address Match Interrupt Enable">
        <Enum name="ITCM_MAM_SIG_EN_0" start="0" description="Masked" />
        <Enum name="ITCM_MAM_SIG_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="DTCM_MAM_SIG_EN" description="DTCM Magic Address Match Interrupt Enable">
        <Enum name="DTCM_MAM_SIG_EN_0" start="0" description="Masked" />
        <Enum name="DTCM_MAM_SIG_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="OCRAM_MAM_SIG_EN" description="OCRAM Magic Address Match Interrupt Enable">
        <Enum name="OCRAM_MAM_SIG_EN_0" start="0" description="Masked" />
        <Enum name="OCRAM_MAM_SIG_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="ITCM_ERR_SIG_EN" description="ITCM Access Error Interrupt Enable">
        <Enum name="ITCM_ERR_SIG_EN_0" start="0" description="Masked" />
        <Enum name="ITCM_ERR_SIG_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="4" size="1" name="DTCM_ERR_SIG_EN" description="DTCM Access Error Interrupt Enable">
        <Enum name="DTCM_ERR_SIG_EN_0" start="0" description="Masked" />
        <Enum name="DTCM_ERR_SIG_EN_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="5" size="1" name="OCRAM_ERR_SIG_EN" description="OCRAM Access Error Interrupt Enable">
        <Enum name="OCRAM_ERR_SIG_EN_0" start="0" description="Masked" />
        <Enum name="OCRAM_ERR_SIG_EN_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" start="0x400B4000" description="EWM">
    <Register start="+0" size="1" name="CTRL" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EWMEN" description="EWM enable." />
      <BitField start="1" size="1" name="ASSIN" description="EWM_in's Assertion State Select." />
      <BitField start="2" size="1" name="INEN" description="Input Enable." />
      <BitField start="3" size="1" name="INTEN" description="Interrupt Enable." />
    </Register>
    <Register start="+0x1" size="1" name="SERV" access="Read/Write" description="Service Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SERVICE" description="SERVICE" />
    </Register>
    <Register start="+0x2" size="1" name="CMPL" access="Read/Write" description="Compare Low Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREL" description="COMPAREL" />
    </Register>
    <Register start="+0x3" size="1" name="CMPH" access="Read/Write" description="Compare High Register" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREH" description="COMPAREH" />
    </Register>
    <Register start="+0x4" size="1" name="CLKCTRL" access="Read/Write" description="Clock Control Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="CLKSEL" description="CLKSEL" />
    </Register>
    <Register start="+0x5" size="1" name="CLKPRESCALER" access="Read/Write" description="Clock Prescaler Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CLK_DIV" description="CLK_DIV" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG1" start="0x400B8000" description="WDOG">
    <Register start="+0" size="2" name="WCR" access="Read/Write" description="Watchdog Control Register" reset_value="0x30" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="WDZST" description="WDZST">
        <Enum name="WDZST_0" start="0" description="Continue timer operation (Default)." />
        <Enum name="WDZST_1" start="0x1" description="Suspend the watchdog timer." />
      </BitField>
      <BitField start="1" size="1" name="WDBG" description="WDBG">
        <Enum name="WDBG_0" start="0" description="Continue WDOG timer operation (Default)." />
        <Enum name="WDBG_1" start="0x1" description="Suspend the watchdog timer." />
      </BitField>
      <BitField start="2" size="1" name="WDE" description="WDE">
        <Enum name="WDE_0" start="0" description="Disable the Watchdog (Default)." />
        <Enum name="WDE_1" start="0x1" description="Enable the Watchdog." />
      </BitField>
      <BitField start="3" size="1" name="WDT" description="WDT">
        <Enum name="WDT_0" start="0" description="No effect on WDOG_B (Default)." />
        <Enum name="WDT_1" start="0x1" description="Assert WDOG_B upon a Watchdog Time-out event." />
      </BitField>
      <BitField start="4" size="1" name="SRS" description="SRS">
        <Enum name="SRS_0" start="0" description="Assert system reset signal." />
        <Enum name="SRS_1" start="0x1" description="No effect on the system (Default)." />
      </BitField>
      <BitField start="5" size="1" name="WDA" description="WDA">
        <Enum name="WDA_0" start="0" description="Assert WDOG_B output." />
        <Enum name="WDA_1" start="0x1" description="No effect on system (Default)." />
      </BitField>
      <BitField start="6" size="1" name="SRE" description="software reset extension, an option way to generate software reset">
        <Enum name="SRE_0" start="0" description="using original way to generate software reset (default)" />
        <Enum name="SRE_1" start="0x1" description="using new way to generate software reset." />
      </BitField>
      <BitField start="7" size="1" name="WDW" description="WDW">
        <Enum name="WDW_0" start="0" description="Continue WDOG timer operation (Default)." />
        <Enum name="WDW_1" start="0x1" description="Suspend WDOG timer operation." />
      </BitField>
      <BitField start="8" size="8" name="WT" description="WT">
        <Enum name="WT_0" start="0" description="- 0.5 Seconds (Default)." />
        <Enum name="WT_1" start="0x1" description="- 1.0 Seconds." />
        <Enum name="WT_2" start="0x2" description="- 1.5 Seconds." />
        <Enum name="WT_3" start="0x3" description="- 2.0 Seconds." />
        <Enum name="WT_255" start="0xFF" description="- 128 Seconds." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="WSR" access="Read/Write" description="Watchdog Service Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WSR" description="WSR">
        <Enum name="WSR_21845" start="0x5555" description="Write to the Watchdog Service Register (WDOG_WSR)." />
        <Enum name="WSR_43690" start="0xAAAA" description="Write to the Watchdog Service Register (WDOG_WSR)." />
      </BitField>
    </Register>
    <Register start="+0x4" size="2" name="WRSR" access="ReadOnly" description="Watchdog Reset Status Register" reset_value="0x10" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="SFTW" description="SFTW">
        <Enum name="SFTW_0" start="0" description="Reset is not the result of a software reset." />
        <Enum name="SFTW_1" start="0x1" description="Reset is the result of a software reset." />
      </BitField>
      <BitField start="1" size="1" name="TOUT" description="TOUT">
        <Enum name="TOUT_0" start="0" description="Reset is not the result of a WDOG timeout." />
        <Enum name="TOUT_1" start="0x1" description="Reset is the result of a WDOG timeout." />
      </BitField>
      <BitField start="4" size="1" name="POR" description="POR">
        <Enum name="POR_0" start="0" description="Reset is not the result of a power on reset." />
        <Enum name="POR_1" start="0x1" description="Reset is the result of a power on reset." />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="WICR" access="Read/Write" description="Watchdog Interrupt Control Register" reset_value="0x4" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="WICT" description="WICT">
        <Enum name="WICT_0" start="0" description="WICT[7:0] = Time duration between interrupt and time-out is 0 seconds." />
        <Enum name="WICT_1" start="0x1" description="WICT[7:0] = Time duration between interrupt and time-out is 0.5 seconds." />
        <Enum name="WICT_4" start="0x4" description="WICT[7:0] = Time duration between interrupt and time-out is 2 seconds (Default)." />
        <Enum name="WICT_255" start="0xFF" description="WICT[7:0] = Time duration between interrupt and time-out is 127.5 seconds." />
      </BitField>
      <BitField start="14" size="1" name="WTIS" description="WTIS">
        <Enum name="WTIS_0" start="0" description="No interrupt has occurred (Default)." />
        <Enum name="WTIS_1" start="0x1" description="Interrupt has occurred" />
      </BitField>
      <BitField start="15" size="1" name="WIE" description="WIE">
        <Enum name="WIE_0" start="0" description="Disable Interrupt (Default)." />
        <Enum name="WIE_1" start="0x1" description="Enable Interrupt." />
      </BitField>
    </Register>
    <Register start="+0x8" size="2" name="WMCR" access="Read/Write" description="Watchdog Miscellaneous Control Register" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="PDE" description="PDE">
        <Enum name="PDE_0" start="0" description="Power Down Counter of WDOG is disabled." />
        <Enum name="PDE_1" start="0x1" description="Power Down Counter of WDOG is enabled (Default)." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG2" start="0x400D0000" description="WDOG">
    <Register start="+0" size="2" name="WCR" access="Read/Write" description="Watchdog Control Register" reset_value="0x30" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="WDZST" description="WDZST">
        <Enum name="WDZST_0" start="0" description="Continue timer operation (Default)." />
        <Enum name="WDZST_1" start="0x1" description="Suspend the watchdog timer." />
      </BitField>
      <BitField start="1" size="1" name="WDBG" description="WDBG">
        <Enum name="WDBG_0" start="0" description="Continue WDOG timer operation (Default)." />
        <Enum name="WDBG_1" start="0x1" description="Suspend the watchdog timer." />
      </BitField>
      <BitField start="2" size="1" name="WDE" description="WDE">
        <Enum name="WDE_0" start="0" description="Disable the Watchdog (Default)." />
        <Enum name="WDE_1" start="0x1" description="Enable the Watchdog." />
      </BitField>
      <BitField start="3" size="1" name="WDT" description="WDT">
        <Enum name="WDT_0" start="0" description="No effect on WDOG_B (Default)." />
        <Enum name="WDT_1" start="0x1" description="Assert WDOG_B upon a Watchdog Time-out event." />
      </BitField>
      <BitField start="4" size="1" name="SRS" description="SRS">
        <Enum name="SRS_0" start="0" description="Assert system reset signal." />
        <Enum name="SRS_1" start="0x1" description="No effect on the system (Default)." />
      </BitField>
      <BitField start="5" size="1" name="WDA" description="WDA">
        <Enum name="WDA_0" start="0" description="Assert WDOG_B output." />
        <Enum name="WDA_1" start="0x1" description="No effect on system (Default)." />
      </BitField>
      <BitField start="6" size="1" name="SRE" description="software reset extension, an option way to generate software reset">
        <Enum name="SRE_0" start="0" description="using original way to generate software reset (default)" />
        <Enum name="SRE_1" start="0x1" description="using new way to generate software reset." />
      </BitField>
      <BitField start="7" size="1" name="WDW" description="WDW">
        <Enum name="WDW_0" start="0" description="Continue WDOG timer operation (Default)." />
        <Enum name="WDW_1" start="0x1" description="Suspend WDOG timer operation." />
      </BitField>
      <BitField start="8" size="8" name="WT" description="WT">
        <Enum name="WT_0" start="0" description="- 0.5 Seconds (Default)." />
        <Enum name="WT_1" start="0x1" description="- 1.0 Seconds." />
        <Enum name="WT_2" start="0x2" description="- 1.5 Seconds." />
        <Enum name="WT_3" start="0x3" description="- 2.0 Seconds." />
        <Enum name="WT_255" start="0xFF" description="- 128 Seconds." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="WSR" access="Read/Write" description="Watchdog Service Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WSR" description="WSR">
        <Enum name="WSR_21845" start="0x5555" description="Write to the Watchdog Service Register (WDOG_WSR)." />
        <Enum name="WSR_43690" start="0xAAAA" description="Write to the Watchdog Service Register (WDOG_WSR)." />
      </BitField>
    </Register>
    <Register start="+0x4" size="2" name="WRSR" access="ReadOnly" description="Watchdog Reset Status Register" reset_value="0x10" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="SFTW" description="SFTW">
        <Enum name="SFTW_0" start="0" description="Reset is not the result of a software reset." />
        <Enum name="SFTW_1" start="0x1" description="Reset is the result of a software reset." />
      </BitField>
      <BitField start="1" size="1" name="TOUT" description="TOUT">
        <Enum name="TOUT_0" start="0" description="Reset is not the result of a WDOG timeout." />
        <Enum name="TOUT_1" start="0x1" description="Reset is the result of a WDOG timeout." />
      </BitField>
      <BitField start="4" size="1" name="POR" description="POR">
        <Enum name="POR_0" start="0" description="Reset is not the result of a power on reset." />
        <Enum name="POR_1" start="0x1" description="Reset is the result of a power on reset." />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="WICR" access="Read/Write" description="Watchdog Interrupt Control Register" reset_value="0x4" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="WICT" description="WICT">
        <Enum name="WICT_0" start="0" description="WICT[7:0] = Time duration between interrupt and time-out is 0 seconds." />
        <Enum name="WICT_1" start="0x1" description="WICT[7:0] = Time duration between interrupt and time-out is 0.5 seconds." />
        <Enum name="WICT_4" start="0x4" description="WICT[7:0] = Time duration between interrupt and time-out is 2 seconds (Default)." />
        <Enum name="WICT_255" start="0xFF" description="WICT[7:0] = Time duration between interrupt and time-out is 127.5 seconds." />
      </BitField>
      <BitField start="14" size="1" name="WTIS" description="WTIS">
        <Enum name="WTIS_0" start="0" description="No interrupt has occurred (Default)." />
        <Enum name="WTIS_1" start="0x1" description="Interrupt has occurred" />
      </BitField>
      <BitField start="15" size="1" name="WIE" description="WIE">
        <Enum name="WIE_0" start="0" description="Disable Interrupt (Default)." />
        <Enum name="WIE_1" start="0x1" description="Enable Interrupt." />
      </BitField>
    </Register>
    <Register start="+0x8" size="2" name="WMCR" access="Read/Write" description="Watchdog Miscellaneous Control Register" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="PDE" description="PDE">
        <Enum name="PDE_0" start="0" description="Power Down Counter of WDOG is disabled." />
        <Enum name="PDE_1" start="0x1" description="Power Down Counter of WDOG is enabled (Default)." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTWDOG" start="0x400BC000" description="WDOG">
    <Register start="+0" size="4" name="CS" access="Read/Write" description="Watchdog Control and Status Register" reset_value="0x2980" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STOP" description="Stop Enable">
        <Enum name="STOP_0" start="0" description="Watchdog disabled in chip stop mode." />
        <Enum name="STOP_1" start="0x1" description="Watchdog enabled in chip stop mode." />
      </BitField>
      <BitField start="1" size="1" name="WAIT" description="Wait Enable">
        <Enum name="WAIT_0" start="0" description="Watchdog disabled in chip wait mode." />
        <Enum name="WAIT_1" start="0x1" description="Watchdog enabled in chip wait mode." />
      </BitField>
      <BitField start="2" size="1" name="DBG" description="Debug Enable">
        <Enum name="DBG_0" start="0" description="Watchdog disabled in chip debug mode." />
        <Enum name="DBG_1" start="0x1" description="Watchdog enabled in chip debug mode." />
      </BitField>
      <BitField start="3" size="2" name="TST" description="Watchdog Test">
        <Enum name="TST_0" start="0" description="Watchdog test mode disabled." />
        <Enum name="TST_1" start="0x1" description="Watchdog user mode enabled. (Watchdog test mode disabled.) After testing the watchdog, software should use this setting to indicate that the watchdog is functioning normally in user mode." />
        <Enum name="TST_2" start="0x2" description="Watchdog test mode enabled, only the low byte is used. CNT[CNTLOW] is compared with TOVAL[TOVALLOW]." />
        <Enum name="TST_3" start="0x3" description="Watchdog test mode enabled, only the high byte is used. CNT[CNTHIGH] is compared with TOVAL[TOVALHIGH]." />
      </BitField>
      <BitField start="5" size="1" name="UPDATE" description="Allow updates">
        <Enum name="UPDATE_0" start="0" description="Updates not allowed. After the initial configuration, the watchdog cannot be later modified without forcing a reset." />
        <Enum name="UPDATE_1" start="0x1" description="Updates allowed. Software can modify the watchdog configuration registers within 128 bus clocks after performing the unlock write sequence." />
      </BitField>
      <BitField start="6" size="1" name="INT" description="Watchdog Interrupt">
        <Enum name="INT_0" start="0" description="Watchdog interrupts are disabled. Watchdog resets are not delayed." />
        <Enum name="INT_1" start="0x1" description="Watchdog interrupts are enabled. Watchdog resets are delayed by 128 bus clocks from the interrupt vector fetch." />
      </BitField>
      <BitField start="7" size="1" name="EN" description="Watchdog Enable">
        <Enum name="EN_0" start="0" description="Watchdog disabled." />
        <Enum name="EN_1" start="0x1" description="Watchdog enabled." />
      </BitField>
      <BitField start="8" size="2" name="CLK" description="Watchdog Clock">
        <Enum name="CLK_0" start="0" description="Bus clock" />
        <Enum name="CLK_1" start="0x1" description="LPO clock" />
        <Enum name="CLK_2" start="0x2" description="INTCLK (internal clock)" />
        <Enum name="CLK_3" start="0x3" description="ERCLK (external reference clock)" />
      </BitField>
      <BitField start="10" size="1" name="RCS" description="Reconfiguration Success">
        <Enum name="RCS_0" start="0" description="Reconfiguring WDOG." />
        <Enum name="RCS_1" start="0x1" description="Reconfiguration is successful." />
      </BitField>
      <BitField start="11" size="1" name="ULK" description="Unlock status">
        <Enum name="ULK_0" start="0" description="WDOG is locked." />
        <Enum name="ULK_1" start="0x1" description="WDOG is unlocked." />
      </BitField>
      <BitField start="12" size="1" name="PRES" description="Watchdog prescaler">
        <Enum name="PRES_0" start="0" description="256 prescaler disabled." />
        <Enum name="PRES_1" start="0x1" description="256 prescaler enabled." />
      </BitField>
      <BitField start="13" size="1" name="CMD32EN" description="Enables or disables WDOG support for 32-bit (otherwise 16-bit or 8-bit) refresh/unlock command write words">
        <Enum name="CMD32EN_0" start="0" description="Disables support for 32-bit refresh/unlock command write words. Only 16-bit or 8-bit is supported." />
        <Enum name="CMD32EN_1" start="0x1" description="Enables support for 32-bit refresh/unlock command write words. 16-bit or 8-bit is NOT supported." />
      </BitField>
      <BitField start="14" size="1" name="FLG" description="Watchdog Interrupt Flag">
        <Enum name="FLG_0" start="0" description="No interrupt occurred." />
        <Enum name="FLG_1" start="0x1" description="An interrupt occurred." />
      </BitField>
      <BitField start="15" size="1" name="WIN" description="Watchdog Window">
        <Enum name="WIN_0" start="0" description="Window mode disabled." />
        <Enum name="WIN_1" start="0x1" description="Window mode enabled." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CNT" access="Read/Write" description="Watchdog Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CNTLOW" description="Low byte of the Watchdog Counter" />
      <BitField start="8" size="8" name="CNTHIGH" description="High byte of the Watchdog Counter" />
    </Register>
    <Register start="+0x8" size="4" name="TOVAL" access="Read/Write" description="Watchdog Timeout Value Register" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TOVALLOW" description="Low byte of the timeout value" />
      <BitField start="8" size="8" name="TOVALHIGH" description="High byte of the timeout value" />
    </Register>
    <Register start="+0xC" size="4" name="WIN" access="Read/Write" description="Watchdog Window Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WINLOW" description="Low byte of Watchdog Window" />
      <BitField start="8" size="8" name="WINHIGH" description="High byte of Watchdog Window" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC1" start="0x400C4000" description="Analog-to-Digital Converter">
    <Register start="+0" size="4" name="ADC1_HC0" access="Read/Write" description="Control register for hardware triggers" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input Channel Select">
        <Enum name="ADCH_16" start="0x10" description="External channel selection from ADC_ETC" />
        <Enum name="ADCH_25" start="0x19" description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" />
        <Enum name="ADCH_31" start="0x1F" description="Conversion Disabled. Hardware Triggers will not initiate any conversion." />
      </BitField>
      <BitField start="7" size="1" name="AIEN" description="Conversion Complete Interrupt Enable/Disable Control">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt disabled" />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x4+0" size="4" name="ADC1_HC1" access="Read/Write" description="Control register for hardware triggers" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input Channel Select">
        <Enum name="ADCH_16" start="0x10" description="External channel selection from ADC_ETC" />
        <Enum name="ADCH_25" start="0x19" description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" />
        <Enum name="ADCH_31" start="0x1F" description="Conversion Disabled. Hardware Triggers will not initiate any conversion." />
      </BitField>
      <BitField start="7" size="1" name="AIEN" description="Conversion Complete Interrupt Enable/Disable Control">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt disabled" />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x4+4" size="4" name="ADC1_HC2" access="Read/Write" description="Control register for hardware triggers" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input Channel Select">
        <Enum name="ADCH_16" start="0x10" description="External channel selection from ADC_ETC" />
        <Enum name="ADCH_25" start="0x19" description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" />
        <Enum name="ADCH_31" start="0x1F" description="Conversion Disabled. Hardware Triggers will not initiate any conversion." />
      </BitField>
      <BitField start="7" size="1" name="AIEN" description="Conversion Complete Interrupt Enable/Disable Control">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt disabled" />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x4+8" size="4" name="ADC1_HC3" access="Read/Write" description="Control register for hardware triggers" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input Channel Select">
        <Enum name="ADCH_16" start="0x10" description="External channel selection from ADC_ETC" />
        <Enum name="ADCH_25" start="0x19" description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" />
        <Enum name="ADCH_31" start="0x1F" description="Conversion Disabled. Hardware Triggers will not initiate any conversion." />
      </BitField>
      <BitField start="7" size="1" name="AIEN" description="Conversion Complete Interrupt Enable/Disable Control">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt disabled" />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x4+12" size="4" name="ADC1_HC4" access="Read/Write" description="Control register for hardware triggers" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input Channel Select">
        <Enum name="ADCH_16" start="0x10" description="External channel selection from ADC_ETC" />
        <Enum name="ADCH_25" start="0x19" description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" />
        <Enum name="ADCH_31" start="0x1F" description="Conversion Disabled. Hardware Triggers will not initiate any conversion." />
      </BitField>
      <BitField start="7" size="1" name="AIEN" description="Conversion Complete Interrupt Enable/Disable Control">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt disabled" />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x4+16" size="4" name="ADC1_HC5" access="Read/Write" description="Control register for hardware triggers" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input Channel Select">
        <Enum name="ADCH_16" start="0x10" description="External channel selection from ADC_ETC" />
        <Enum name="ADCH_25" start="0x19" description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" />
        <Enum name="ADCH_31" start="0x1F" description="Conversion Disabled. Hardware Triggers will not initiate any conversion." />
      </BitField>
      <BitField start="7" size="1" name="AIEN" description="Conversion Complete Interrupt Enable/Disable Control">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt disabled" />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x4+20" size="4" name="ADC1_HC6" access="Read/Write" description="Control register for hardware triggers" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input Channel Select">
        <Enum name="ADCH_16" start="0x10" description="External channel selection from ADC_ETC" />
        <Enum name="ADCH_25" start="0x19" description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" />
        <Enum name="ADCH_31" start="0x1F" description="Conversion Disabled. Hardware Triggers will not initiate any conversion." />
      </BitField>
      <BitField start="7" size="1" name="AIEN" description="Conversion Complete Interrupt Enable/Disable Control">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt disabled" />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x4+24" size="4" name="ADC1_HC7" access="Read/Write" description="Control register for hardware triggers" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH" description="Input Channel Select">
        <Enum name="ADCH_16" start="0x10" description="External channel selection from ADC_ETC" />
        <Enum name="ADCH_25" start="0x19" description="VREFSH = internal channel, for ADC self-test, hard connected to VRH internally" />
        <Enum name="ADCH_31" start="0x1F" description="Conversion Disabled. Hardware Triggers will not initiate any conversion." />
      </BitField>
      <BitField start="7" size="1" name="AIEN" description="Conversion Complete Interrupt Enable/Disable Control">
        <Enum name="AIEN_0" start="0" description="Conversion complete interrupt disabled" />
        <Enum name="AIEN_1" start="0x1" description="Conversion complete interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="ADC1_HS" access="ReadOnly" description="Status register for HW triggers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COCO0" description="Conversion Complete Flag" />
    </Register>
    <Register start="+0x24" size="4" name="ADC1_R0" access="ReadOnly" description="Data result register for HW triggers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CDATA" description="Data (result of an ADC conversion)" />
    </Register>
    <Register start="+0x28+0" size="4" name="ADC1_R1" access="ReadOnly" description="Data result register for HW triggers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CDATA" description="Data (result of an ADC conversion)" />
    </Register>
    <Register start="+0x28+4" size="4" name="ADC1_R2" access="ReadOnly" description="Data result register for HW triggers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CDATA" description="Data (result of an ADC conversion)" />
    </Register>
    <Register start="+0x28+8" size="4" name="ADC1_R3" access="ReadOnly" description="Data result register for HW triggers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CDATA" description="Data (result of an ADC conversion)" />
    </Register>
    <Register start="+0x28+12" size="4" name="ADC1_R4" access="ReadOnly" description="Data result register for HW triggers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CDATA" description="Data (result of an ADC conversion)" />
    </Register>
    <Register start="+0x28+16" size="4" name="ADC1_R5" access="ReadOnly" description="Data result register for HW triggers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CDATA" description="Data (result of an ADC conversion)" />
    </Register>
    <Register start="+0x28+20" size="4" name="ADC1_R6" access="ReadOnly" description="Data result register for HW triggers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CDATA" description="Data (result of an ADC conversion)" />
    </Register>
    <Register start="+0x28+24" size="4" name="ADC1_R7" access="ReadOnly" description="Data result register for HW triggers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CDATA" description="Data (result of an ADC conversion)" />
    </Register>
    <Register start="+0x44" size="4" name="ADC1_CFG" access="Read/Write" description="Configuration register" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK" description="Input Clock Select">
        <Enum name="ADICLK_0" start="0" description="IPG clock" />
        <Enum name="ADICLK_1" start="0x1" description="IPG clock divided by 2" />
        <Enum name="ADICLK_2" start="0x2" description="Alternate clock (ALTCLK)" />
        <Enum name="ADICLK_3" start="0x3" description="Asynchronous clock (ADACK)" />
      </BitField>
      <BitField start="2" size="2" name="MODE" description="Conversion Mode Selection">
        <Enum name="MODE_0" start="0" description="8-bit conversion" />
        <Enum name="MODE_1" start="0x1" description="10-bit conversion" />
        <Enum name="MODE_2" start="0x2" description="12-bit conversion" />
      </BitField>
      <BitField start="4" size="1" name="ADLSMP" description="Long Sample Time Configuration">
        <Enum name="ADLSMP_0" start="0" description="Short sample mode." />
        <Enum name="ADLSMP_1" start="0x1" description="Long sample mode." />
      </BitField>
      <BitField start="5" size="2" name="ADIV" description="Clock Divide Select">
        <Enum name="ADIV_0" start="0" description="Input clock" />
        <Enum name="ADIV_1" start="0x1" description="Input clock / 2" />
        <Enum name="ADIV_2" start="0x2" description="Input clock / 4" />
        <Enum name="ADIV_3" start="0x3" description="Input clock / 8" />
      </BitField>
      <BitField start="7" size="1" name="ADLPC" description="Low-Power Configuration">
        <Enum name="ADLPC_0" start="0" description="ADC hard block not in low power mode." />
        <Enum name="ADLPC_1" start="0x1" description="ADC hard block in low power mode." />
      </BitField>
      <BitField start="8" size="2" name="ADSTS" description="Defines the sample time duration">
        <Enum name="ADSTS_0" start="0" description="Sample period (ADC clocks) = 2 if ADLSMP=0b Sample period (ADC clocks) = 12 if ADLSMP=1b" />
        <Enum name="ADSTS_1" start="0x1" description="Sample period (ADC clocks) = 4 if ADLSMP=0b Sample period (ADC clocks) = 16 if ADLSMP=1b" />
        <Enum name="ADSTS_2" start="0x2" description="Sample period (ADC clocks) = 6 if ADLSMP=0b Sample period (ADC clocks) = 20 if ADLSMP=1b" />
        <Enum name="ADSTS_3" start="0x3" description="Sample period (ADC clocks) = 8 if ADLSMP=0b Sample period (ADC clocks) = 24 if ADLSMP=1b" />
      </BitField>
      <BitField start="10" size="1" name="ADHSC" description="High Speed Configuration">
        <Enum name="ADHSC_0" start="0" description="Normal conversion selected." />
        <Enum name="ADHSC_1" start="0x1" description="High speed conversion selected." />
      </BitField>
      <BitField start="11" size="2" name="REFSEL" description="Voltage Reference Selection">
        <Enum name="REFSEL_0" start="0" description="Selects VREFH/VREFL as reference voltage." />
      </BitField>
      <BitField start="13" size="1" name="ADTRG" description="Conversion Trigger Select">
        <Enum name="ADTRG_0" start="0" description="Software trigger selected" />
        <Enum name="ADTRG_1" start="0x1" description="Hardware trigger selected" />
      </BitField>
      <BitField start="14" size="2" name="AVGS" description="Hardware Average select">
        <Enum name="AVGS_0" start="0" description="4 samples averaged" />
        <Enum name="AVGS_1" start="0x1" description="8 samples averaged" />
        <Enum name="AVGS_2" start="0x2" description="16 samples averaged" />
        <Enum name="AVGS_3" start="0x3" description="32 samples averaged" />
      </BitField>
      <BitField start="16" size="1" name="OVWREN" description="Data Overwrite Enable">
        <Enum name="OVWREN_0" start="0" description="Disable the overwriting. Existing Data in Data result register will not be overwritten by subsequent converted data." />
        <Enum name="OVWREN_1" start="0x1" description="Enable the overwriting." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="ADC1_GC" access="Read/Write" description="General control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADACKEN" description="Asynchronous clock output enable">
        <Enum name="ADACKEN_0" start="0" description="Asynchronous clock output disabled; Asynchronous clock only enabled if selected by ADICLK and a conversion is active." />
        <Enum name="ADACKEN_1" start="0x1" description="Asynchronous clock and clock output enabled regardless of the state of the ADC" />
      </BitField>
      <BitField start="1" size="1" name="DMAEN" description="DMA Enable">
        <Enum name="DMAEN_0" start="0" description="DMA disabled (default)" />
        <Enum name="DMAEN_1" start="0x1" description="DMA enabled" />
      </BitField>
      <BitField start="2" size="1" name="ACREN" description="Compare Function Range Enable">
        <Enum name="ACREN_0" start="0" description="Range function disabled. Only the compare value 1 of ADC_CV register (CV1) is compared." />
        <Enum name="ACREN_1" start="0x1" description="Range function enabled. Both compare values of ADC_CV registers (CV1 and CV2) are compared." />
      </BitField>
      <BitField start="3" size="1" name="ACFGT" description="Compare Function Greater Than Enable">
        <Enum name="ACFGT_0" start="0" description="Configures &quot;Less Than Threshold, Outside Range Not Inclusive and Inside Range Not Inclusive&quot; functionality based on the values placed in the ADC_CV register." />
        <Enum name="ACFGT_1" start="0x1" description="Configures &quot;Greater Than Or Equal To Threshold, Outside Range Inclusive and Inside Range Inclusive&quot; functionality based on the values placed in the ADC_CV registers." />
      </BitField>
      <BitField start="4" size="1" name="ACFE" description="Compare Function Enable">
        <Enum name="ACFE_0" start="0" description="Compare function disabled" />
        <Enum name="ACFE_1" start="0x1" description="Compare function enabled" />
      </BitField>
      <BitField start="5" size="1" name="AVGE" description="Hardware average enable">
        <Enum name="AVGE_0" start="0" description="Hardware average function disabled" />
        <Enum name="AVGE_1" start="0x1" description="Hardware average function enabled" />
      </BitField>
      <BitField start="6" size="1" name="ADCO" description="Continuous Conversion Enable">
        <Enum name="ADCO_0" start="0" description="One conversion or one set of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion." />
        <Enum name="ADCO_1" start="0x1" description="Continuous conversions or sets of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion." />
      </BitField>
      <BitField start="7" size="1" name="CAL" description="Calibration" />
    </Register>
    <Register start="+0x4C" size="4" name="ADC1_GS" access="Read/Write" description="General status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADACT" description="Conversion Active">
        <Enum name="ADACT_0" start="0" description="Conversion not in progress." />
        <Enum name="ADACT_1" start="0x1" description="Conversion in progress." />
      </BitField>
      <BitField start="1" size="1" name="CALF" description="Calibration Failed Flag">
        <Enum name="CALF_0" start="0" description="Calibration completed normally." />
        <Enum name="CALF_1" start="0x1" description="Calibration failed. ADC accuracy specifications are not guaranteed." />
      </BitField>
      <BitField start="2" size="1" name="AWKST" description="Asynchronous wakeup interrupt status">
        <Enum name="AWKST_0" start="0" description="No asynchronous interrupt." />
        <Enum name="AWKST_1" start="0x1" description="Asynchronous wake up interrupt occurred in stop mode." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="ADC1_CV" access="Read/Write" description="Compare value register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="CV1" description="Compare Value 1" />
      <BitField start="16" size="12" name="CV2" description="Compare Value 2" />
    </Register>
    <Register start="+0x54" size="4" name="ADC1_OFS" access="Read/Write" description="Offset correction value register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="OFS" description="Offset value" />
      <BitField start="12" size="1" name="SIGN" description="Sign bit">
        <Enum name="SIGN_0" start="0" description="The offset value is added with the raw result" />
        <Enum name="SIGN_1" start="0x1" description="The offset value is subtracted from the raw converted value" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="ADC1_CAL" access="Read/Write" description="Calibration value register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CAL_CODE" description="Calibration Result Value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TRNG" start="0x400CC000" description="TRNG">
    <Register start="+0" size="4" name="MCTL" access="Read/Write" description="Miscellaneous Control Register" reset_value="0x12001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SAMP_MODE" description="Sample Mode">
        <Enum name="SAMP_MODE_0" start="0" description="use Von Neumann data into both Entropy shifter and Statistical Checker" />
        <Enum name="SAMP_MODE_1" start="0x1" description="use raw data into both Entropy shifter and Statistical Checker" />
        <Enum name="SAMP_MODE_2" start="0x2" description="use Von Neumann data into Entropy shifter. Use raw data into Statistical Checker" />
        <Enum name="SAMP_MODE_3" start="0x3" description="undefined/reserved." />
      </BitField>
      <BitField start="2" size="2" name="OSC_DIV" description="Oscillator Divide">
        <Enum name="OSC_DIV_0" start="0" description="use ring oscillator with no divide" />
        <Enum name="OSC_DIV_1" start="0x1" description="use ring oscillator divided-by-2" />
        <Enum name="OSC_DIV_2" start="0x2" description="use ring oscillator divided-by-4" />
        <Enum name="OSC_DIV_3" start="0x3" description="use ring oscillator divided-by-8" />
      </BitField>
      <BitField start="4" size="1" name="UNUSED4" description="This bit is unused. Always reads zero." />
      <BitField start="5" size="1" name="UNUSED5" description="This bit is unused. Always reads zero." />
      <BitField start="6" size="1" name="RST_DEF" description="Reset Defaults" />
      <BitField start="7" size="1" name="FOR_SCLK" description="Force System Clock" />
      <BitField start="8" size="1" name="FCT_FAIL" description="Read only: Frequency Count Fail" />
      <BitField start="9" size="1" name="FCT_VAL" description="Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT." />
      <BitField start="10" size="1" name="ENT_VAL" description="Read only: Entropy Valid" />
      <BitField start="11" size="1" name="TST_OUT" description="Read only: Test point inside ring oscillator." />
      <BitField start="12" size="1" name="ERR" description="Read: Error status" />
      <BitField start="13" size="1" name="TSTOP_OK" description="TRNG_OK_TO_STOP" />
      <BitField start="14" size="1" name="LRUN_CONT" description="Long run count continues between entropy generations" />
      <BitField start="16" size="1" name="PRGM" description="Programming Mode Select" />
    </Register>
    <Register start="+0x4" size="4" name="SCMISC" access="Read/Write" description="Statistical Check Miscellaneous Register" reset_value="0x10022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LRUN_MAX" description="LONG RUN MAX LIMIT" />
      <BitField start="16" size="4" name="RTY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x8" size="4" name="PKRRNG" access="Read/Write" description="Poker Range Register" reset_value="0x9A3" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_RNG" description="Poker Range" />
    </Register>
    <Register start="+0xC" size="4" name="PKRMAX" access="Read/Write" description="Poker Maximum Limit Register" reset_value="0x6920" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_MAX" description="Poker Maximum Limit." />
    </Register>
    <Register start="+0xC" size="4" name="PKRSQ" access="ReadOnly" description="Poker Square Calculation Result Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="PKR_SQ" description="Poker Square Calculation Result." />
    </Register>
    <Register start="+0x10" size="4" name="SDCTL" access="Read/Write" description="Seed Control Register" reset_value="0xC8009C4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SAMP_SIZE" description="Sample Size" />
      <BitField start="16" size="16" name="ENT_DLY" description="Entropy Delay" />
    </Register>
    <Register start="+0x14" size="4" name="SBLIM" access="Read/Write" description="Sparse Bit Limit Register" reset_value="0x3F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="SB_LIM" description="Sparse Bit Limit" />
    </Register>
    <Register start="+0x14" size="4" name="TOTSAM" access="ReadOnly" description="Total Samples Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="TOT_SAM" description="Total Samples" />
    </Register>
    <Register start="+0x18" size="4" name="FRQMIN" access="Read/Write" description="Frequency Count Minimum Limit Register" reset_value="0x640" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MIN" description="Frequency Count Minimum Limit" />
    </Register>
    <Register start="+0x1C" size="4" name="FRQCNT" access="ReadOnly" description="Frequency Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_CT" description="Frequency Count" />
    </Register>
    <Register start="+0x1C" size="4" name="FRQMAX" access="Read/Write" description="Frequency Count Maximum Limit Register" reset_value="0x6400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="22" name="FRQ_MAX" description="Frequency Counter Maximum Limit" />
    </Register>
    <Register start="+0x20" size="4" name="SCMC" access="ReadOnly" description="Statistical Check Monobit Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_CT" description="Monobit Count" />
    </Register>
    <Register start="+0x20" size="4" name="SCML" access="Read/Write" description="Statistical Check Monobit Limit Register" reset_value="0x10C0568" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MONO_MAX" description="Monobit Maximum Limit" />
      <BitField start="16" size="16" name="MONO_RNG" description="Monobit Range" />
    </Register>
    <Register start="+0x24" size="4" name="SCR1C" access="ReadOnly" description="Statistical Check Run Length 1 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="R1_0_CT" description="Runs of Zero, Length 1 Count" />
      <BitField start="16" size="15" name="R1_1_CT" description="Runs of One, Length 1 Count" />
    </Register>
    <Register start="+0x24" size="4" name="SCR1L" access="Read/Write" description="Statistical Check Run Length 1 Limit Register" reset_value="0xB20195" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="RUN1_MAX" description="Run Length 1 Maximum Limit" />
      <BitField start="16" size="15" name="RUN1_RNG" description="Run Length 1 Range" />
    </Register>
    <Register start="+0x28" size="4" name="SCR2C" access="ReadOnly" description="Statistical Check Run Length 2 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="R2_0_CT" description="Runs of Zero, Length 2 Count" />
      <BitField start="16" size="14" name="R2_1_CT" description="Runs of One, Length 2 Count" />
    </Register>
    <Register start="+0x28" size="4" name="SCR2L" access="Read/Write" description="Statistical Check Run Length 2 Limit Register" reset_value="0x7A00DC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="RUN2_MAX" description="Run Length 2 Maximum Limit" />
      <BitField start="16" size="14" name="RUN2_RNG" description="Run Length 2 Range" />
    </Register>
    <Register start="+0x2C" size="4" name="SCR3C" access="ReadOnly" description="Statistical Check Run Length 3 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="R3_0_CT" description="Runs of Zeroes, Length 3 Count" />
      <BitField start="16" size="13" name="R3_1_CT" description="Runs of Ones, Length 3 Count" />
    </Register>
    <Register start="+0x2C" size="4" name="SCR3L" access="Read/Write" description="Statistical Check Run Length 3 Limit Register" reset_value="0x58007D" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RUN3_MAX" description="Run Length 3 Maximum Limit" />
      <BitField start="16" size="13" name="RUN3_RNG" description="Run Length 3 Range" />
    </Register>
    <Register start="+0x30" size="4" name="SCR4C" access="ReadOnly" description="Statistical Check Run Length 4 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="R4_0_CT" description="Runs of Zero, Length 4 Count" />
      <BitField start="16" size="12" name="R4_1_CT" description="Runs of One, Length 4 Count" />
    </Register>
    <Register start="+0x30" size="4" name="SCR4L" access="Read/Write" description="Statistical Check Run Length 4 Limit Register" reset_value="0x40004B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RUN4_MAX" description="Run Length 4 Maximum Limit" />
      <BitField start="16" size="12" name="RUN4_RNG" description="Run Length 4 Range" />
    </Register>
    <Register start="+0x34" size="4" name="SCR5C" access="ReadOnly" description="Statistical Check Run Length 5 Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R5_0_CT" description="Runs of Zero, Length 5 Count" />
      <BitField start="16" size="11" name="R5_1_CT" description="Runs of One, Length 5 Count" />
    </Register>
    <Register start="+0x34" size="4" name="SCR5L" access="Read/Write" description="Statistical Check Run Length 5 Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN5_MAX" description="Run Length 5 Maximum Limit" />
      <BitField start="16" size="11" name="RUN5_RNG" description="Run Length 5 Range" />
    </Register>
    <Register start="+0x38" size="4" name="SCR6PC" access="ReadOnly" description="Statistical Check Run Length 6+ Count Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="R6P_0_CT" description="Runs of Zero, Length 6+ Count" />
      <BitField start="16" size="11" name="R6P_1_CT" description="Runs of One, Length 6+ Count" />
    </Register>
    <Register start="+0x38" size="4" name="SCR6PL" access="Read/Write" description="Statistical Check Run Length 6+ Limit Register" reset_value="0x2E002F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RUN6P_MAX" description="Run Length 6+ Maximum Limit" />
      <BitField start="16" size="11" name="RUN6P_RNG" description="Run Length 6+ Range" />
    </Register>
    <Register start="+0x3C" size="4" name="STATUS" access="ReadOnly" description="Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TF1BR0" description="Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed." />
      <BitField start="1" size="1" name="TF1BR1" description="Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed." />
      <BitField start="2" size="1" name="TF2BR0" description="Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed." />
      <BitField start="3" size="1" name="TF2BR1" description="Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed." />
      <BitField start="4" size="1" name="TF3BR0" description="Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed." />
      <BitField start="5" size="1" name="TF3BR1" description="Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed." />
      <BitField start="6" size="1" name="TF4BR0" description="Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed." />
      <BitField start="7" size="1" name="TF4BR1" description="Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed." />
      <BitField start="8" size="1" name="TF5BR0" description="Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed." />
      <BitField start="9" size="1" name="TF5BR1" description="Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed." />
      <BitField start="10" size="1" name="TF6PBR0" description="Test Fail, 6 Plus Bit Run, Sampling 0s" />
      <BitField start="11" size="1" name="TF6PBR1" description="Test Fail, 6 Plus Bit Run, Sampling 1s" />
      <BitField start="12" size="1" name="TFSB" description="Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed." />
      <BitField start="13" size="1" name="TFLR" description="Test Fail, Long Run. If TFLR=1, the Long Run Test has failed." />
      <BitField start="14" size="1" name="TFP" description="Test Fail, Poker. If TFP=1, the Poker Test has failed." />
      <BitField start="15" size="1" name="TFMB" description="Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed." />
      <BitField start="16" size="4" name="RETRY_CT" description="RETRY COUNT" />
    </Register>
    <Register start="+0x40+0" size="4" name="ENT[0]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+4" size="4" name="ENT[1]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+8" size="4" name="ENT[2]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+12" size="4" name="ENT[3]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+16" size="4" name="ENT[4]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+20" size="4" name="ENT[5]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+24" size="4" name="ENT[6]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+28" size="4" name="ENT[7]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+32" size="4" name="ENT[8]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+36" size="4" name="ENT[9]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+40" size="4" name="ENT[10]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+44" size="4" name="ENT[11]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+48" size="4" name="ENT[12]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+52" size="4" name="ENT[13]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+56" size="4" name="ENT[14]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x40+60" size="4" name="ENT[15]" access="ReadOnly" description="Entropy Read Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ENT" description="Entropy Value" />
    </Register>
    <Register start="+0x80" size="4" name="PKRCNT10" access="ReadOnly" description="Statistical Check Poker Count 1 and 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_0_CT" description="Poker 0h Count" />
      <BitField start="16" size="16" name="PKR_1_CT" description="Poker 1h Count" />
    </Register>
    <Register start="+0x84" size="4" name="PKRCNT32" access="ReadOnly" description="Statistical Check Poker Count 3 and 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_2_CT" description="Poker 2h Count" />
      <BitField start="16" size="16" name="PKR_3_CT" description="Poker 3h Count" />
    </Register>
    <Register start="+0x88" size="4" name="PKRCNT54" access="ReadOnly" description="Statistical Check Poker Count 5 and 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_4_CT" description="Poker 4h Count" />
      <BitField start="16" size="16" name="PKR_5_CT" description="Poker 5h Count" />
    </Register>
    <Register start="+0x8C" size="4" name="PKRCNT76" access="ReadOnly" description="Statistical Check Poker Count 7 and 6 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_6_CT" description="Poker 6h Count" />
      <BitField start="16" size="16" name="PKR_7_CT" description="Poker 7h Count" />
    </Register>
    <Register start="+0x90" size="4" name="PKRCNT98" access="ReadOnly" description="Statistical Check Poker Count 9 and 8 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_8_CT" description="Poker 8h Count" />
      <BitField start="16" size="16" name="PKR_9_CT" description="Poker 9h Count" />
    </Register>
    <Register start="+0x94" size="4" name="PKRCNTBA" access="ReadOnly" description="Statistical Check Poker Count B and A Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_A_CT" description="Poker Ah Count" />
      <BitField start="16" size="16" name="PKR_B_CT" description="Poker Bh Count" />
    </Register>
    <Register start="+0x98" size="4" name="PKRCNTDC" access="ReadOnly" description="Statistical Check Poker Count D and C Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_C_CT" description="Poker Ch Count" />
      <BitField start="16" size="16" name="PKR_D_CT" description="Poker Dh Count" />
    </Register>
    <Register start="+0x9C" size="4" name="PKRCNTFE" access="ReadOnly" description="Statistical Check Poker Count F and E Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PKR_E_CT" description="Poker Eh Count" />
      <BitField start="16" size="16" name="PKR_F_CT" description="Poker Fh Count" />
    </Register>
    <Register start="+0xA0" size="4" name="SEC_CFG" access="Read/Write" description="Security Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UNUSED0" description="This bit is unused. Ignore." />
      <BitField start="1" size="1" name="NO_PRGM" description="If set, the TRNG registers cannot be programmed">
        <Enum name="NO_PRGM_0" start="0" description="Programability of registers controlled only by the Miscellaneous Control Register's access mode bit." />
        <Enum name="NO_PRGM_1" start="0x1" description="Overides Miscellaneous Control Register access mode and prevents TRNG register programming." />
      </BitField>
      <BitField start="2" size="1" name="UNUSED2" description="This bit is unused. Ignore." />
    </Register>
    <Register start="+0xA4" size="4" name="INT_CTRL" access="Read/Write" description="Interrupt Control Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS register has been asserted.">
        <Enum name="HW_ERR_0" start="0" description="Corresponding bit of INT_STATUS register cleared." />
        <Enum name="HW_ERR_1" start="0x1" description="Corresponding bit of INT_STATUS register active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 of this register.">
        <Enum name="ENT_VAL_0" start="0" description="Same behavior as bit 0 of this register." />
        <Enum name="ENT_VAL_1" start="0x1" description="Same behavior as bit 0 of this register." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 of this register.">
        <Enum name="FRQ_CT_FAIL_0" start="0" description="Same behavior as bit 0 of this register." />
        <Enum name="FRQ_CT_FAIL_1" start="0x1" description="Same behavior as bit 0 of this register." />
      </BitField>
    </Register>
    <Register start="+0xA8" size="4" name="INT_MASK" access="Read/Write" description="Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted.">
        <Enum name="HW_ERR_0" start="0" description="Corresponding interrupt of INT_STATUS is masked." />
        <Enum name="HW_ERR_1" start="0x1" description="Corresponding bit of INT_STATUS is active." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Same behavior as bit 0 of this register.">
        <Enum name="ENT_VAL_0" start="0" description="Same behavior as bit 0 of this register." />
        <Enum name="ENT_VAL_1" start="0x1" description="Same behavior as bit 0 of this register." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Same behavior as bit 0 of this register.">
        <Enum name="FRQ_CT_FAIL_0" start="0" description="Same behavior as bit 0 of this register." />
        <Enum name="FRQ_CT_FAIL_1" start="0x1" description="Same behavior as bit 0 of this register." />
      </BitField>
    </Register>
    <Register start="+0xAC" size="4" name="INT_STATUS" access="ReadOnly" description="Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HW_ERR" description="Read: Error status">
        <Enum name="HW_ERR_0" start="0" description="no error" />
        <Enum name="HW_ERR_1" start="0x1" description="error detected." />
      </BitField>
      <BitField start="1" size="1" name="ENT_VAL" description="Read only: Entropy Valid">
        <Enum name="ENT_VAL_0" start="0" description="Busy generation entropy. Any value read is invalid." />
        <Enum name="ENT_VAL_1" start="0x1" description="TRNG can be stopped and entropy is valid if read." />
      </BitField>
      <BitField start="2" size="1" name="FRQ_CT_FAIL" description="Read only: Frequency Count Fail">
        <Enum name="FRQ_CT_FAIL_0" start="0" description="No hardware nor self test frequency errors." />
        <Enum name="FRQ_CT_FAIL_1" start="0x1" description="The frequency counter has detected a failure." />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="VID1" access="ReadOnly" description="Version ID Register (MS)" reset_value="0x300301" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MIN_REV" description="Shows the IP's Minor revision of the TRNG.">
        <Enum name="MIN_REV_0" start="0" description="Minor revision number for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="MAJ_REV" description="Shows the IP's Major revision of the TRNG.">
        <Enum name="MAJ_REV_1" start="0x1" description="Major revision number for TRNG." />
      </BitField>
      <BitField start="16" size="16" name="IP_ID" description="Shows the IP ID.">
        <Enum name="IP_ID_48" start="0x30" description="ID for TRNG." />
      </BitField>
    </Register>
    <Register start="+0xF4" size="4" name="VID2" access="ReadOnly" description="Version ID Register (LS)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONFIG_OPT" description="Shows the IP's Configuaration options for the TRNG.">
        <Enum name="CONFIG_OPT_0" start="0" description="TRNG_CONFIG_OPT for TRNG." />
      </BitField>
      <BitField start="8" size="8" name="ECO_REV" description="Shows the IP's ECO revision of the TRNG.">
        <Enum name="ECO_REV_0" start="0" description="TRNG_ECO_REV for TRNG." />
      </BitField>
      <BitField start="16" size="8" name="INTG_OPT" description="Shows the integration options for the TRNG.">
        <Enum name="INTG_OPT_0" start="0" description="INTG_OPT for TRNG." />
      </BitField>
      <BitField start="24" size="8" name="ERA" description="Shows the compile options for the TRNG.">
        <Enum name="ERA_0" start="0" description="COMPILE_OPT for TRNG." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SNVS" start="0x400D4000" description="SNVS">
    <Register start="+0" size="4" name="HPLR" access="Read/Write" description="SNVS_HP Lock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ZMK_WSL" description="Zeroizable Master Key Write Soft Lock When set, prevents any writes (software and hardware) to the ZMK registers and the ZMK_HWP, ZMK_VAL, and ZMK_ECC_EN fields of the LPMKCR">
        <Enum name="ZMK_WSL_0" start="0" description="Write access is allowed" />
        <Enum name="ZMK_WSL_1" start="0x1" description="Write access is not allowed" />
      </BitField>
      <BitField start="1" size="1" name="ZMK_RSL" description="Zeroizable Master Key Read Soft Lock When set, prevents any software reads to the ZMK Registers and ZMK_ECC_VALUE field of the LPMKCR">
        <Enum name="ZMK_RSL_0" start="0" description="Read access is allowed (only in software Programming mode)" />
        <Enum name="ZMK_RSL_1" start="0x1" description="Read access is not allowed" />
      </BitField>
      <BitField start="2" size="1" name="SRTC_SL" description="Secure Real Time Counter Soft Lock When set, prevents any writes to the SRTC Registers, SRTC_ENV, and SRTC_INV_EN bits">
        <Enum name="SRTC_SL_0" start="0" description="Write access is allowed" />
        <Enum name="SRTC_SL_1" start="0x1" description="Write access is not allowed" />
      </BitField>
      <BitField start="3" size="1" name="LPCALB_SL" description="LP Calibration Soft Lock When set, prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)">
        <Enum name="LPCALB_SL_0" start="0" description="Write access is allowed" />
        <Enum name="LPCALB_SL_1" start="0x1" description="Write access is not allowed" />
      </BitField>
      <BitField start="4" size="1" name="MC_SL" description="Monotonic Counter Soft Lock When set, prevents any writes (increments) to the MC Registers and MC_ENV bit">
        <Enum name="MC_SL_0" start="0" description="Write access (increment) is allowed" />
        <Enum name="MC_SL_1" start="0x1" description="Write access (increment) is not allowed" />
      </BitField>
      <BitField start="5" size="1" name="GPR_SL" description="General Purpose Register Soft Lock When set, prevents any writes to the GPR">
        <Enum name="GPR_SL_0" start="0" description="Write access is allowed" />
        <Enum name="GPR_SL_1" start="0x1" description="Write access is not allowed" />
      </BitField>
      <BitField start="6" size="1" name="LPSVCR_SL" description="LP Security Violation Control Register Soft Lock When set, prevents any writes to the LPSVCR">
        <Enum name="LPSVCR_SL_0" start="0" description="Write access is allowed" />
        <Enum name="LPSVCR_SL_1" start="0x1" description="Write access is not allowed" />
      </BitField>
      <BitField start="8" size="1" name="LPTDCR_SL" description="LP Tamper Detectors Configuration Register Soft Lock When set, prevents any writes to the LPTDCR">
        <Enum name="LPTDCR_SL_0" start="0" description="Write access is allowed" />
        <Enum name="LPTDCR_SL_1" start="0x1" description="Write access is not allowed" />
      </BitField>
      <BitField start="9" size="1" name="MKS_SL" description="Master Key Select Soft Lock When set, prevents any writes to the MASTER_KEY_SEL field of the LPMKCR">
        <Enum name="MKS_SL_0" start="0" description="Write access is allowed" />
        <Enum name="MKS_SL_1" start="0x1" description="Write access is not allowed" />
      </BitField>
      <BitField start="16" size="1" name="HPSVCR_L" description="HP Security Violation Control Register Lock When set, prevents any writes to the HPSVCR">
        <Enum name="HPSVCR_L_0" start="0" description="Write access is allowed" />
        <Enum name="HPSVCR_L_1" start="0x1" description="Write access is not allowed" />
      </BitField>
      <BitField start="17" size="1" name="HPSICR_L" description="HP Security Interrupt Control Register Lock When set, prevents any writes to the HPSICR">
        <Enum name="HPSICR_L_0" start="0" description="Write access is allowed" />
        <Enum name="HPSICR_L_1" start="0x1" description="Write access is not allowed" />
      </BitField>
      <BitField start="18" size="1" name="HAC_L" description="High Assurance Counter Lock When set, prevents any writes to HPHACIVR, HPHACR, and HAC_EN bit of HPCOMR">
        <Enum name="HAC_L_0" start="0" description="Write access is allowed" />
        <Enum name="HAC_L_1" start="0x1" description="Write access is not allowed" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="HPCOMR" access="Read/Write" description="SNVS_HP Command Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SSM_ST" description="SSM State Transition Transition state of the system security monitor" />
      <BitField start="1" size="1" name="SSM_ST_DIS" description="SSM Secure to Trusted State Transition Disable When set, disables the SSM transition from secure to trusted state">
        <Enum name="SSM_ST_DIS_0" start="0" description="Secure to Trusted State transition is enabled" />
        <Enum name="SSM_ST_DIS_1" start="0x1" description="Secure to Trusted State transition is disabled" />
      </BitField>
      <BitField start="2" size="1" name="SSM_SFNS_DIS" description="SSM Soft Fail to Non-Secure State Transition Disable When set, it disables the SSM transition from soft fail to non-secure state">
        <Enum name="SSM_SFNS_DIS_0" start="0" description="Soft Fail to Non-Secure State transition is enabled" />
        <Enum name="SSM_SFNS_DIS_1" start="0x1" description="Soft Fail to Non-Secure State transition is disabled" />
      </BitField>
      <BitField start="4" size="1" name="LP_SWR" description="LP Software Reset When set to 1, most registers in the SNVS_LP section are reset, but the following registers are not reset by an LP software reset: Secure Real Time Counter Time Alarm Register This bit cannot be set when the LP_SWR_DIS bit is set">
        <Enum name="LP_SWR_0" start="0" description="No Action" />
        <Enum name="LP_SWR_1" start="0x1" description="Reset LP section" />
      </BitField>
      <BitField start="5" size="1" name="LP_SWR_DIS" description="LP Software Reset Disable When set, disables the LP software reset">
        <Enum name="LP_SWR_DIS_0" start="0" description="LP software reset is enabled" />
        <Enum name="LP_SWR_DIS_1" start="0x1" description="LP software reset is disabled" />
      </BitField>
      <BitField start="8" size="1" name="SW_SV" description="Software Security Violation When set, the system security monitor treats this bit as a non-fatal security violation" />
      <BitField start="9" size="1" name="SW_FSV" description="Software Fatal Security Violation When set, the system security monitor treats this bit as a fatal security violation" />
      <BitField start="10" size="1" name="SW_LPSV" description="LP Software Security Violation When set, SNVS_LP treats this bit as a security violation" />
      <BitField start="12" size="1" name="PROG_ZMK" description="Program Zeroizable Master Key This bit activates ZMK hardware programming mechanism">
        <Enum name="PROG_ZMK_0" start="0" description="No Action" />
        <Enum name="PROG_ZMK_1" start="0x1" description="Activate hardware key programming mechanism" />
      </BitField>
      <BitField start="13" size="1" name="MKS_EN" description="Master Key Select Enable When not set, the one time programmable (OTP) master key is selected by default">
        <Enum name="MKS_EN_0" start="0" description="OTP master key is selected as an SNVS master key" />
        <Enum name="MKS_EN_1" start="0x1" description="SNVS master key is selected according to the setting of the MASTER_KEY_SEL field of LPMKCR" />
      </BitField>
      <BitField start="16" size="1" name="HAC_EN" description="High Assurance Counter Enable This bit controls the SSM transition from the soft fail to the hard fail state">
        <Enum name="HAC_EN_0" start="0" description="High Assurance Counter is disabled" />
        <Enum name="HAC_EN_1" start="0x1" description="High Assurance Counter is enabled" />
      </BitField>
      <BitField start="17" size="1" name="HAC_LOAD" description="High Assurance Counter Load When set, it loads the High Assurance Counter Register with the value of the High Assurance Counter Load Register">
        <Enum name="HAC_LOAD_0" start="0" description="No Action" />
        <Enum name="HAC_LOAD_1" start="0x1" description="Load the HAC" />
      </BitField>
      <BitField start="18" size="1" name="HAC_CLEAR" description="High Assurance Counter Clear When set, it clears the High Assurance Counter Register">
        <Enum name="HAC_CLEAR_0" start="0" description="No Action" />
        <Enum name="HAC_CLEAR_1" start="0x1" description="Clear the HAC" />
      </BitField>
      <BitField start="19" size="1" name="HAC_STOP" description="High Assurance Counter Stop This bit can be set only when SSM is in soft fail state" />
      <BitField start="31" size="1" name="NPSWA_EN" description="Non-Privileged Software Access Enable When set, allows non-privileged software to access all SNVS registers, including those that are privileged software read/write access only" />
    </Register>
    <Register start="+0x8" size="4" name="HPCR" access="Read/Write" description="SNVS_HP Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RTC_EN" description="HP Real Time Counter Enable">
        <Enum name="RTC_EN_0" start="0" description="RTC is disabled" />
        <Enum name="RTC_EN_1" start="0x1" description="RTC is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HPTA_EN" description="HP Time Alarm Enable When set, the time alarm interrupt is generated if the value in the HP Time Alarm Registers is equal to the value of the HP Real Time Counter">
        <Enum name="HPTA_EN_0" start="0" description="HP Time Alarm Interrupt is disabled" />
        <Enum name="HPTA_EN_1" start="0x1" description="HP Time Alarm Interrupt is enabled" />
      </BitField>
      <BitField start="2" size="1" name="DIS_PI" description="Disable periodic interrupt in the functional interrupt">
        <Enum name="DIS_PI_0" start="0" description="Periodic interrupt will trigger a functional interrupt" />
        <Enum name="DIS_PI_1" start="0x1" description="Disable periodic interrupt in the function interrupt" />
      </BitField>
      <BitField start="3" size="1" name="PI_EN" description="HP Periodic Interrupt Enable The periodic interrupt can be generated only if the HP Real Time Counter is enabled">
        <Enum name="PI_EN_0" start="0" description="HP Periodic Interrupt is disabled" />
        <Enum name="PI_EN_1" start="0x1" description="HP Periodic Interrupt is enabled" />
      </BitField>
      <BitField start="4" size="4" name="PI_FREQ" description="Periodic Interrupt Frequency Defines frequency of the periodic interrupt">
        <Enum name="PI_FREQ_0" start="0" description="- bit 0 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_1" start="0x1" description="- bit 1 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_2" start="0x2" description="- bit 2 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_3" start="0x3" description="- bit 3 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_4" start="0x4" description="- bit 4 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_5" start="0x5" description="- bit 5 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_6" start="0x6" description="- bit 6 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_7" start="0x7" description="- bit 7 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_8" start="0x8" description="- bit 8 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_9" start="0x9" description="- bit 9 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_10" start="0xA" description="- bit 10 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_11" start="0xB" description="- bit 11 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_12" start="0xC" description="- bit 12 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_13" start="0xD" description="- bit 13 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_14" start="0xE" description="- bit 14 of the HPRTCLR is selected as a source of the periodic interrupt" />
        <Enum name="PI_FREQ_15" start="0xF" description="- bit 15 of the HPRTCLR is selected as a source of the periodic interrupt" />
      </BitField>
      <BitField start="8" size="1" name="HPCALB_EN" description="HP Real Time Counter Calibration Enabled Indicates that the time calibration mechanism is enabled.">
        <Enum name="HPCALB_EN_0" start="0" description="HP Timer calibration disabled" />
        <Enum name="HPCALB_EN_1" start="0x1" description="HP Timer calibration enabled" />
      </BitField>
      <BitField start="10" size="5" name="HPCALB_VAL" description="HP Calibration Value Defines signed calibration value for the HP Real Time Counter">
        <Enum name="HPCALB_VAL_0" start="0" description="+0 counts per each 32768 ticks of the counter" />
        <Enum name="HPCALB_VAL_1" start="0x1" description="+1 counts per each 32768 ticks of the counter" />
        <Enum name="HPCALB_VAL_2" start="0x2" description="+2 counts per each 32768 ticks of the counter" />
        <Enum name="HPCALB_VAL_15" start="0xF" description="+15 counts per each 32768 ticks of the counter" />
        <Enum name="HPCALB_VAL_16" start="0x10" description="-16 counts per each 32768 ticks of the counter" />
        <Enum name="HPCALB_VAL_17" start="0x11" description="-15 counts per each 32768 ticks of the counter" />
        <Enum name="HPCALB_VAL_30" start="0x1E" description="-2 counts per each 32768 ticks of the counter" />
        <Enum name="HPCALB_VAL_31" start="0x1F" description="-1 counts per each 32768 ticks of the counter" />
      </BitField>
      <BitField start="16" size="1" name="HP_TS" description="HP Time Synchronize">
        <Enum name="HP_TS_0" start="0" description="No Action" />
        <Enum name="HP_TS_1" start="0x1" description="Synchronize the HP Time Counter to the LP Time Counter" />
      </BitField>
      <BitField start="24" size="3" name="BTN_CONFIG" description="Button Configuration" />
      <BitField start="27" size="1" name="BTN_MASK" description="Button interrupt mask" />
    </Register>
    <Register start="+0xC" size="4" name="HPSICR" access="Read/Write" description="SNVS_HP Security Interrupt Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SV0_EN" description="Security Violation 0 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 0 security violation">
        <Enum name="SV0_EN_0" start="0" description="Security Violation 0 Interrupt is Disabled" />
        <Enum name="SV0_EN_1" start="0x1" description="Security Violation 0 Interrupt is Enabled" />
      </BitField>
      <BitField start="1" size="1" name="SV1_EN" description="Security Violation 1 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 1 security violation">
        <Enum name="SV1_EN_0" start="0" description="Security Violation 1 Interrupt is Disabled" />
        <Enum name="SV1_EN_1" start="0x1" description="Security Violation 1 Interrupt is Enabled" />
      </BitField>
      <BitField start="2" size="1" name="SV2_EN" description="Security Violation 2 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 2 security violation">
        <Enum name="SV2_EN_0" start="0" description="Security Violation 2 Interrupt is Disabled" />
        <Enum name="SV2_EN_1" start="0x1" description="Security Violation 2 Interrupt is Enabled" />
      </BitField>
      <BitField start="3" size="1" name="SV3_EN" description="Security Violation 3 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 3 security violation">
        <Enum name="SV3_EN_0" start="0" description="Security Violation 3 Interrupt is Disabled" />
        <Enum name="SV3_EN_1" start="0x1" description="Security Violation 3 Interrupt is Enabled" />
      </BitField>
      <BitField start="4" size="1" name="SV4_EN" description="Security Violation 4 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 4 security violation">
        <Enum name="SV4_EN_0" start="0" description="Security Violation 4 Interrupt is Disabled" />
        <Enum name="SV4_EN_1" start="0x1" description="Security Violation 4 Interrupt is Enabled" />
      </BitField>
      <BitField start="5" size="1" name="SV5_EN" description="Security Violation 5 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 5 security violation">
        <Enum name="SV5_EN_0" start="0" description="Security Violation 5 Interrupt is Disabled" />
        <Enum name="SV5_EN_1" start="0x1" description="Security Violation 5 Interrupt is Enabled" />
      </BitField>
      <BitField start="31" size="1" name="LPSVI_EN" description="LP Security Violation Interrupt Enable This bit enables generating of the security interrupt to the host processor upon security violation signal from the LP section">
        <Enum name="LPSVI_EN_0" start="0" description="LP Security Violation Interrupt is Disabled" />
        <Enum name="LPSVI_EN_1" start="0x1" description="LP Security Violation Interrupt is Enabled" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="HPSVCR" access="Read/Write" description="SNVS_HP Security Violation Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SV0_CFG" description="Security Violation 0 Security Violation Configuration This field configures the Security Violation 0 Security Violation Input">
        <Enum name="SV0_CFG_0" start="0" description="Security Violation 0 is a non-fatal violation" />
        <Enum name="SV0_CFG_1" start="0x1" description="Security Violation 0 is a fatal violation" />
      </BitField>
      <BitField start="1" size="1" name="SV1_CFG" description="Security Violation 1 Security Violation Configuration This field configures the Security Violation 1 Security Violation Input">
        <Enum name="SV1_CFG_0" start="0" description="Security Violation 1 is a non-fatal violation" />
        <Enum name="SV1_CFG_1" start="0x1" description="Security Violation 1 is a fatal violation" />
      </BitField>
      <BitField start="2" size="1" name="SV2_CFG" description="Security Violation 2 Security Violation Configuration This field configures the Security Violation 2 Security Violation Input">
        <Enum name="SV2_CFG_0" start="0" description="Security Violation 2 is a non-fatal violation" />
        <Enum name="SV2_CFG_1" start="0x1" description="Security Violation 2 is a fatal violation" />
      </BitField>
      <BitField start="3" size="1" name="SV3_CFG" description="Security Violation 3 Security Violation Configuration This field configures the Security Violation 3 Security Violation Input">
        <Enum name="SV3_CFG_0" start="0" description="Security Violation 3 is a non-fatal violation" />
        <Enum name="SV3_CFG_1" start="0x1" description="Security Violation 3 is a fatal violation" />
      </BitField>
      <BitField start="4" size="1" name="SV4_CFG" description="Security Violation 4 Security Violation Configuration This field configures the Security Violation 4 Security Violation Input">
        <Enum name="SV4_CFG_0" start="0" description="Security Violation 4 is a non-fatal violation" />
        <Enum name="SV4_CFG_1" start="0x1" description="Security Violation 4 is a fatal violation" />
      </BitField>
      <BitField start="5" size="2" name="SV5_CFG" description="Security Violation 5 Security Violation Configuration This field configures the Security Violation 5 Security Violation Input">
        <Enum name="SV5_CFG_0" start="0" description="Security Violation 5 is disabled" />
        <Enum name="SV5_CFG_1" start="0x1" description="Security Violation 5 is a non-fatal violation" />
        <Enum name="SV5_CFG_2" start="0b1x" description="Security Violation 5 is a fatal violation" />
      </BitField>
      <BitField start="30" size="2" name="LPSV_CFG" description="LP Security Violation Configuration This field configures the LP security violation source.">
        <Enum name="LPSV_CFG_0" start="0" description="LP security violation is disabled" />
        <Enum name="LPSV_CFG_1" start="0x1" description="LP security violation is a non-fatal violation" />
        <Enum name="LPSV_CFG_2" start="0b1x" description="LP security violation is a fatal violation" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="HPSR" access="Read/Write" description="SNVS_HP Status Register" reset_value="0x80003000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HPTA" description="HP Time Alarm Indicates that the HP Time Alarm has occurred since this bit was last cleared.">
        <Enum name="HPTA_0" start="0" description="No time alarm interrupt occurred." />
        <Enum name="HPTA_1" start="0x1" description="A time alarm interrupt occurred." />
      </BitField>
      <BitField start="1" size="1" name="PI" description="Periodic Interrupt Indicates that periodic interrupt has occurred since this bit was last cleared.">
        <Enum name="PI_0" start="0" description="No periodic interrupt occurred." />
        <Enum name="PI_1" start="0x1" description="A periodic interrupt occurred." />
      </BitField>
      <BitField start="4" size="1" name="LPDIS" description="Low Power Disable If 1, the low power section has been disabled by means of an input signal to SNVS" />
      <BitField start="6" size="1" name="BTN" description="Button Value of the BTN input" />
      <BitField start="7" size="1" name="BI" description="Button Interrupt Signal ipi_snvs_btn_int_b was asserted." />
      <BitField start="8" size="4" name="SSM_STATE" description="System Security Monitor State This field contains the encoded state of the SSM's state machine">
        <Enum name="SSM_STATE_0" start="0" description="Init" />
        <Enum name="SSM_STATE_1" start="0x1" description="Hard Fail" />
        <Enum name="SSM_STATE_3" start="0x3" description="Soft Fail" />
        <Enum name="SSM_STATE_8" start="0x8" description="Init Intermediate (transition state between Init and Check - SSM stays in this state only one clock cycle)" />
        <Enum name="SSM_STATE_9" start="0x9" description="Check" />
        <Enum name="SSM_STATE_11" start="0xB" description="Non-Secure" />
        <Enum name="SSM_STATE_13" start="0xD" description="Trusted" />
        <Enum name="SSM_STATE_15" start="0xF" description="Secure" />
      </BitField>
      <BitField start="12" size="4" name="SECURITY_CONFIG" description="Security Configuration This field reflects the settings of the sys_secure_boot input and the three security configuration inputs to SNVS">
        <Enum name="FAB_CONFIG" start="0" description="FAB configuration" />
        <Enum name="OPEN_CONFIG" start="0x1" description="OPEN configuration" />
        <Enum name="OPEN_CONFIG" start="0x2" description="OPEN configuration" />
        <Enum name="OPEN_CONFIG" start="0x3" description="OPEN configuration" />
        <Enum name="FIELD_RETURN_CONFIG" start="0bx1xx" description="FIELD RETURN configuration" />
        <Enum name="FAB_CONFIG" start="0x8" description="FAB configuration" />
        <Enum name="CLOSED_CONFIG" start="0x9" description="CLOSED configuration" />
        <Enum name="CLOSED_CONFIG" start="0xA" description="CLOSED configuration" />
        <Enum name="CLOSED_CONFIG" start="0xB" description="CLOSED configuration" />
      </BitField>
      <BitField start="16" size="9" name="OTPMK_SYNDROME" description="One Time Programmable Master Key Syndrome In the case of a single-bit error, the eight lower bits of this value indicate the bit number of error location" />
      <BitField start="27" size="1" name="OTPMK_ZERO" description="One Time Programmable Master Key is Equal to Zero">
        <Enum name="OTPMK_ZERO_0" start="0" description="The OTPMK is not zero." />
        <Enum name="OTPMK_ZERO_1" start="0x1" description="The OTPMK is zero." />
      </BitField>
      <BitField start="31" size="1" name="ZMK_ZERO" description="Zeroizable Master Key is Equal to Zero">
        <Enum name="ZMK_ZERO_0" start="0" description="The ZMK is not zero." />
        <Enum name="ZMK_ZERO_1" start="0x1" description="The ZMK is zero." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="HPSVSR" access="Read/Write" description="SNVS_HP Security Violation Status Register" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SV0" description="Security Violation 0 security violation was detected.">
        <Enum name="SV0_0" start="0" description="No Security Violation 0 security violation was detected." />
        <Enum name="SV0_1" start="0x1" description="Security Violation 0 security violation was detected." />
      </BitField>
      <BitField start="1" size="1" name="SV1" description="Security Violation 1 security violation was detected.">
        <Enum name="SV1_0" start="0" description="No Security Violation 1 security violation was detected." />
        <Enum name="SV1_1" start="0x1" description="Security Violation 1 security violation was detected." />
      </BitField>
      <BitField start="2" size="1" name="SV2" description="Security Violation 2 security violation was detected.">
        <Enum name="SV2_0" start="0" description="No Security Violation 2 security violation was detected." />
        <Enum name="SV2_1" start="0x1" description="Security Violation 2 security violation was detected." />
      </BitField>
      <BitField start="3" size="1" name="SV3" description="Security Violation 3 security violation was detected.">
        <Enum name="SV3_0" start="0" description="No Security Violation 3 security violation was detected." />
        <Enum name="SV3_1" start="0x1" description="Security Violation 3 security violation was detected." />
      </BitField>
      <BitField start="4" size="1" name="SV4" description="Security Violation 4 security violation was detected.">
        <Enum name="SV4_0" start="0" description="No Security Violation 4 security violation was detected." />
        <Enum name="SV4_1" start="0x1" description="Security Violation 4 security violation was detected." />
      </BitField>
      <BitField start="5" size="1" name="SV5" description="Security Violation 5 security violation was detected.">
        <Enum name="SV5_0" start="0" description="No Security Violation 5 security violation was detected." />
        <Enum name="SV5_1" start="0x1" description="Security Violation 5 security violation was detected." />
      </BitField>
      <BitField start="13" size="1" name="SW_SV" description="Software Security Violation This bit is a read-only copy of the SW_SV bit in the HP Command Register" />
      <BitField start="14" size="1" name="SW_FSV" description="Software Fatal Security Violation This bit is a read-only copy of the SW_FSV bit in the HP Command Register" />
      <BitField start="15" size="1" name="SW_LPSV" description="LP Software Security Violation This bit is a read-only copy of the SW_LPSV bit in the HP Command Register" />
      <BitField start="16" size="9" name="ZMK_SYNDROME" description="Zeroizable Master Key Syndrome The ZMK syndrome indicates the single-bit error location and parity for the ZMK register" />
      <BitField start="27" size="1" name="ZMK_ECC_FAIL" description="Zeroizable Master Key Error Correcting Code Check Failure When set, this bit triggers a bad key violation to the SSM and a security violation to the SNVS_LP section, which clears security sensitive data">
        <Enum name="ZMK_ECC_FAIL_0" start="0" description="ZMK ECC Failure was not detected." />
        <Enum name="ZMK_ECC_FAIL_1" start="0x1" description="ZMK ECC Failure was detected." />
      </BitField>
      <BitField start="31" size="1" name="LP_SEC_VIO" description="LP Security Violation A security volation was detected in the SNVS low power section." />
    </Register>
    <Register start="+0x1C" size="4" name="HPHACIVR" access="Read/Write" description="SNVS_HP High Assurance Counter IV Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="HAC_COUNTER_IV" description="High Assurance Counter Initial Value This register is used to set the starting count value to the high assurance counter" />
    </Register>
    <Register start="+0x20" size="4" name="HPHACR" access="ReadOnly" description="SNVS_HP High Assurance Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="HAC_COUNTER" description="High Assurance Counter When the HAC_EN bit is set and the SSM is in the soft fail state, this counter starts to count down with the system clock" />
    </Register>
    <Register start="+0x24" size="4" name="HPRTCMR" access="Read/Write" description="SNVS_HP Real Time Counter MSB Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="RTC" description="HP Real Time Counter The most-significant 15 bits of the RTC" />
    </Register>
    <Register start="+0x28" size="4" name="HPRTCLR" access="Read/Write" description="SNVS_HP Real Time Counter LSB Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RTC" description="HP Real Time Counter least-significant 32 bits" />
    </Register>
    <Register start="+0x2C" size="4" name="HPTAMR" access="Read/Write" description="SNVS_HP Time Alarm MSB Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="HPTA_MS" description="HP Time Alarm, most-significant 15 bits" />
    </Register>
    <Register start="+0x30" size="4" name="HPTALR" access="Read/Write" description="SNVS_HP Time Alarm LSB Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="HPTA_LS" description="HP Time Alarm, 32 least-significant bits" />
    </Register>
    <Register start="+0x34" size="4" name="LPLR" access="Read/Write" description="SNVS_LP Lock Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ZMK_WHL" description="Zeroizable Master Key Write Hard Lock When set, prevents any writes (software and hardware) to the ZMK registers and ZMK_HWP, ZMK_VAL, and ZMK_ECC_EN fields of the LPMKCR">
        <Enum name="ZMK_WHL_0" start="0" description="Write access is allowed." />
        <Enum name="ZMK_WHL_1" start="0x1" description="Write access is not allowed." />
      </BitField>
      <BitField start="1" size="1" name="ZMK_RHL" description="Zeroizable Master Key Read Hard Lock When set, prevents any software reads to the ZMK registers and ZMK_ECC_VALUE field of the LPMKCR">
        <Enum name="ZMK_RHL_0" start="0" description="Read access is allowed (only in software programming mode)." />
        <Enum name="ZMK_RHL_1" start="0x1" description="Read access is not allowed." />
      </BitField>
      <BitField start="2" size="1" name="SRTC_HL" description="Secure Real Time Counter Hard Lock When set, prevents any writes to the SRTC registers, SRTC_ENV, and SRTC_INV_EN bits">
        <Enum name="SRTC_HL_0" start="0" description="Write access is allowed." />
        <Enum name="SRTC_HL_1" start="0x1" description="Write access is not allowed." />
      </BitField>
      <BitField start="3" size="1" name="LPCALB_HL" description="LP Calibration Hard Lock When set, prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)">
        <Enum name="LPCALB_HL_0" start="0" description="Write access is allowed." />
        <Enum name="LPCALB_HL_1" start="0x1" description="Write access is not allowed." />
      </BitField>
      <BitField start="4" size="1" name="MC_HL" description="Monotonic Counter Hard Lock When set, prevents any writes (increments) to the MC Registers and MC_ENV bit">
        <Enum name="MC_HL_0" start="0" description="Write access (increment) is allowed." />
        <Enum name="MC_HL_1" start="0x1" description="Write access (increment) is not allowed." />
      </BitField>
      <BitField start="5" size="1" name="GPR_HL" description="General Purpose Register Hard Lock When set, prevents any writes to the GPR">
        <Enum name="GPR_HL_0" start="0" description="Write access is allowed." />
        <Enum name="GPR_HL_1" start="0x1" description="Write access is not allowed." />
      </BitField>
      <BitField start="6" size="1" name="LPSVCR_HL" description="LP Security Violation Control Register Hard Lock When set, prevents any writes to the LPSVCR">
        <Enum name="LPSVCR_HL_0" start="0" description="Write access is allowed." />
        <Enum name="LPSVCR_HL_1" start="0x1" description="Write access is not allowed." />
      </BitField>
      <BitField start="8" size="1" name="LPTDCR_HL" description="LP Tamper Detectors Configuration Register Hard Lock When set, prevents any writes to the LPTDCR">
        <Enum name="LPTDCR_HL_0" start="0" description="Write access is allowed." />
        <Enum name="LPTDCR_HL_1" start="0x1" description="Write access is not allowed." />
      </BitField>
      <BitField start="9" size="1" name="MKS_HL" description="Master Key Select Hard Lock When set, prevents any writes to the MASTER_KEY_SEL field of the LP Master Key Control Register">
        <Enum name="MKS_HL_0" start="0" description="Write access is allowed." />
        <Enum name="MKS_HL_1" start="0x1" description="Write access is not allowed." />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="LPCR" access="Read/Write" description="SNVS_LP Control Register" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRTC_ENV" description="Secure Real Time Counter Enabled and Valid When set, the SRTC becomes operational">
        <Enum name="SRTC_ENV_0" start="0" description="SRTC is disabled or invalid." />
        <Enum name="SRTC_ENV_1" start="0x1" description="SRTC is enabled and valid." />
      </BitField>
      <BitField start="1" size="1" name="LPTA_EN" description="LP Time Alarm Enable When set, the SNVS functional interrupt is asserted if the LP Time Alarm Register is equal to the 32 MSBs of the secure real time counter">
        <Enum name="LPTA_EN_0" start="0" description="LP time alarm interrupt is disabled." />
        <Enum name="LPTA_EN_1" start="0x1" description="LP time alarm interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="MC_ENV" description="Monotonic Counter Enabled and Valid When set, the MC can be incremented (by write transaction to the LPSMCMR or LPSMCLR)">
        <Enum name="MC_ENV_0" start="0" description="MC is disabled or invalid." />
        <Enum name="MC_ENV_1" start="0x1" description="MC is enabled and valid." />
      </BitField>
      <BitField start="3" size="1" name="LPWUI_EN" description="LP Wake-Up Interrupt Enable This interrupt line should be connected to the external pin and is intended to inform the external chip about an SNVS_LP event (tamper event, MC rollover, SRTC rollover, or time alarm )" />
      <BitField start="4" size="1" name="SRTC_INV_EN" description="If this bit is 1, in the case of a security violation the SRTC stops counting and the SRTC is invalidated (SRTC_ENV bit is cleared)">
        <Enum name="SRTC_INV_EN_0" start="0" description="SRTC stays valid in the case of security violation." />
        <Enum name="SRTC_INV_EN_1" start="0x1" description="SRTC is invalidated in the case of security violation." />
      </BitField>
      <BitField start="5" size="1" name="DP_EN" description="Dumb PMIC Enabled When set, software can control the system power">
        <Enum name="DP_EN_0" start="0" description="Smart PMIC enabled." />
        <Enum name="DP_EN_1" start="0x1" description="Dumb PMIC enabled." />
      </BitField>
      <BitField start="6" size="1" name="TOP" description="Turn off System Power Asserting this bit causes a signal to be sent to the Power Management IC to turn off the system power">
        <Enum name="TOP_0" start="0" description="Leave system power on." />
        <Enum name="TOP_1" start="0x1" description="Turn off system power." />
      </BitField>
      <BitField start="7" size="1" name="PWR_GLITCH_EN" description="Power Glitch Enable By default the detection of a power glitch does not cause the pmic_en_b signal to be asserted" />
      <BitField start="8" size="1" name="LPCALB_EN" description="LP Calibration Enable When set, enables the SRTC calibration mechanism">
        <Enum name="LPCALB_EN_0" start="0" description="SRTC Time calibration is disabled." />
        <Enum name="LPCALB_EN_1" start="0x1" description="SRTC Time calibration is enabled." />
      </BitField>
      <BitField start="10" size="5" name="LPCALB_VAL" description="LP Calibration Value Defines signed calibration value for SRTC">
        <Enum name="LPCALB_VAL_0" start="0" description="+0 counts per each 32768 ticks of the counter clock" />
        <Enum name="LPCALB_VAL_1" start="0x1" description="+1 counts per each 32768 ticks of the counter clock" />
        <Enum name="LPCALB_VAL_2" start="0x2" description="+2 counts per each 32768 ticks of the counter clock" />
        <Enum name="LPCALB_VAL_15" start="0xF" description="+15 counts per each 32768 ticks of the counter clock" />
        <Enum name="LPCALB_VAL_16" start="0x10" description="-16 counts per each 32768 ticks of the counter clock" />
        <Enum name="LPCALB_VAL_17" start="0x11" description="-15 counts per each 32768 ticks of the counter clock" />
        <Enum name="LPCALB_VAL_30" start="0x1E" description="-2 counts per each 32768 ticks of the counter clock" />
        <Enum name="LPCALB_VAL_31" start="0x1F" description="-1 counts per each 32768 ticks of the counter clock" />
      </BitField>
      <BitField start="16" size="2" name="BTN_PRESS_TIME" description="This field configures the button press time out values for the PMIC Logic" />
      <BitField start="18" size="2" name="DEBOUNCE" description="This field configures the amount of debounce time for the BTN input signal" />
      <BitField start="20" size="2" name="ON_TIME" description="The ON_TIME field is used to configure the period of time after BTN is asserted before pmic_en_b is asserted to turn on the SoC power" />
      <BitField start="22" size="1" name="PK_EN" description="PMIC On Request Enable The value written to PK_EN will be asserted on output signal snvs_lp_pk_en" />
      <BitField start="23" size="1" name="PK_OVERRIDE" description="PMIC On Request Override The value written to PK_OVERRIDE will be asserted on output signal snvs_lp_pk_override" />
      <BitField start="24" size="1" name="GPR_Z_DIS" description="General Purpose Registers Zeroization Disable" />
    </Register>
    <Register start="+0x3C" size="4" name="LPMKCR" access="Read/Write" description="SNVS_LP Master Key Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MASTER_KEY_SEL" description="Master Key Select These bits select the SNVS Master Key output when Master Key Select bits are enabled by MKS_EN bit in the HPCOMR">
        <Enum name="MASTER_KEY_SEL_0" start="0b0x" description="Select one time programmable master key." />
        <Enum name="MASTER_KEY_SEL_2" start="0x2" description="Select zeroizable master key when MKS_EN bit is set ." />
        <Enum name="MASTER_KEY_SEL_3" start="0x3" description="Select combined master key when MKS_EN bit is set ." />
      </BitField>
      <BitField start="2" size="1" name="ZMK_HWP" description="Zeroizable Master Key hardware Programming mode When set, only the hardware key programming mechanism can set the ZMK and software cannot read it">
        <Enum name="ZMK_HWP_0" start="0" description="ZMK is in the software programming mode." />
        <Enum name="ZMK_HWP_1" start="0x1" description="ZMK is in the hardware programming mode." />
      </BitField>
      <BitField start="3" size="1" name="ZMK_VAL" description="Zeroizable Master Key Valid When set, the ZMK value can be selected by the master key control block for use by cryptographic modules">
        <Enum name="ZMK_VAL_0" start="0" description="ZMK is not valid." />
        <Enum name="ZMK_VAL_1" start="0x1" description="ZMK is valid." />
      </BitField>
      <BitField start="4" size="1" name="ZMK_ECC_EN" description="Zeroizable Master Key Error Correcting Code Check Enable Writing one to this field automatically calculates and sets the ZMK ECC value in the ZMK_ECC_VALUE field of this register">
        <Enum name="ZMK_ECC_EN_0" start="0" description="ZMK ECC check is disabled." />
        <Enum name="ZMK_ECC_EN_1" start="0x1" description="ZMK ECC check is enabled." />
      </BitField>
      <BitField start="7" size="9" name="ZMK_ECC_VALUE" description="Zeroizable Master Key Error Correcting Code Value This field is automatically calculated and set when one is written into ZMK_ECC_EN bit of this register" />
    </Register>
    <Register start="+0x40" size="4" name="LPSVCR" access="Read/Write" description="SNVS_LP Security Violation Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SV0_EN" description="Security Violation 0 Enable This bit enables Security Violation 0 Input">
        <Enum name="SV0_EN_0" start="0" description="Security Violation 0 is disabled in the LP domain." />
        <Enum name="SV0_EN_1" start="0x1" description="Security Violation 0 is enabled in the LP domain." />
      </BitField>
      <BitField start="1" size="1" name="SV1_EN" description="Security Violation 1 Enable This bit enables Security Violation 1 Input">
        <Enum name="SV1_EN_0" start="0" description="Security Violation 1 is disabled in the LP domain." />
        <Enum name="SV1_EN_1" start="0x1" description="Security Violation 1 is enabled in the LP domain." />
      </BitField>
      <BitField start="2" size="1" name="SV2_EN" description="Security Violation 2 Enable This bit enables Security Violation 2 Input">
        <Enum name="SV2_EN_0" start="0" description="Security Violation 2 is disabled in the LP domain." />
        <Enum name="SV2_EN_1" start="0x1" description="Security Violation 2 is enabled in the LP domain." />
      </BitField>
      <BitField start="3" size="1" name="SV3_EN" description="Security Violation 3 Enable This bit enables Security Violation 3 Input">
        <Enum name="SV3_EN_0" start="0" description="Security Violation 3 is disabled in the LP domain." />
        <Enum name="SV3_EN_1" start="0x1" description="Security Violation 3 is enabled in the LP domain." />
      </BitField>
      <BitField start="4" size="1" name="SV4_EN" description="Security Violation 4 Enable This bit enables Security Violation 4 Input">
        <Enum name="SV4_EN_0" start="0" description="Security Violation 4 is disabled in the LP domain." />
        <Enum name="SV4_EN_1" start="0x1" description="Security Violation 4 is enabled in the LP domain." />
      </BitField>
      <BitField start="5" size="1" name="SV5_EN" description="Security Violation 5 Enable This bit enables Security Violation 5 Input">
        <Enum name="SV5_EN_0" start="0" description="Security Violation 5 is disabled in the LP domain." />
        <Enum name="SV5_EN_1" start="0x1" description="Security Violation 5 is enabled in the LP domain." />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="LPTDCR" access="Read/Write" description="SNVS_LP Tamper Detectors Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SRTCR_EN" description="SRTC Rollover Enable When set, an SRTC rollover event generates an LP security violation.">
        <Enum name="SRTCR_EN_0" start="0" description="SRTC rollover is disabled." />
        <Enum name="SRTCR_EN_1" start="0x1" description="SRTC rollover is enabled." />
      </BitField>
      <BitField start="2" size="1" name="MCR_EN" description="MC Rollover Enable When set, an MC Rollover event generates an LP security violation.">
        <Enum name="MCR_EN_0" start="0" description="MC rollover is disabled." />
        <Enum name="MCR_EN_1" start="0x1" description="MC rollover is enabled." />
      </BitField>
      <BitField start="9" size="1" name="ET1_EN" description="External Tampering 1 Enable When set, external tampering 1 detection generates an LP security violation">
        <Enum name="ET1_EN_0" start="0" description="External tamper 1 is disabled." />
        <Enum name="ET1_EN_1" start="0x1" description="External tamper 1 is enabled." />
      </BitField>
      <BitField start="11" size="1" name="ET1P" description="External Tampering 1 Polarity This bit is used to determine the polarity of external tamper 1.">
        <Enum name="ET1P_0" start="0" description="External tamper 1 is active low." />
        <Enum name="ET1P_1" start="0x1" description="External tamper 1 is active high." />
      </BitField>
      <BitField start="14" size="1" name="PFD_OBSERV" description="System Power Fail Detector (PFD) Observability Flop The asynchronous reset input of this flop is connected directly to the inverted output of the PFD analog circuitry (external to the SNVS block)" />
      <BitField start="15" size="1" name="POR_OBSERV" description="Power On Reset (POR) Observability Flop The asynchronous reset input of this flop is connected directly to the output of the POR analog circuitry (external to the SNVS" />
      <BitField start="28" size="1" name="OSCB" description="Oscillator Bypass When OSCB=1 the osc_bypass signal is asserted">
        <Enum name="OSCB_0" start="0" description="Normal SRTC clock oscillator not bypassed." />
        <Enum name="OSCB_1" start="0x1" description="Normal SRTC clock oscillator bypassed. Alternate clock can drive the SRTC clock source." />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="LPSR" access="Read/Write" description="SNVS_LP Status Register" reset_value="0x8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPTA" description="LP Time Alarm">
        <Enum name="LPTA_0" start="0" description="No time alarm interrupt occurred." />
        <Enum name="LPTA_1" start="0x1" description="A time alarm interrupt occurred." />
      </BitField>
      <BitField start="1" size="1" name="SRTCR" description="Secure Real Time Counter Rollover">
        <Enum name="SRTCR_0" start="0" description="SRTC has not reached its maximum value." />
        <Enum name="SRTCR_1" start="0x1" description="SRTC has reached its maximum value." />
      </BitField>
      <BitField start="2" size="1" name="MCR" description="Monotonic Counter Rollover">
        <Enum name="MCR_0" start="0" description="MC has not reached its maximum value." />
        <Enum name="MCR_1" start="0x1" description="MC has reached its maximum value." />
      </BitField>
      <BitField start="3" size="1" name="PGD" description="Power Supply Glitch Detected 0 No power supply glitch. 1 Power supply glitch is detected." />
      <BitField start="9" size="1" name="ET1D" description="External Tampering 1 Detected">
        <Enum name="ET1D_0" start="0" description="External tampering 1 not detected." />
        <Enum name="ET1D_1" start="0x1" description="External tampering 1 detected." />
      </BitField>
      <BitField start="16" size="1" name="ESVD" description="External Security Violation Detected Indicates that a security violation is detected on one of the HP security violation ports">
        <Enum name="ESVD_0" start="0" description="No external security violation." />
        <Enum name="ESVD_1" start="0x1" description="External security violation is detected." />
      </BitField>
      <BitField start="17" size="1" name="EO" description="Emergency Off This bit is set when a power off is requested.">
        <Enum name="EO_0" start="0" description="Emergency off was not detected." />
        <Enum name="EO_1" start="0x1" description="Emergency off was detected." />
      </BitField>
      <BitField start="18" size="1" name="SPO" description="Set Power Off The SPO bit is set when the power button is pressed longer than the configured debounce time">
        <Enum name="SPO_0" start="0" description="Set Power Off was not detected." />
        <Enum name="SPO_1" start="0x1" description="Set Power Off was detected." />
      </BitField>
      <BitField start="20" size="1" name="SED" description="Scan Exit Detected">
        <Enum name="SED_0" start="0" description="Scan exit was not detected." />
        <Enum name="SED_1" start="0x1" description="Scan exit was detected." />
      </BitField>
      <BitField start="30" size="1" name="LPNS" description="LP Section is Non-Secured Indicates that LP section was provisioned/programmed in the non-secure state">
        <Enum name="LPNS_0" start="0" description="LP section was not programmed in the non-secure state." />
        <Enum name="LPNS_1" start="0x1" description="LP section was programmed in the non-secure state." />
      </BitField>
      <BitField start="31" size="1" name="LPS" description="LP Section is Secured Indicates that the LP section is provisioned/programmed in the secure or trusted state">
        <Enum name="LPS_0" start="0" description="LP section was not programmed in secure or trusted state." />
        <Enum name="LPS_1" start="0x1" description="LP section was programmed in secure or trusted state." />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="LPSRTCMR" access="Read/Write" description="SNVS_LP Secure Real Time Counter MSB Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SRTC" description="LP Secure Real Time Counter The most-significant 15 bits of the SRTC" />
    </Register>
    <Register start="+0x54" size="4" name="LPSRTCLR" access="Read/Write" description="SNVS_LP Secure Real Time Counter LSB Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SRTC" description="LP Secure Real Time Counter least-significant 32 bits This register can be programmed only when SRTC is not active and not locked, meaning the SRTC_ENV, SRTC_SL, and SRTC_HL bits are not set" />
    </Register>
    <Register start="+0x58" size="4" name="LPTAR" access="Read/Write" description="SNVS_LP Time Alarm Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LPTA" description="LP Time Alarm This register can be programmed only when the LP time alarm is disabled (LPTA_EN bit is not set)" />
    </Register>
    <Register start="+0x5C" size="4" name="LPSMCMR" access="ReadOnly" description="SNVS_LP Secure Monotonic Counter MSB Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MON_COUNTER" description="Monotonic Counter most-significant 16 Bits The MC is incremented by one when: A write transaction to the LPSMCMR or LPSMCLR register is detected" />
      <BitField start="16" size="16" name="MC_ERA_BITS" description="Monotonic Counter Era Bits These bits are inputs to the module and typically connect to fuses" />
    </Register>
    <Register start="+0x60" size="4" name="LPSMCLR" access="ReadOnly" description="SNVS_LP Secure Monotonic Counter LSB Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MON_COUNTER" description="Monotonic Counter bits The MC is incremented by one when: A write transaction to the LPSMCMR or LPSMCLR Register is detected" />
    </Register>
    <Register start="+0x64" size="4" name="LPPGDR" access="Read/Write" description="SNVS_LP Power Glitch Detector Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PGD" description="Power Glitch Detector Value" />
    </Register>
    <Register start="+0x68" size="4" name="LPGPR0_legacy_alias" access="Read/Write" description="SNVS_LP General Purpose Register 0 (legacy alias)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPR" description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." />
    </Register>
    <Register start="+0x6C+0" size="4" name="LPZMKR[0]" access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ZMK" description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" />
    </Register>
    <Register start="+0x6C+4" size="4" name="LPZMKR[1]" access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ZMK" description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" />
    </Register>
    <Register start="+0x6C+8" size="4" name="LPZMKR[2]" access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ZMK" description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" />
    </Register>
    <Register start="+0x6C+12" size="4" name="LPZMKR[3]" access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ZMK" description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" />
    </Register>
    <Register start="+0x6C+16" size="4" name="LPZMKR[4]" access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ZMK" description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" />
    </Register>
    <Register start="+0x6C+20" size="4" name="LPZMKR[5]" access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ZMK" description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" />
    </Register>
    <Register start="+0x6C+24" size="4" name="LPZMKR[6]" access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ZMK" description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" />
    </Register>
    <Register start="+0x6C+28" size="4" name="LPZMKR[7]" access="Read/Write" description="SNVS_LP Zeroizable Master Key Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ZMK" description="Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value" />
    </Register>
    <Register start="+0x90+0" size="4" name="LPGPR_alias[0]" access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPR" description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." />
    </Register>
    <Register start="+0x90+4" size="4" name="LPGPR_alias[1]" access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPR" description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." />
    </Register>
    <Register start="+0x90+8" size="4" name="LPGPR_alias[2]" access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPR" description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." />
    </Register>
    <Register start="+0x90+12" size="4" name="LPGPR_alias[3]" access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPR" description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." />
    </Register>
    <Register start="+0x100+0" size="4" name="LPGPR[0]" access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPR" description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." />
    </Register>
    <Register start="+0x100+4" size="4" name="LPGPR[1]" access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPR" description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." />
    </Register>
    <Register start="+0x100+8" size="4" name="LPGPR[2]" access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPR" description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." />
    </Register>
    <Register start="+0x100+12" size="4" name="LPGPR[3]" access="Read/Write" description="SNVS_LP General Purpose Registers 0 .. 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPR" description="General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed." />
    </Register>
    <Register start="+0xBF8" size="4" name="HPVIDR1" access="ReadOnly" description="SNVS_HP Version ID Register 1" reset_value="0x3E0104" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MINOR_REV" description="SNVS block minor version number" />
      <BitField start="8" size="8" name="MAJOR_REV" description="SNVS block major version number" />
      <BitField start="16" size="16" name="IP_ID" description="SNVS block ID" />
    </Register>
    <Register start="+0xBFC" size="4" name="HPVIDR2" access="ReadOnly" description="SNVS_HP Version ID Register 2" reset_value="0x6000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONFIG_OPT" description="SNVS Configuration Options" />
      <BitField start="8" size="8" name="ECO_REV" description="SNVS ECO Revision" />
      <BitField start="16" size="8" name="INTG_OPT" description="SNVS Integration Options" />
      <BitField start="24" size="8" name="IP_ERA" description="IP Era 00h - Era 1 or 2 03h - Era 3 04h - Era 4 05h - Era 5" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CCM_ANALOG" start="0x400D8000" description="CCM_ANALOG">
    <Register start="+0x10" size="4" name="CCM_ANALOG_PLL_USB1" access="Read/Write" description="Analog USB1 480MHz PLL Control Register" reset_value="0x12000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DIV_SELECT" description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." />
      <BitField start="6" size="1" name="EN_USB_CLKS" description="Powers the 9-phase PLL outputs for USBPHYn">
        <Enum name="EN_USB_CLKS_0" start="0" description="PLL outputs for USBPHYn off." />
        <Enum name="EN_USB_CLKS_1" start="0x1" description="PLL outputs for USBPHYn on." />
      </BitField>
      <BitField start="12" size="1" name="POWER" description="Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens." />
      <BitField start="13" size="1" name="ENABLE" description="Enable the PLL clock output." />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked. 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x14" size="4" name="CCM_ANALOG_PLL_USB1_SET" access="Read/Write" description="Analog USB1 480MHz PLL Control Register" reset_value="0x12000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DIV_SELECT" description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." />
      <BitField start="6" size="1" name="EN_USB_CLKS" description="Powers the 9-phase PLL outputs for USBPHYn">
        <Enum name="EN_USB_CLKS_0" start="0" description="PLL outputs for USBPHYn off." />
        <Enum name="EN_USB_CLKS_1" start="0x1" description="PLL outputs for USBPHYn on." />
      </BitField>
      <BitField start="12" size="1" name="POWER" description="Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens." />
      <BitField start="13" size="1" name="ENABLE" description="Enable the PLL clock output." />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked. 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x18" size="4" name="CCM_ANALOG_PLL_USB1_CLR" access="Read/Write" description="Analog USB1 480MHz PLL Control Register" reset_value="0x12000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DIV_SELECT" description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." />
      <BitField start="6" size="1" name="EN_USB_CLKS" description="Powers the 9-phase PLL outputs for USBPHYn">
        <Enum name="EN_USB_CLKS_0" start="0" description="PLL outputs for USBPHYn off." />
        <Enum name="EN_USB_CLKS_1" start="0x1" description="PLL outputs for USBPHYn on." />
      </BitField>
      <BitField start="12" size="1" name="POWER" description="Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens." />
      <BitField start="13" size="1" name="ENABLE" description="Enable the PLL clock output." />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked. 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x1C" size="4" name="CCM_ANALOG_PLL_USB1_TOG" access="Read/Write" description="Analog USB1 480MHz PLL Control Register" reset_value="0x12000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DIV_SELECT" description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." />
      <BitField start="6" size="1" name="EN_USB_CLKS" description="Powers the 9-phase PLL outputs for USBPHYn">
        <Enum name="EN_USB_CLKS_0" start="0" description="PLL outputs for USBPHYn off." />
        <Enum name="EN_USB_CLKS_1" start="0x1" description="PLL outputs for USBPHYn on." />
      </BitField>
      <BitField start="12" size="1" name="POWER" description="Powers up the PLL. This bit will be set automatically when USBPHY0 remote wakeup event happens." />
      <BitField start="13" size="1" name="ENABLE" description="Enable the PLL clock output." />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked. 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x30" size="4" name="CCM_ANALOG_PLL_SYS" access="Read/Write" description="Analog System PLL Control Register" reset_value="0x13001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DIV_SELECT" description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." />
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="13" size="1" name="ENABLE" description="Enable PLL output" />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked; 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x34" size="4" name="CCM_ANALOG_PLL_SYS_SET" access="Read/Write" description="Analog System PLL Control Register" reset_value="0x13001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DIV_SELECT" description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." />
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="13" size="1" name="ENABLE" description="Enable PLL output" />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked; 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x38" size="4" name="CCM_ANALOG_PLL_SYS_CLR" access="Read/Write" description="Analog System PLL Control Register" reset_value="0x13001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DIV_SELECT" description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." />
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="13" size="1" name="ENABLE" description="Enable PLL output" />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked; 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x3C" size="4" name="CCM_ANALOG_PLL_SYS_TOG" access="Read/Write" description="Analog System PLL Control Register" reset_value="0x13001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DIV_SELECT" description="This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22." />
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="13" size="1" name="ENABLE" description="Enable PLL output" />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked; 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x40" size="4" name="CCM_ANALOG_PLL_SYS_SS" access="Read/Write" description="528MHz System PLL Spread Spectrum Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="STEP" description="Frequency change step = step/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz." />
      <BitField start="15" size="1" name="ENABLE" description="Enable bit">
        <Enum name="ENABLE_0" start="0" description="Spread spectrum modulation disabled" />
        <Enum name="ENABLE_1" start="0x1" description="Soread spectrum modulation enabled" />
      </BitField>
      <BitField start="16" size="16" name="STOP" description="Frequency change = stop/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz." />
    </Register>
    <Register start="+0x50" size="4" name="CCM_ANALOG_PLL_SYS_NUM" access="Read/Write" description="Numerator of 528MHz System PLL Fractional Loop Divider Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="A" description="30 bit numerator (A) of fractional loop divider (signed integer)." />
    </Register>
    <Register start="+0x60" size="4" name="CCM_ANALOG_PLL_SYS_DENOM" access="Read/Write" description="Denominator of 528MHz System PLL Fractional Loop Divider Register" reset_value="0x12" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="B" description="30 bit denominator (B) of fractional loop divider (unsigned integer)." />
    </Register>
    <Register start="+0x70" size="4" name="CCM_ANALOG_PLL_AUDIO" access="Read/Write" description="Analog Audio PLL control Register" reset_value="0x11006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DIV_SELECT" description="This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54." />
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="13" size="1" name="ENABLE" description="Enable PLL output" />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="19" size="2" name="POST_DIV_SELECT" description="These bits implement a divider after the PLL, but before the enable and bypass mux.">
        <Enum name="POST_DIV_SELECT_0" start="0" description="Divide by 4." />
        <Enum name="POST_DIV_SELECT_1" start="0x1" description="Divide by 2." />
        <Enum name="POST_DIV_SELECT_2" start="0x2" description="Divide by 1." />
      </BitField>
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked. 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x74" size="4" name="CCM_ANALOG_PLL_AUDIO_SET" access="Read/Write" description="Analog Audio PLL control Register" reset_value="0x11006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DIV_SELECT" description="This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54." />
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="13" size="1" name="ENABLE" description="Enable PLL output" />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="19" size="2" name="POST_DIV_SELECT" description="These bits implement a divider after the PLL, but before the enable and bypass mux.">
        <Enum name="POST_DIV_SELECT_0" start="0" description="Divide by 4." />
        <Enum name="POST_DIV_SELECT_1" start="0x1" description="Divide by 2." />
        <Enum name="POST_DIV_SELECT_2" start="0x2" description="Divide by 1." />
      </BitField>
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked. 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x78" size="4" name="CCM_ANALOG_PLL_AUDIO_CLR" access="Read/Write" description="Analog Audio PLL control Register" reset_value="0x11006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DIV_SELECT" description="This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54." />
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="13" size="1" name="ENABLE" description="Enable PLL output" />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="19" size="2" name="POST_DIV_SELECT" description="These bits implement a divider after the PLL, but before the enable and bypass mux.">
        <Enum name="POST_DIV_SELECT_0" start="0" description="Divide by 4." />
        <Enum name="POST_DIV_SELECT_1" start="0x1" description="Divide by 2." />
        <Enum name="POST_DIV_SELECT_2" start="0x2" description="Divide by 1." />
      </BitField>
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked. 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x7C" size="4" name="CCM_ANALOG_PLL_AUDIO_TOG" access="Read/Write" description="Analog Audio PLL control Register" reset_value="0x11006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="DIV_SELECT" description="This field controls the PLL loop divider. Valid range for DIV_SELECT divider value: 27~54." />
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="13" size="1" name="ENABLE" description="Enable PLL output" />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="19" size="2" name="POST_DIV_SELECT" description="These bits implement a divider after the PLL, but before the enable and bypass mux.">
        <Enum name="POST_DIV_SELECT_0" start="0" description="Divide by 4." />
        <Enum name="POST_DIV_SELECT_1" start="0x1" description="Divide by 2." />
        <Enum name="POST_DIV_SELECT_2" start="0x2" description="Divide by 1." />
      </BitField>
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked. 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0x80" size="4" name="CCM_ANALOG_PLL_AUDIO_NUM" access="Read/Write" description="Numerator of Audio PLL Fractional Loop Divider Register" reset_value="0x5F5E100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="A" description="30 bit numerator of fractional loop divider." />
    </Register>
    <Register start="+0x90" size="4" name="CCM_ANALOG_PLL_AUDIO_DENOM" access="Read/Write" description="Denominator of Audio PLL Fractional Loop Divider Register" reset_value="0x2964619C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="B" description="30 bit denominator of fractional loop divider." />
    </Register>
    <Register start="+0xE0" size="4" name="CCM_ANALOG_PLL_ENET" access="Read/Write" description="Analog ENET PLL Control Register" reset_value="0x11001" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="22" size="1" name="ENET_500M_REF_EN" description="Enable the PLL providing ENET 500 MHz reference clock" />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked; 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0xE4" size="4" name="CCM_ANALOG_PLL_ENET_SET" access="Read/Write" description="Analog ENET PLL Control Register" reset_value="0x11001" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="22" size="1" name="ENET_500M_REF_EN" description="Enable the PLL providing ENET 500 MHz reference clock" />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked; 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0xE8" size="4" name="CCM_ANALOG_PLL_ENET_CLR" access="Read/Write" description="Analog ENET PLL Control Register" reset_value="0x11001" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="22" size="1" name="ENET_500M_REF_EN" description="Enable the PLL providing ENET 500 MHz reference clock" />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked; 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0xEC" size="4" name="CCM_ANALOG_PLL_ENET_TOG" access="Read/Write" description="Analog ENET PLL Control Register" reset_value="0x11001" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="POWERDOWN" description="Powers down the PLL." />
      <BitField start="14" size="2" name="BYPASS_CLK_SRC" description="Determines the bypass source.">
        <Enum name="REF_CLK_24M" start="0" description="Select the 24MHz oscillator as source." />
      </BitField>
      <BitField start="16" size="1" name="BYPASS" description="Bypass the PLL." />
      <BitField start="22" size="1" name="ENET_500M_REF_EN" description="Enable the PLL providing ENET 500 MHz reference clock" />
      <BitField start="31" size="1" name="LOCK" description="1 - PLL is currently locked; 0 - PLL is not currently locked." />
    </Register>
    <Register start="+0xF0" size="4" name="CCM_ANALOG_PFD_480" access="Read/Write" description="480MHz Clock (PLL3) Phase Fractional Divider Control Register" reset_value="0x1311100C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PFD0_FRAC" description="This field controls the fractional divide value" />
      <BitField start="6" size="1" name="PFD0_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="7" size="1" name="PFD0_CLKGATE" description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" />
      <BitField start="8" size="6" name="PFD1_FRAC" description="This field controls the fractional divide value" />
      <BitField start="14" size="1" name="PFD1_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="15" size="1" name="PFD1_CLKGATE" description="IO Clock Gate" />
      <BitField start="16" size="6" name="PFD2_FRAC" description="This field controls the fractional divide value" />
      <BitField start="22" size="1" name="PFD2_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="23" size="1" name="PFD2_CLKGATE" description="IO Clock Gate" />
      <BitField start="24" size="6" name="PFD3_FRAC" description="This field controls the fractional divide value" />
      <BitField start="30" size="1" name="PFD3_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="31" size="1" name="PFD3_CLKGATE" description="IO Clock Gate" />
    </Register>
    <Register start="+0xF4" size="4" name="CCM_ANALOG_PFD_480_SET" access="Read/Write" description="480MHz Clock (PLL3) Phase Fractional Divider Control Register" reset_value="0x1311100C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PFD0_FRAC" description="This field controls the fractional divide value" />
      <BitField start="6" size="1" name="PFD0_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="7" size="1" name="PFD0_CLKGATE" description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" />
      <BitField start="8" size="6" name="PFD1_FRAC" description="This field controls the fractional divide value" />
      <BitField start="14" size="1" name="PFD1_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="15" size="1" name="PFD1_CLKGATE" description="IO Clock Gate" />
      <BitField start="16" size="6" name="PFD2_FRAC" description="This field controls the fractional divide value" />
      <BitField start="22" size="1" name="PFD2_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="23" size="1" name="PFD2_CLKGATE" description="IO Clock Gate" />
      <BitField start="24" size="6" name="PFD3_FRAC" description="This field controls the fractional divide value" />
      <BitField start="30" size="1" name="PFD3_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="31" size="1" name="PFD3_CLKGATE" description="IO Clock Gate" />
    </Register>
    <Register start="+0xF8" size="4" name="CCM_ANALOG_PFD_480_CLR" access="Read/Write" description="480MHz Clock (PLL3) Phase Fractional Divider Control Register" reset_value="0x1311100C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PFD0_FRAC" description="This field controls the fractional divide value" />
      <BitField start="6" size="1" name="PFD0_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="7" size="1" name="PFD0_CLKGATE" description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" />
      <BitField start="8" size="6" name="PFD1_FRAC" description="This field controls the fractional divide value" />
      <BitField start="14" size="1" name="PFD1_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="15" size="1" name="PFD1_CLKGATE" description="IO Clock Gate" />
      <BitField start="16" size="6" name="PFD2_FRAC" description="This field controls the fractional divide value" />
      <BitField start="22" size="1" name="PFD2_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="23" size="1" name="PFD2_CLKGATE" description="IO Clock Gate" />
      <BitField start="24" size="6" name="PFD3_FRAC" description="This field controls the fractional divide value" />
      <BitField start="30" size="1" name="PFD3_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="31" size="1" name="PFD3_CLKGATE" description="IO Clock Gate" />
    </Register>
    <Register start="+0xFC" size="4" name="CCM_ANALOG_PFD_480_TOG" access="Read/Write" description="480MHz Clock (PLL3) Phase Fractional Divider Control Register" reset_value="0x1311100C" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PFD0_FRAC" description="This field controls the fractional divide value" />
      <BitField start="6" size="1" name="PFD0_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="7" size="1" name="PFD0_CLKGATE" description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" />
      <BitField start="8" size="6" name="PFD1_FRAC" description="This field controls the fractional divide value" />
      <BitField start="14" size="1" name="PFD1_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="15" size="1" name="PFD1_CLKGATE" description="IO Clock Gate" />
      <BitField start="16" size="6" name="PFD2_FRAC" description="This field controls the fractional divide value" />
      <BitField start="22" size="1" name="PFD2_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="23" size="1" name="PFD2_CLKGATE" description="IO Clock Gate" />
      <BitField start="24" size="6" name="PFD3_FRAC" description="This field controls the fractional divide value" />
      <BitField start="30" size="1" name="PFD3_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="31" size="1" name="PFD3_CLKGATE" description="IO Clock Gate" />
    </Register>
    <Register start="+0x100" size="4" name="CCM_ANALOG_PFD_528" access="Read/Write" description="528MHz Clock (PLL2) Phase Fractional Divider Control Register" reset_value="0x1018101B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PFD0_FRAC" description="This field controls the fractional divide value" />
      <BitField start="6" size="1" name="PFD0_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="7" size="1" name="PFD0_CLKGATE" description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" />
      <BitField start="8" size="6" name="PFD1_FRAC" description="This field controls the fractional divide value" />
      <BitField start="14" size="1" name="PFD1_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="15" size="1" name="PFD1_CLKGATE" description="IO Clock Gate" />
      <BitField start="16" size="6" name="PFD2_FRAC" description="This field controls the fractional divide value" />
      <BitField start="22" size="1" name="PFD2_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="23" size="1" name="PFD2_CLKGATE" description="IO Clock Gate" />
      <BitField start="24" size="6" name="PFD3_FRAC" description="This field controls the fractional divide value" />
      <BitField start="30" size="1" name="PFD3_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="31" size="1" name="PFD3_CLKGATE" description="IO Clock Gate" />
    </Register>
    <Register start="+0x104" size="4" name="CCM_ANALOG_PFD_528_SET" access="Read/Write" description="528MHz Clock (PLL2) Phase Fractional Divider Control Register" reset_value="0x1018101B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PFD0_FRAC" description="This field controls the fractional divide value" />
      <BitField start="6" size="1" name="PFD0_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="7" size="1" name="PFD0_CLKGATE" description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" />
      <BitField start="8" size="6" name="PFD1_FRAC" description="This field controls the fractional divide value" />
      <BitField start="14" size="1" name="PFD1_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="15" size="1" name="PFD1_CLKGATE" description="IO Clock Gate" />
      <BitField start="16" size="6" name="PFD2_FRAC" description="This field controls the fractional divide value" />
      <BitField start="22" size="1" name="PFD2_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="23" size="1" name="PFD2_CLKGATE" description="IO Clock Gate" />
      <BitField start="24" size="6" name="PFD3_FRAC" description="This field controls the fractional divide value" />
      <BitField start="30" size="1" name="PFD3_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="31" size="1" name="PFD3_CLKGATE" description="IO Clock Gate" />
    </Register>
    <Register start="+0x108" size="4" name="CCM_ANALOG_PFD_528_CLR" access="Read/Write" description="528MHz Clock (PLL2) Phase Fractional Divider Control Register" reset_value="0x1018101B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PFD0_FRAC" description="This field controls the fractional divide value" />
      <BitField start="6" size="1" name="PFD0_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="7" size="1" name="PFD0_CLKGATE" description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" />
      <BitField start="8" size="6" name="PFD1_FRAC" description="This field controls the fractional divide value" />
      <BitField start="14" size="1" name="PFD1_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="15" size="1" name="PFD1_CLKGATE" description="IO Clock Gate" />
      <BitField start="16" size="6" name="PFD2_FRAC" description="This field controls the fractional divide value" />
      <BitField start="22" size="1" name="PFD2_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="23" size="1" name="PFD2_CLKGATE" description="IO Clock Gate" />
      <BitField start="24" size="6" name="PFD3_FRAC" description="This field controls the fractional divide value" />
      <BitField start="30" size="1" name="PFD3_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="31" size="1" name="PFD3_CLKGATE" description="IO Clock Gate" />
    </Register>
    <Register start="+0x10C" size="4" name="CCM_ANALOG_PFD_528_TOG" access="Read/Write" description="528MHz Clock (PLL2) Phase Fractional Divider Control Register" reset_value="0x1018101B" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PFD0_FRAC" description="This field controls the fractional divide value" />
      <BitField start="6" size="1" name="PFD0_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="7" size="1" name="PFD0_CLKGATE" description="If set to 1, the IO fractional divider clock (reference ref_pfd0) is off (power savings)" />
      <BitField start="8" size="6" name="PFD1_FRAC" description="This field controls the fractional divide value" />
      <BitField start="14" size="1" name="PFD1_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="15" size="1" name="PFD1_CLKGATE" description="IO Clock Gate" />
      <BitField start="16" size="6" name="PFD2_FRAC" description="This field controls the fractional divide value" />
      <BitField start="22" size="1" name="PFD2_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="23" size="1" name="PFD2_CLKGATE" description="IO Clock Gate" />
      <BitField start="24" size="6" name="PFD3_FRAC" description="This field controls the fractional divide value" />
      <BitField start="30" size="1" name="PFD3_STABLE" description="This read-only bitfield is for DIAGNOSTIC PURPOSES ONLY since the fractional divider should become stable quickly enough that this field will never need to be used by either device driver or application code" />
      <BitField start="31" size="1" name="PFD3_CLKGATE" description="IO Clock Gate" />
    </Register>
    <Register start="+0x150" size="4" name="CCM_ANALOG_MISC0" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable" />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="All analog except RTC powered down on stop mode assertion." />
        <Enum name="STOP_MODE_CONFIG_1" start="0x1" description="Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on." />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down." />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="Beside RTC, low-power bandgap is selected and the rest analog is powered down." />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true" />
    </Register>
    <Register start="+0x154" size="4" name="CCM_ANALOG_MISC0_SET" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable" />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="All analog except RTC powered down on stop mode assertion." />
        <Enum name="STOP_MODE_CONFIG_1" start="0x1" description="Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on." />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down." />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="Beside RTC, low-power bandgap is selected and the rest analog is powered down." />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true" />
    </Register>
    <Register start="+0x158" size="4" name="CCM_ANALOG_MISC0_CLR" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable" />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="All analog except RTC powered down on stop mode assertion." />
        <Enum name="STOP_MODE_CONFIG_1" start="0x1" description="Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on." />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down." />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="Beside RTC, low-power bandgap is selected and the rest analog is powered down." />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true" />
    </Register>
    <Register start="+0x15C" size="4" name="CCM_ANALOG_MISC0_TOG" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable" />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="All analog except RTC powered down on stop mode assertion." />
        <Enum name="STOP_MODE_CONFIG_1" start="0x1" description="Beside RTC, analog bandgap, 1p1 and 2p5 regulators are also on." />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="Beside RTC, 1p1 and 2p5 regulators are also on, low-power bandgap is selected so that the normal analog bandgap together with the rest analog is powered down." />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="Beside RTC, low-power bandgap is selected and the rest analog is powered down." />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true" />
    </Register>
    <Register start="+0x160" size="4" name="CCM_ANALOG_MISC1" access="Read/Write" description="Miscellaneous Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PFD_480_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" />
      <BitField start="17" size="1" name="PFD_528_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" />
      <BitField start="27" size="1" name="IRQ_TEMPPANIC" description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" />
      <BitField start="28" size="1" name="IRQ_TEMPLOW" description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" />
      <BitField start="29" size="1" name="IRQ_TEMPHIGH" description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" />
      <BitField start="30" size="1" name="IRQ_ANA_BO" description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" />
      <BitField start="31" size="1" name="IRQ_DIG_BO" description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" />
    </Register>
    <Register start="+0x164" size="4" name="CCM_ANALOG_MISC1_SET" access="Read/Write" description="Miscellaneous Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PFD_480_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" />
      <BitField start="17" size="1" name="PFD_528_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" />
      <BitField start="27" size="1" name="IRQ_TEMPPANIC" description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" />
      <BitField start="28" size="1" name="IRQ_TEMPLOW" description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" />
      <BitField start="29" size="1" name="IRQ_TEMPHIGH" description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" />
      <BitField start="30" size="1" name="IRQ_ANA_BO" description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" />
      <BitField start="31" size="1" name="IRQ_DIG_BO" description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" />
    </Register>
    <Register start="+0x168" size="4" name="CCM_ANALOG_MISC1_CLR" access="Read/Write" description="Miscellaneous Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PFD_480_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" />
      <BitField start="17" size="1" name="PFD_528_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" />
      <BitField start="27" size="1" name="IRQ_TEMPPANIC" description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" />
      <BitField start="28" size="1" name="IRQ_TEMPLOW" description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" />
      <BitField start="29" size="1" name="IRQ_TEMPHIGH" description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" />
      <BitField start="30" size="1" name="IRQ_ANA_BO" description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" />
      <BitField start="31" size="1" name="IRQ_DIG_BO" description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" />
    </Register>
    <Register start="+0x16C" size="4" name="CCM_ANALOG_MISC1_TOG" access="Read/Write" description="Miscellaneous Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PFD_480_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" />
      <BitField start="17" size="1" name="PFD_528_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" />
      <BitField start="27" size="1" name="IRQ_TEMPPANIC" description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" />
      <BitField start="28" size="1" name="IRQ_TEMPLOW" description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" />
      <BitField start="29" size="1" name="IRQ_TEMPHIGH" description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" />
      <BitField start="30" size="1" name="IRQ_ANA_BO" description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" />
      <BitField start="31" size="1" name="IRQ_DIG_BO" description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" />
    </Register>
    <Register start="+0x170" size="4" name="CCM_ANALOG_MISC2" access="Read/Write" description="Miscellaneous Register 2" reset_value="0x272727" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REG0_BO_OFFSET" description="This field defines the brown out voltage offset for the CORE power domain">
        <Enum name="REG0_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG0_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="3" size="1" name="REG0_BO_STATUS" description="Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REG0_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="5" size="1" name="REG0_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="6" size="1" name="REG0_OK" description="ARM supply Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="7" size="1" name="PLL3_DISABLE" description="When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode">
        <Enum name="PLL3_DISABLE_0" start="0" description="PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode" />
        <Enum name="PLL3_DISABLE_1" start="0x1" description="PLL3 can be disabled when the SoC is not in any low power mode" />
      </BitField>
      <BitField start="8" size="3" name="REG1_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG1_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG1_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="11" size="1" name="REG1_BO_STATUS" description="Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REG1_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="13" size="1" name="REG1_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="14" size="1" name="REG1_OK" description="GPU supply Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="15" size="1" name="AUDIO_DIV_LSB" description="LSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_LSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_LSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="16" size="3" name="REG2_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG2_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG2_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="19" size="1" name="REG2_BO_STATUS" description="Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="21" size="1" name="REG2_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="22" size="1" name="REG2_OK" description="Signals that the voltage is above the brownout level for the SOC supply" />
      <BitField start="23" size="1" name="AUDIO_DIV_MSB" description="MSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_MSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_MSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="24" size="2" name="REG0_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="26" size="2" name="REG1_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="28" size="2" name="REG2_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
    </Register>
    <Register start="+0x174" size="4" name="CCM_ANALOG_MISC2_SET" access="Read/Write" description="Miscellaneous Register 2" reset_value="0x272727" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REG0_BO_OFFSET" description="This field defines the brown out voltage offset for the CORE power domain">
        <Enum name="REG0_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG0_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="3" size="1" name="REG0_BO_STATUS" description="Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REG0_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="5" size="1" name="REG0_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="6" size="1" name="REG0_OK" description="ARM supply Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="7" size="1" name="PLL3_DISABLE" description="When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode">
        <Enum name="PLL3_DISABLE_0" start="0" description="PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode" />
        <Enum name="PLL3_DISABLE_1" start="0x1" description="PLL3 can be disabled when the SoC is not in any low power mode" />
      </BitField>
      <BitField start="8" size="3" name="REG1_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG1_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG1_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="11" size="1" name="REG1_BO_STATUS" description="Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REG1_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="13" size="1" name="REG1_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="14" size="1" name="REG1_OK" description="GPU supply Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="15" size="1" name="AUDIO_DIV_LSB" description="LSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_LSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_LSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="16" size="3" name="REG2_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG2_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG2_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="19" size="1" name="REG2_BO_STATUS" description="Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="21" size="1" name="REG2_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="22" size="1" name="REG2_OK" description="Signals that the voltage is above the brownout level for the SOC supply" />
      <BitField start="23" size="1" name="AUDIO_DIV_MSB" description="MSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_MSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_MSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="24" size="2" name="REG0_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="26" size="2" name="REG1_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="28" size="2" name="REG2_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
    </Register>
    <Register start="+0x178" size="4" name="CCM_ANALOG_MISC2_CLR" access="Read/Write" description="Miscellaneous Register 2" reset_value="0x272727" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REG0_BO_OFFSET" description="This field defines the brown out voltage offset for the CORE power domain">
        <Enum name="REG0_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG0_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="3" size="1" name="REG0_BO_STATUS" description="Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REG0_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="5" size="1" name="REG0_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="6" size="1" name="REG0_OK" description="ARM supply Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="7" size="1" name="PLL3_DISABLE" description="When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode">
        <Enum name="PLL3_DISABLE_0" start="0" description="PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode" />
        <Enum name="PLL3_DISABLE_1" start="0x1" description="PLL3 can be disabled when the SoC is not in any low power mode" />
      </BitField>
      <BitField start="8" size="3" name="REG1_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG1_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG1_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="11" size="1" name="REG1_BO_STATUS" description="Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REG1_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="13" size="1" name="REG1_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="14" size="1" name="REG1_OK" description="GPU supply Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="15" size="1" name="AUDIO_DIV_LSB" description="LSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_LSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_LSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="16" size="3" name="REG2_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG2_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG2_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="19" size="1" name="REG2_BO_STATUS" description="Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="21" size="1" name="REG2_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="22" size="1" name="REG2_OK" description="Signals that the voltage is above the brownout level for the SOC supply" />
      <BitField start="23" size="1" name="AUDIO_DIV_MSB" description="MSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_MSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_MSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="24" size="2" name="REG0_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="26" size="2" name="REG1_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="28" size="2" name="REG2_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
    </Register>
    <Register start="+0x17C" size="4" name="CCM_ANALOG_MISC2_TOG" access="Read/Write" description="Miscellaneous Register 2" reset_value="0x272727" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REG0_BO_OFFSET" description="This field defines the brown out voltage offset for the CORE power domain">
        <Enum name="REG0_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG0_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="3" size="1" name="REG0_BO_STATUS" description="Reg0 brownout status bit.Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REG0_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="5" size="1" name="REG0_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="6" size="1" name="REG0_OK" description="ARM supply Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="7" size="1" name="PLL3_DISABLE" description="When USB is in low power suspend mode this Control bit is used to indicate if other system peripherals require the USB PLL3 clock when the SoC is not in low power mode">
        <Enum name="PLL3_DISABLE_0" start="0" description="PLL3 is being used by peripherals and is enabled when SoC is not in any low power mode" />
        <Enum name="PLL3_DISABLE_1" start="0x1" description="PLL3 can be disabled when the SoC is not in any low power mode" />
      </BitField>
      <BitField start="8" size="3" name="REG1_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG1_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG1_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="11" size="1" name="REG1_BO_STATUS" description="Reg1 brownout status bit. Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="REG1_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="13" size="1" name="REG1_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="14" size="1" name="REG1_OK" description="GPU supply Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="15" size="1" name="AUDIO_DIV_LSB" description="LSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_LSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_LSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="16" size="3" name="REG2_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG2_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG2_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="19" size="1" name="REG2_BO_STATUS" description="Reg2 brownout status bit.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="21" size="1" name="REG2_ENABLE_BO" description="Enables the brownout detection.Not related to CCM. See Power Management Unit (PMU)" />
      <BitField start="22" size="1" name="REG2_OK" description="Signals that the voltage is above the brownout level for the SOC supply" />
      <BitField start="23" size="1" name="AUDIO_DIV_MSB" description="MSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_MSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_MSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="24" size="2" name="REG0_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="26" size="2" name="REG1_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="28" size="2" name="REG2_STEP_TIME" description="Number of clock periods (24MHz clock).Not related to CCM. See Power Management Unit (PMU)">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMU" start="0x400D8000" description="PMU">
    <Register start="+0x110" size="4" name="PMU_REG_1P1" access="Read/Write" description="Regulator 1P1 Register" reset_value="0x1073" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output." />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="3" size="1" name="ENABLE_PULLDOWN" description="Control bit to enable the pull-down circuitry in the regulator" />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_4" start="0x4" description="0.8V" />
        <Enum name="OUTPUT_TRG_16" start="0x10" description="1.1V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD1P1" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD1P1" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
      <BitField start="18" size="1" name="ENABLE_WEAK_LINREG" description="Enables the weak 1p1 regulator" />
      <BitField start="19" size="1" name="SELREF_WEAK_LINREG" description="Selects the source for the reference voltage of the weak 1p1 regulator.">
        <Enum name="SELREF_WEAK_LINREG_0" start="0" description="Weak-linreg output tracks low-power-bandgap voltage" />
        <Enum name="SELREF_WEAK_LINREG_1" start="0x1" description="Weak-linreg output tracks VDD_SOC_IN voltage" />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="PMU_REG_1P1_SET" access="Read/Write" description="Regulator 1P1 Register" reset_value="0x1073" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output." />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="3" size="1" name="ENABLE_PULLDOWN" description="Control bit to enable the pull-down circuitry in the regulator" />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_4" start="0x4" description="0.8V" />
        <Enum name="OUTPUT_TRG_16" start="0x10" description="1.1V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD1P1" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD1P1" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
      <BitField start="18" size="1" name="ENABLE_WEAK_LINREG" description="Enables the weak 1p1 regulator" />
      <BitField start="19" size="1" name="SELREF_WEAK_LINREG" description="Selects the source for the reference voltage of the weak 1p1 regulator.">
        <Enum name="SELREF_WEAK_LINREG_0" start="0" description="Weak-linreg output tracks low-power-bandgap voltage" />
        <Enum name="SELREF_WEAK_LINREG_1" start="0x1" description="Weak-linreg output tracks VDD_SOC_IN voltage" />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="PMU_REG_1P1_CLR" access="Read/Write" description="Regulator 1P1 Register" reset_value="0x1073" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output." />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="3" size="1" name="ENABLE_PULLDOWN" description="Control bit to enable the pull-down circuitry in the regulator" />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_4" start="0x4" description="0.8V" />
        <Enum name="OUTPUT_TRG_16" start="0x10" description="1.1V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD1P1" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD1P1" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
      <BitField start="18" size="1" name="ENABLE_WEAK_LINREG" description="Enables the weak 1p1 regulator" />
      <BitField start="19" size="1" name="SELREF_WEAK_LINREG" description="Selects the source for the reference voltage of the weak 1p1 regulator.">
        <Enum name="SELREF_WEAK_LINREG_0" start="0" description="Weak-linreg output tracks low-power-bandgap voltage" />
        <Enum name="SELREF_WEAK_LINREG_1" start="0x1" description="Weak-linreg output tracks VDD_SOC_IN voltage" />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="PMU_REG_1P1_TOG" access="Read/Write" description="Regulator 1P1 Register" reset_value="0x1073" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output." />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="3" size="1" name="ENABLE_PULLDOWN" description="Control bit to enable the pull-down circuitry in the regulator" />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_4" start="0x4" description="0.8V" />
        <Enum name="OUTPUT_TRG_16" start="0x10" description="1.1V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD1P1" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD1P1" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
      <BitField start="18" size="1" name="ENABLE_WEAK_LINREG" description="Enables the weak 1p1 regulator" />
      <BitField start="19" size="1" name="SELREF_WEAK_LINREG" description="Selects the source for the reference voltage of the weak 1p1 regulator.">
        <Enum name="SELREF_WEAK_LINREG_0" start="0" description="Weak-linreg output tracks low-power-bandgap voltage" />
        <Enum name="SELREF_WEAK_LINREG_1" start="0x1" description="Weak-linreg output tracks VDD_SOC_IN voltage" />
      </BitField>
    </Register>
    <Register start="+0x120" size="4" name="PMU_REG_3P0" access="Read/Write" description="Regulator 3P0 Register" reset_value="0xF74" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference" />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="7" size="1" name="VBUS_SEL" description="Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS">
        <Enum name="USB_OTG2_VBUS" start="0" description="Utilize VBUS OTG2 power" />
        <Enum name="USB_OTG1_VBUS" start="0x1" description="Utilize VBUS OTG1 power" />
      </BitField>
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_0" start="0" description="2.625V" />
        <Enum name="OUTPUT_TRG_15" start="0xF" description="3.000V" />
        <Enum name="OUTPUT_TRG_31" start="0x1F" description="3.400V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD3P0" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD3P0" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
    </Register>
    <Register start="+0x124" size="4" name="PMU_REG_3P0_SET" access="Read/Write" description="Regulator 3P0 Register" reset_value="0xF74" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference" />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="7" size="1" name="VBUS_SEL" description="Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS">
        <Enum name="USB_OTG2_VBUS" start="0" description="Utilize VBUS OTG2 power" />
        <Enum name="USB_OTG1_VBUS" start="0x1" description="Utilize VBUS OTG1 power" />
      </BitField>
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_0" start="0" description="2.625V" />
        <Enum name="OUTPUT_TRG_15" start="0xF" description="3.000V" />
        <Enum name="OUTPUT_TRG_31" start="0x1F" description="3.400V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD3P0" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD3P0" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
    </Register>
    <Register start="+0x128" size="4" name="PMU_REG_3P0_CLR" access="Read/Write" description="Regulator 3P0 Register" reset_value="0xF74" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference" />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="7" size="1" name="VBUS_SEL" description="Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS">
        <Enum name="USB_OTG2_VBUS" start="0" description="Utilize VBUS OTG2 power" />
        <Enum name="USB_OTG1_VBUS" start="0x1" description="Utilize VBUS OTG1 power" />
      </BitField>
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_0" start="0" description="2.625V" />
        <Enum name="OUTPUT_TRG_15" start="0xF" description="3.000V" />
        <Enum name="OUTPUT_TRG_31" start="0x1F" description="3.400V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD3P0" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD3P0" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
    </Register>
    <Register start="+0x12C" size="4" name="PMU_REG_3P0_TOG" access="Read/Write" description="Regulator 3P0 Register" reset_value="0xF74" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference" />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="7" size="1" name="VBUS_SEL" description="Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_VBUS">
        <Enum name="USB_OTG2_VBUS" start="0" description="Utilize VBUS OTG2 power" />
        <Enum name="USB_OTG1_VBUS" start="0x1" description="Utilize VBUS OTG1 power" />
      </BitField>
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_0" start="0" description="2.625V" />
        <Enum name="OUTPUT_TRG_15" start="0xF" description="3.000V" />
        <Enum name="OUTPUT_TRG_31" start="0x1F" description="3.400V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD3P0" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD3P0" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
    </Register>
    <Register start="+0x130" size="4" name="PMU_REG_2P5" access="Read/Write" description="Regulator 2P5 Register" reset_value="0x1073" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output." />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="3" size="1" name="ENABLE_PULLDOWN" description="Control bit to enable the pull-down circuitry in the regulator" />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_0" start="0" description="2.10V" />
        <Enum name="OUTPUT_TRG_16" start="0x10" description="2.50V" />
        <Enum name="OUTPUT_TRG_31" start="0x1F" description="2.875V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD2P5" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD2P5" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
      <BitField start="18" size="1" name="ENABLE_WEAK_LINREG" description="Enables the weak 2p5 regulator" />
    </Register>
    <Register start="+0x134" size="4" name="PMU_REG_2P5_SET" access="Read/Write" description="Regulator 2P5 Register" reset_value="0x1073" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output." />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="3" size="1" name="ENABLE_PULLDOWN" description="Control bit to enable the pull-down circuitry in the regulator" />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_0" start="0" description="2.10V" />
        <Enum name="OUTPUT_TRG_16" start="0x10" description="2.50V" />
        <Enum name="OUTPUT_TRG_31" start="0x1F" description="2.875V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD2P5" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD2P5" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
      <BitField start="18" size="1" name="ENABLE_WEAK_LINREG" description="Enables the weak 2p5 regulator" />
    </Register>
    <Register start="+0x138" size="4" name="PMU_REG_2P5_CLR" access="Read/Write" description="Regulator 2P5 Register" reset_value="0x1073" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output." />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="3" size="1" name="ENABLE_PULLDOWN" description="Control bit to enable the pull-down circuitry in the regulator" />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_0" start="0" description="2.10V" />
        <Enum name="OUTPUT_TRG_16" start="0x10" description="2.50V" />
        <Enum name="OUTPUT_TRG_31" start="0x1F" description="2.875V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD2P5" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD2P5" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
      <BitField start="18" size="1" name="ENABLE_WEAK_LINREG" description="Enables the weak 2p5 regulator" />
    </Register>
    <Register start="+0x13C" size="4" name="PMU_REG_2P5_TOG" access="Read/Write" description="Regulator 2P5 Register" reset_value="0x1073" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE_LINREG" description="Control bit to enable the regulator output." />
      <BitField start="1" size="1" name="ENABLE_BO" description="Control bit to enable the brownout circuitry in the regulator." />
      <BitField start="2" size="1" name="ENABLE_ILIMIT" description="Control bit to enable the current-limit circuitry in the regulator." />
      <BitField start="3" size="1" name="ENABLE_PULLDOWN" description="Control bit to enable the pull-down circuitry in the regulator" />
      <BitField start="4" size="3" name="BO_OFFSET" description="Control bits to adjust the regulator brownout offset voltage in 25mV steps" />
      <BitField start="8" size="5" name="OUTPUT_TRG" description="Control bits to adjust the regulator output voltage">
        <Enum name="OUTPUT_TRG_0" start="0" description="2.10V" />
        <Enum name="OUTPUT_TRG_16" start="0x10" description="2.50V" />
        <Enum name="OUTPUT_TRG_31" start="0x1F" description="2.875V" />
      </BitField>
      <BitField start="16" size="1" name="BO_VDD2P5" description="Status bit that signals when a brownout is detected on the regulator output." />
      <BitField start="17" size="1" name="OK_VDD2P5" description="Status bit that signals when the regulator output is ok. 1 = regulator output &gt; brownout target" />
      <BitField start="18" size="1" name="ENABLE_WEAK_LINREG" description="Enables the weak 2p5 regulator" />
    </Register>
    <Register start="+0x140" size="4" name="PMU_REG_CORE" access="Read/Write" description="Digital Regulator Core Register" reset_value="0x482012" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="REG0_TARG" description="This field defines the target voltage for the ARM core power domain">
        <Enum name="REG0_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG0_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG0_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG0_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG0_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG0_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG0_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="5" size="4" name="REG0_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG0_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG0_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG0_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG0_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG0_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG0_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG0_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG0_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG0_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG0_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG0_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG0_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG0_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG0_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG0_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG0_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="9" size="5" name="REG1_TARG" description="This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.">
        <Enum name="REG1_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG1_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG1_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG1_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG1_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG1_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG1_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="14" size="4" name="REG1_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG1_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG1_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG1_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG1_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG1_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG1_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG1_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG1_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG1_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG1_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG1_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG1_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG1_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG1_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG1_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG1_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="18" size="5" name="REG2_TARG" description="This field defines the target voltage for the SOC power domain">
        <Enum name="REG2_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG2_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG2_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG2_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG2_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG2_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG2_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="23" size="4" name="REG2_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG2_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG2_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG2_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG2_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG2_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG2_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG2_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG2_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG2_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG2_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG2_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG2_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG2_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG2_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG2_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG2_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="27" size="2" name="RAMP_RATE" description="Regulator voltage ramp rate.">
        <Enum name="RAMP_RATE_0" start="0" description="Fast" />
        <Enum name="RAMP_RATE_1" start="0x1" description="Medium Fast" />
        <Enum name="RAMP_RATE_2" start="0x2" description="Medium Slow" />
        <Enum name="RAMP_RATE_3" start="0x3" description="Slow" />
      </BitField>
      <BitField start="29" size="1" name="FET_ODRIVE" description="If set, increases the gate drive on power gating FETs to reduce leakage in the off state" />
    </Register>
    <Register start="+0x144" size="4" name="PMU_REG_CORE_SET" access="Read/Write" description="Digital Regulator Core Register" reset_value="0x482012" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="REG0_TARG" description="This field defines the target voltage for the ARM core power domain">
        <Enum name="REG0_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG0_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG0_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG0_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG0_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG0_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG0_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="5" size="4" name="REG0_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG0_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG0_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG0_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG0_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG0_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG0_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG0_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG0_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG0_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG0_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG0_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG0_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG0_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG0_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG0_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG0_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="9" size="5" name="REG1_TARG" description="This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.">
        <Enum name="REG1_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG1_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG1_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG1_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG1_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG1_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG1_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="14" size="4" name="REG1_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG1_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG1_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG1_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG1_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG1_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG1_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG1_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG1_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG1_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG1_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG1_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG1_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG1_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG1_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG1_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG1_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="18" size="5" name="REG2_TARG" description="This field defines the target voltage for the SOC power domain">
        <Enum name="REG2_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG2_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG2_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG2_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG2_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG2_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG2_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="23" size="4" name="REG2_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG2_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG2_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG2_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG2_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG2_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG2_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG2_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG2_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG2_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG2_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG2_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG2_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG2_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG2_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG2_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG2_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="27" size="2" name="RAMP_RATE" description="Regulator voltage ramp rate.">
        <Enum name="RAMP_RATE_0" start="0" description="Fast" />
        <Enum name="RAMP_RATE_1" start="0x1" description="Medium Fast" />
        <Enum name="RAMP_RATE_2" start="0x2" description="Medium Slow" />
        <Enum name="RAMP_RATE_3" start="0x3" description="Slow" />
      </BitField>
      <BitField start="29" size="1" name="FET_ODRIVE" description="If set, increases the gate drive on power gating FETs to reduce leakage in the off state" />
    </Register>
    <Register start="+0x148" size="4" name="PMU_REG_CORE_CLR" access="Read/Write" description="Digital Regulator Core Register" reset_value="0x482012" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="REG0_TARG" description="This field defines the target voltage for the ARM core power domain">
        <Enum name="REG0_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG0_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG0_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG0_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG0_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG0_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG0_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="5" size="4" name="REG0_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG0_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG0_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG0_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG0_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG0_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG0_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG0_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG0_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG0_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG0_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG0_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG0_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG0_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG0_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG0_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG0_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="9" size="5" name="REG1_TARG" description="This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.">
        <Enum name="REG1_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG1_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG1_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG1_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG1_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG1_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG1_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="14" size="4" name="REG1_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG1_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG1_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG1_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG1_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG1_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG1_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG1_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG1_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG1_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG1_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG1_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG1_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG1_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG1_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG1_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG1_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="18" size="5" name="REG2_TARG" description="This field defines the target voltage for the SOC power domain">
        <Enum name="REG2_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG2_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG2_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG2_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG2_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG2_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG2_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="23" size="4" name="REG2_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG2_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG2_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG2_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG2_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG2_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG2_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG2_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG2_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG2_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG2_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG2_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG2_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG2_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG2_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG2_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG2_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="27" size="2" name="RAMP_RATE" description="Regulator voltage ramp rate.">
        <Enum name="RAMP_RATE_0" start="0" description="Fast" />
        <Enum name="RAMP_RATE_1" start="0x1" description="Medium Fast" />
        <Enum name="RAMP_RATE_2" start="0x2" description="Medium Slow" />
        <Enum name="RAMP_RATE_3" start="0x3" description="Slow" />
      </BitField>
      <BitField start="29" size="1" name="FET_ODRIVE" description="If set, increases the gate drive on power gating FETs to reduce leakage in the off state" />
    </Register>
    <Register start="+0x14C" size="4" name="PMU_REG_CORE_TOG" access="Read/Write" description="Digital Regulator Core Register" reset_value="0x482012" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="REG0_TARG" description="This field defines the target voltage for the ARM core power domain">
        <Enum name="REG0_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG0_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG0_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG0_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG0_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG0_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG0_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="5" size="4" name="REG0_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG0_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG0_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG0_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG0_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG0_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG0_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG0_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG0_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG0_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG0_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG0_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG0_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG0_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG0_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG0_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG0_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="9" size="5" name="REG1_TARG" description="This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation.">
        <Enum name="REG1_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG1_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG1_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG1_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG1_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG1_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG1_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="14" size="4" name="REG1_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG1_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG1_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG1_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG1_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG1_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG1_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG1_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG1_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG1_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG1_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG1_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG1_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG1_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG1_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG1_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG1_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="18" size="5" name="REG2_TARG" description="This field defines the target voltage for the SOC power domain">
        <Enum name="REG2_TARG_0" start="0" description="Power gated off" />
        <Enum name="REG2_TARG_1" start="0x1" description="Target core voltage = 0.725V" />
        <Enum name="REG2_TARG_2" start="0x2" description="Target core voltage = 0.750V" />
        <Enum name="REG2_TARG_3" start="0x3" description="Target core voltage = 0.775V" />
        <Enum name="REG2_TARG_16" start="0x10" description="Target core voltage = 1.100V" />
        <Enum name="REG2_TARG_30" start="0x1E" description="Target core voltage = 1.450V" />
        <Enum name="REG2_TARG_31" start="0x1F" description="Power FET switched full on. No regulation." />
      </BitField>
      <BitField start="23" size="4" name="REG2_ADJ" description="This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register.">
        <Enum name="REG2_ADJ_0" start="0" description="No adjustment" />
        <Enum name="REG2_ADJ_1" start="0x1" description="+ 0.25%" />
        <Enum name="REG2_ADJ_2" start="0x2" description="+ 0.50%" />
        <Enum name="REG2_ADJ_3" start="0x3" description="+ 0.75%" />
        <Enum name="REG2_ADJ_4" start="0x4" description="+ 1.00%" />
        <Enum name="REG2_ADJ_5" start="0x5" description="+ 1.25%" />
        <Enum name="REG2_ADJ_6" start="0x6" description="+ 1.50%" />
        <Enum name="REG2_ADJ_7" start="0x7" description="+ 1.75%" />
        <Enum name="REG2_ADJ_8" start="0x8" description="- 0.25%" />
        <Enum name="REG2_ADJ_9" start="0x9" description="- 0.50%" />
        <Enum name="REG2_ADJ_10" start="0xA" description="- 0.75%" />
        <Enum name="REG2_ADJ_11" start="0xB" description="- 1.00%" />
        <Enum name="REG2_ADJ_12" start="0xC" description="- 1.25%" />
        <Enum name="REG2_ADJ_13" start="0xD" description="- 1.50%" />
        <Enum name="REG2_ADJ_14" start="0xE" description="- 1.75%" />
        <Enum name="REG2_ADJ_15" start="0xF" description="- 2.00%" />
      </BitField>
      <BitField start="27" size="2" name="RAMP_RATE" description="Regulator voltage ramp rate.">
        <Enum name="RAMP_RATE_0" start="0" description="Fast" />
        <Enum name="RAMP_RATE_1" start="0x1" description="Medium Fast" />
        <Enum name="RAMP_RATE_2" start="0x2" description="Medium Slow" />
        <Enum name="RAMP_RATE_3" start="0x3" description="Slow" />
      </BitField>
      <BitField start="29" size="1" name="FET_ODRIVE" description="If set, increases the gate drive on power gating FETs to reduce leakage in the off state" />
    </Register>
    <Register start="+0x150" size="4" name="PMU_MISC0" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="1" size="1" name="REFTOP_PWDVBGUP" description="Control bit to power down the VBG-up detection circuitry in the analog bandgap." />
      <BitField start="2" size="1" name="REFTOP_LOWPOWER" description="Control bit to enable the low-power mode in the analog bandgap." />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="no description available">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable." />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="SUSPEND (DSM)" />
        <Enum name="STANDBY" start="0x1" description="Analog regulators are ON." />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="STOP (lower power)" />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="STOP (very lower power)" />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock.">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true." />
    </Register>
    <Register start="+0x154" size="4" name="PMU_MISC0_SET" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="1" size="1" name="REFTOP_PWDVBGUP" description="Control bit to power down the VBG-up detection circuitry in the analog bandgap." />
      <BitField start="2" size="1" name="REFTOP_LOWPOWER" description="Control bit to enable the low-power mode in the analog bandgap." />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="no description available">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable." />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="SUSPEND (DSM)" />
        <Enum name="STANDBY" start="0x1" description="Analog regulators are ON." />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="STOP (lower power)" />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="STOP (very lower power)" />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock.">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true." />
    </Register>
    <Register start="+0x158" size="4" name="PMU_MISC0_CLR" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="1" size="1" name="REFTOP_PWDVBGUP" description="Control bit to power down the VBG-up detection circuitry in the analog bandgap." />
      <BitField start="2" size="1" name="REFTOP_LOWPOWER" description="Control bit to enable the low-power mode in the analog bandgap." />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="no description available">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable." />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="SUSPEND (DSM)" />
        <Enum name="STANDBY" start="0x1" description="Analog regulators are ON." />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="STOP (lower power)" />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="STOP (very lower power)" />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock.">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true." />
    </Register>
    <Register start="+0x15C" size="4" name="PMU_MISC0_TOG" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="1" size="1" name="REFTOP_PWDVBGUP" description="Control bit to power down the VBG-up detection circuitry in the analog bandgap." />
      <BitField start="2" size="1" name="REFTOP_LOWPOWER" description="Control bit to enable the low-power mode in the analog bandgap." />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="no description available">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable." />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="SUSPEND (DSM)" />
        <Enum name="STANDBY" start="0x1" description="Analog regulators are ON." />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="STOP (lower power)" />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="STOP (very lower power)" />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable" />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock.">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true." />
    </Register>
    <Register start="+0x160" size="4" name="PMU_MISC1" access="Read/Write" description="Miscellaneous Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PFD_480_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" />
      <BitField start="17" size="1" name="PFD_528_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" />
      <BitField start="27" size="1" name="IRQ_TEMPPANIC" description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" />
      <BitField start="28" size="1" name="IRQ_TEMPLOW" description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" />
      <BitField start="29" size="1" name="IRQ_TEMPHIGH" description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" />
      <BitField start="30" size="1" name="IRQ_ANA_BO" description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" />
      <BitField start="31" size="1" name="IRQ_DIG_BO" description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" />
    </Register>
    <Register start="+0x164" size="4" name="PMU_MISC1_SET" access="Read/Write" description="Miscellaneous Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PFD_480_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" />
      <BitField start="17" size="1" name="PFD_528_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" />
      <BitField start="27" size="1" name="IRQ_TEMPPANIC" description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" />
      <BitField start="28" size="1" name="IRQ_TEMPLOW" description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" />
      <BitField start="29" size="1" name="IRQ_TEMPHIGH" description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" />
      <BitField start="30" size="1" name="IRQ_ANA_BO" description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" />
      <BitField start="31" size="1" name="IRQ_DIG_BO" description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" />
    </Register>
    <Register start="+0x168" size="4" name="PMU_MISC1_CLR" access="Read/Write" description="Miscellaneous Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PFD_480_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" />
      <BitField start="17" size="1" name="PFD_528_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" />
      <BitField start="27" size="1" name="IRQ_TEMPPANIC" description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" />
      <BitField start="28" size="1" name="IRQ_TEMPLOW" description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" />
      <BitField start="29" size="1" name="IRQ_TEMPHIGH" description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" />
      <BitField start="30" size="1" name="IRQ_ANA_BO" description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" />
      <BitField start="31" size="1" name="IRQ_DIG_BO" description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" />
    </Register>
    <Register start="+0x16C" size="4" name="PMU_MISC1_TOG" access="Read/Write" description="Miscellaneous Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PFD_480_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the USB1_PLL_480 is unlocked or powered off" />
      <BitField start="17" size="1" name="PFD_528_AUTOGATE_EN" description="This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the PLL_528 is unlocked or powered off" />
      <BitField start="27" size="1" name="IRQ_TEMPPANIC" description="This status bit is set to one when the temperature sensor panic interrupt asserts for a panic high temperature" />
      <BitField start="28" size="1" name="IRQ_TEMPLOW" description="This status bit is set to one when the temperature sensor low interrupt asserts for low temperature" />
      <BitField start="29" size="1" name="IRQ_TEMPHIGH" description="This status bit is set to one when the temperature sensor high interrupt asserts for high temperature" />
      <BitField start="30" size="1" name="IRQ_ANA_BO" description="This status bit is set to one when when any of the analog regulator brownout interrupts assert" />
      <BitField start="31" size="1" name="IRQ_DIG_BO" description="This status bit is set to one when when any of the digital regulator brownout interrupts assert" />
    </Register>
    <Register start="+0x170" size="4" name="PMU_MISC2" access="Read/Write" description="Miscellaneous Control Register" reset_value="0x272727" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REG0_BO_OFFSET" description="This field defines the brown out voltage offset for the CORE power domain">
        <Enum name="REG0_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG0_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="3" size="1" name="REG0_BO_STATUS" description="Reg0 brownout status bit.">
        <Enum name="REG0_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="5" size="1" name="REG0_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="7" size="1" name="PLL3_disable" description="Default value of &quot;0&quot;" />
      <BitField start="8" size="3" name="REG1_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG1_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG1_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="11" size="1" name="REG1_BO_STATUS" description="Reg1 brownout status bit.">
        <Enum name="REG1_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="13" size="1" name="REG1_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="15" size="1" name="AUDIO_DIV_LSB" description="LSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_LSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_LSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="16" size="3" name="REG2_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG2_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG2_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="19" size="1" name="REG2_BO_STATUS" description="Reg2 brownout status bit." />
      <BitField start="21" size="1" name="REG2_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="22" size="1" name="REG2_OK" description="Signals that the voltage is above the brownout level for the SOC supply" />
      <BitField start="23" size="1" name="AUDIO_DIV_MSB" description="MSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_MSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_MSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="24" size="2" name="REG0_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="26" size="2" name="REG1_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="28" size="2" name="REG2_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
    </Register>
    <Register start="+0x174" size="4" name="PMU_MISC2_SET" access="Read/Write" description="Miscellaneous Control Register" reset_value="0x272727" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REG0_BO_OFFSET" description="This field defines the brown out voltage offset for the CORE power domain">
        <Enum name="REG0_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG0_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="3" size="1" name="REG0_BO_STATUS" description="Reg0 brownout status bit.">
        <Enum name="REG0_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="5" size="1" name="REG0_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="7" size="1" name="PLL3_disable" description="Default value of &quot;0&quot;" />
      <BitField start="8" size="3" name="REG1_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG1_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG1_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="11" size="1" name="REG1_BO_STATUS" description="Reg1 brownout status bit.">
        <Enum name="REG1_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="13" size="1" name="REG1_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="15" size="1" name="AUDIO_DIV_LSB" description="LSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_LSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_LSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="16" size="3" name="REG2_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG2_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG2_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="19" size="1" name="REG2_BO_STATUS" description="Reg2 brownout status bit." />
      <BitField start="21" size="1" name="REG2_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="22" size="1" name="REG2_OK" description="Signals that the voltage is above the brownout level for the SOC supply" />
      <BitField start="23" size="1" name="AUDIO_DIV_MSB" description="MSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_MSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_MSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="24" size="2" name="REG0_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="26" size="2" name="REG1_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="28" size="2" name="REG2_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
    </Register>
    <Register start="+0x178" size="4" name="PMU_MISC2_CLR" access="Read/Write" description="Miscellaneous Control Register" reset_value="0x272727" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REG0_BO_OFFSET" description="This field defines the brown out voltage offset for the CORE power domain">
        <Enum name="REG0_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG0_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="3" size="1" name="REG0_BO_STATUS" description="Reg0 brownout status bit.">
        <Enum name="REG0_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="5" size="1" name="REG0_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="7" size="1" name="PLL3_disable" description="Default value of &quot;0&quot;" />
      <BitField start="8" size="3" name="REG1_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG1_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG1_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="11" size="1" name="REG1_BO_STATUS" description="Reg1 brownout status bit.">
        <Enum name="REG1_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="13" size="1" name="REG1_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="15" size="1" name="AUDIO_DIV_LSB" description="LSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_LSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_LSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="16" size="3" name="REG2_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG2_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG2_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="19" size="1" name="REG2_BO_STATUS" description="Reg2 brownout status bit." />
      <BitField start="21" size="1" name="REG2_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="22" size="1" name="REG2_OK" description="Signals that the voltage is above the brownout level for the SOC supply" />
      <BitField start="23" size="1" name="AUDIO_DIV_MSB" description="MSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_MSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_MSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="24" size="2" name="REG0_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="26" size="2" name="REG1_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="28" size="2" name="REG2_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
    </Register>
    <Register start="+0x17C" size="4" name="PMU_MISC2_TOG" access="Read/Write" description="Miscellaneous Control Register" reset_value="0x272727" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="REG0_BO_OFFSET" description="This field defines the brown out voltage offset for the CORE power domain">
        <Enum name="REG0_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG0_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="3" size="1" name="REG0_BO_STATUS" description="Reg0 brownout status bit.">
        <Enum name="REG0_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="5" size="1" name="REG0_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="7" size="1" name="PLL3_disable" description="Default value of &quot;0&quot;" />
      <BitField start="8" size="3" name="REG1_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG1_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG1_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="11" size="1" name="REG1_BO_STATUS" description="Reg1 brownout status bit.">
        <Enum name="REG1_BO_STATUS_1" start="0x1" description="Brownout, supply is below target minus brownout offset." />
      </BitField>
      <BitField start="13" size="1" name="REG1_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="15" size="1" name="AUDIO_DIV_LSB" description="LSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_LSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_LSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="16" size="3" name="REG2_BO_OFFSET" description="This field defines the brown out voltage offset for the xPU power domain">
        <Enum name="REG2_BO_OFFSET_4" start="0x4" description="Brownout offset = 0.100V" />
        <Enum name="REG2_BO_OFFSET_7" start="0x7" description="Brownout offset = 0.175V" />
      </BitField>
      <BitField start="19" size="1" name="REG2_BO_STATUS" description="Reg2 brownout status bit." />
      <BitField start="21" size="1" name="REG2_ENABLE_BO" description="Enables the brownout detection." />
      <BitField start="22" size="1" name="REG2_OK" description="Signals that the voltage is above the brownout level for the SOC supply" />
      <BitField start="23" size="1" name="AUDIO_DIV_MSB" description="MSB of Post-divider for Audio PLL">
        <Enum name="AUDIO_DIV_MSB_0" start="0" description="divide by 1 (Default)" />
        <Enum name="AUDIO_DIV_MSB_1" start="0x1" description="divide by 2" />
      </BitField>
      <BitField start="24" size="2" name="REG0_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="26" size="2" name="REG1_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
      <BitField start="28" size="2" name="REG2_STEP_TIME" description="Number of clock periods (24MHz clock).">
        <Enum name="64_CLOCKS" start="0" description="64" />
        <Enum name="128_CLOCKS" start="0x1" description="128" />
        <Enum name="256_CLOCKS" start="0x2" description="256" />
        <Enum name="512_CLOCKS" start="0x3" description="512" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TEMPMON" start="0x400D8000" description="Temperature Monitor">
    <Register start="+0x180" size="4" name="TEMPMON_TEMPSENSE0" access="Read/Write" description="Tempsensor Control Register 0" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POWER_DOWN" description="This bit powers down the temperature sensor.">
        <Enum name="POWER_UP" start="0" description="Enable power to the temperature sensor." />
        <Enum name="POWER_DOWN" start="0x1" description="Power down the temperature sensor." />
      </BitField>
      <BitField start="1" size="1" name="MEASURE_TEMP" description="Starts the measurement process">
        <Enum name="STOP" start="0" description="Do not start the measurement process." />
        <Enum name="START" start="0x1" description="Start the measurement process." />
      </BitField>
      <BitField start="2" size="1" name="FINISHED" description="Indicates that the latest temp is valid">
        <Enum name="INVALID" start="0" description="Last measurement is not ready yet." />
        <Enum name="VALID" start="0x1" description="Last measurement is valid." />
      </BitField>
      <BitField start="8" size="12" name="TEMP_CNT" description="This bit field contains the last measured temperature count." />
      <BitField start="20" size="12" name="ALARM_VALUE" description="This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field" />
    </Register>
    <Register start="+0x184" size="4" name="TEMPMON_TEMPSENSE0_SET" access="Read/Write" description="Tempsensor Control Register 0" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POWER_DOWN" description="This bit powers down the temperature sensor.">
        <Enum name="POWER_UP" start="0" description="Enable power to the temperature sensor." />
        <Enum name="POWER_DOWN" start="0x1" description="Power down the temperature sensor." />
      </BitField>
      <BitField start="1" size="1" name="MEASURE_TEMP" description="Starts the measurement process">
        <Enum name="STOP" start="0" description="Do not start the measurement process." />
        <Enum name="START" start="0x1" description="Start the measurement process." />
      </BitField>
      <BitField start="2" size="1" name="FINISHED" description="Indicates that the latest temp is valid">
        <Enum name="INVALID" start="0" description="Last measurement is not ready yet." />
        <Enum name="VALID" start="0x1" description="Last measurement is valid." />
      </BitField>
      <BitField start="8" size="12" name="TEMP_CNT" description="This bit field contains the last measured temperature count." />
      <BitField start="20" size="12" name="ALARM_VALUE" description="This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field" />
    </Register>
    <Register start="+0x188" size="4" name="TEMPMON_TEMPSENSE0_CLR" access="Read/Write" description="Tempsensor Control Register 0" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POWER_DOWN" description="This bit powers down the temperature sensor.">
        <Enum name="POWER_UP" start="0" description="Enable power to the temperature sensor." />
        <Enum name="POWER_DOWN" start="0x1" description="Power down the temperature sensor." />
      </BitField>
      <BitField start="1" size="1" name="MEASURE_TEMP" description="Starts the measurement process">
        <Enum name="STOP" start="0" description="Do not start the measurement process." />
        <Enum name="START" start="0x1" description="Start the measurement process." />
      </BitField>
      <BitField start="2" size="1" name="FINISHED" description="Indicates that the latest temp is valid">
        <Enum name="INVALID" start="0" description="Last measurement is not ready yet." />
        <Enum name="VALID" start="0x1" description="Last measurement is valid." />
      </BitField>
      <BitField start="8" size="12" name="TEMP_CNT" description="This bit field contains the last measured temperature count." />
      <BitField start="20" size="12" name="ALARM_VALUE" description="This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field" />
    </Register>
    <Register start="+0x18C" size="4" name="TEMPMON_TEMPSENSE0_TOG" access="Read/Write" description="Tempsensor Control Register 0" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POWER_DOWN" description="This bit powers down the temperature sensor.">
        <Enum name="POWER_UP" start="0" description="Enable power to the temperature sensor." />
        <Enum name="POWER_DOWN" start="0x1" description="Power down the temperature sensor." />
      </BitField>
      <BitField start="1" size="1" name="MEASURE_TEMP" description="Starts the measurement process">
        <Enum name="STOP" start="0" description="Do not start the measurement process." />
        <Enum name="START" start="0x1" description="Start the measurement process." />
      </BitField>
      <BitField start="2" size="1" name="FINISHED" description="Indicates that the latest temp is valid">
        <Enum name="INVALID" start="0" description="Last measurement is not ready yet." />
        <Enum name="VALID" start="0x1" description="Last measurement is valid." />
      </BitField>
      <BitField start="8" size="12" name="TEMP_CNT" description="This bit field contains the last measured temperature count." />
      <BitField start="20" size="12" name="ALARM_VALUE" description="This bit field contains the temperature count (raw sensor output) that will generate a high alarm when TEMP_CNT is smaller than this field" />
    </Register>
    <Register start="+0x190" size="4" name="TEMPMON_TEMPSENSE1" access="Read/Write" description="Tempsensor Control Register 1" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MEASURE_FREQ" description="This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement" />
    </Register>
    <Register start="+0x194" size="4" name="TEMPMON_TEMPSENSE1_SET" access="Read/Write" description="Tempsensor Control Register 1" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MEASURE_FREQ" description="This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement" />
    </Register>
    <Register start="+0x198" size="4" name="TEMPMON_TEMPSENSE1_CLR" access="Read/Write" description="Tempsensor Control Register 1" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MEASURE_FREQ" description="This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement" />
    </Register>
    <Register start="+0x19C" size="4" name="TEMPMON_TEMPSENSE1_TOG" access="Read/Write" description="Tempsensor Control Register 1" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MEASURE_FREQ" description="This bits determines how many RTC clocks to wait before automatically repeating a temperature measurement" />
    </Register>
    <Register start="+0x290" size="4" name="TEMPMON_TEMPSENSE2" access="Read/Write" description="Tempsensor Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LOW_ALARM_VALUE" description="This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT" />
      <BitField start="16" size="12" name="PANIC_ALARM_VALUE" description="This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field" />
    </Register>
    <Register start="+0x294" size="4" name="TEMPMON_TEMPSENSE2_SET" access="Read/Write" description="Tempsensor Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LOW_ALARM_VALUE" description="This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT" />
      <BitField start="16" size="12" name="PANIC_ALARM_VALUE" description="This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field" />
    </Register>
    <Register start="+0x298" size="4" name="TEMPMON_TEMPSENSE2_CLR" access="Read/Write" description="Tempsensor Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LOW_ALARM_VALUE" description="This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT" />
      <BitField start="16" size="12" name="PANIC_ALARM_VALUE" description="This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field" />
    </Register>
    <Register start="+0x29C" size="4" name="TEMPMON_TEMPSENSE2_TOG" access="Read/Write" description="Tempsensor Control Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="LOW_ALARM_VALUE" description="This bit field contains the temperature count that will generate a low alarm interrupt when the field is exceeded by TEMP_CNT" />
      <BitField start="16" size="12" name="PANIC_ALARM_VALUE" description="This bit field contains the temperature count that will generate a panic interrupt when TEMP_CNT is smaller than this field" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USB_ANALOG" start="0x400D8000" description="USB Analog">
    <Register start="+0x1A0" size="4" name="USB_ANALOG_USB1_VBUS_DETECT" access="Read/Write" description="USB VBUS Detect Register" reset_value="0x100004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="VBUSVALID_THRESH" description="Set the threshold for the VBUSVALID comparator">
        <Enum name="4V0" start="0" description="4.0V" />
        <Enum name="4V1" start="0x1" description="4.1V" />
        <Enum name="4V2" start="0x2" description="4.2V" />
        <Enum name="4V3" start="0x3" description="4.3V" />
        <Enum name="4V4" start="0x4" description="4.4V (default)" />
        <Enum name="4V5" start="0x5" description="4.5V" />
        <Enum name="4V6" start="0x6" description="4.6V" />
        <Enum name="4V7" start="0x7" description="4.7V" />
      </BitField>
      <BitField start="20" size="1" name="VBUSVALID_PWRUP_CMPS" description="Powers up comparators for vbus_valid detector." />
      <BitField start="26" size="1" name="DISCHARGE_VBUS" description="USB OTG discharge VBUS." />
      <BitField start="27" size="1" name="CHARGE_VBUS" description="USB OTG charge VBUS." />
    </Register>
    <Register start="+0x1A4" size="4" name="USB_ANALOG_USB1_VBUS_DETECT_SET" access="Read/Write" description="USB VBUS Detect Register" reset_value="0x100004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="VBUSVALID_THRESH" description="Set the threshold for the VBUSVALID comparator">
        <Enum name="4V0" start="0" description="4.0V" />
        <Enum name="4V1" start="0x1" description="4.1V" />
        <Enum name="4V2" start="0x2" description="4.2V" />
        <Enum name="4V3" start="0x3" description="4.3V" />
        <Enum name="4V4" start="0x4" description="4.4V (default)" />
        <Enum name="4V5" start="0x5" description="4.5V" />
        <Enum name="4V6" start="0x6" description="4.6V" />
        <Enum name="4V7" start="0x7" description="4.7V" />
      </BitField>
      <BitField start="20" size="1" name="VBUSVALID_PWRUP_CMPS" description="Powers up comparators for vbus_valid detector." />
      <BitField start="26" size="1" name="DISCHARGE_VBUS" description="USB OTG discharge VBUS." />
      <BitField start="27" size="1" name="CHARGE_VBUS" description="USB OTG charge VBUS." />
    </Register>
    <Register start="+0x1A8" size="4" name="USB_ANALOG_USB1_VBUS_DETECT_CLR" access="Read/Write" description="USB VBUS Detect Register" reset_value="0x100004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="VBUSVALID_THRESH" description="Set the threshold for the VBUSVALID comparator">
        <Enum name="4V0" start="0" description="4.0V" />
        <Enum name="4V1" start="0x1" description="4.1V" />
        <Enum name="4V2" start="0x2" description="4.2V" />
        <Enum name="4V3" start="0x3" description="4.3V" />
        <Enum name="4V4" start="0x4" description="4.4V (default)" />
        <Enum name="4V5" start="0x5" description="4.5V" />
        <Enum name="4V6" start="0x6" description="4.6V" />
        <Enum name="4V7" start="0x7" description="4.7V" />
      </BitField>
      <BitField start="20" size="1" name="VBUSVALID_PWRUP_CMPS" description="Powers up comparators for vbus_valid detector." />
      <BitField start="26" size="1" name="DISCHARGE_VBUS" description="USB OTG discharge VBUS." />
      <BitField start="27" size="1" name="CHARGE_VBUS" description="USB OTG charge VBUS." />
    </Register>
    <Register start="+0x1AC" size="4" name="USB_ANALOG_USB1_VBUS_DETECT_TOG" access="Read/Write" description="USB VBUS Detect Register" reset_value="0x100004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="VBUSVALID_THRESH" description="Set the threshold for the VBUSVALID comparator">
        <Enum name="4V0" start="0" description="4.0V" />
        <Enum name="4V1" start="0x1" description="4.1V" />
        <Enum name="4V2" start="0x2" description="4.2V" />
        <Enum name="4V3" start="0x3" description="4.3V" />
        <Enum name="4V4" start="0x4" description="4.4V (default)" />
        <Enum name="4V5" start="0x5" description="4.5V" />
        <Enum name="4V6" start="0x6" description="4.6V" />
        <Enum name="4V7" start="0x7" description="4.7V" />
      </BitField>
      <BitField start="20" size="1" name="VBUSVALID_PWRUP_CMPS" description="Powers up comparators for vbus_valid detector." />
      <BitField start="26" size="1" name="DISCHARGE_VBUS" description="USB OTG discharge VBUS." />
      <BitField start="27" size="1" name="CHARGE_VBUS" description="USB OTG charge VBUS." />
    </Register>
    <Register start="+0x1B0" size="4" name="USB_ANALOG_USB1_CHRG_DETECT" access="Read/Write" description="USB Charger Detect Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="CHK_CONTACT" description="Check the contact of USB plug">
        <Enum name="NO_CHECK" start="0" description="Do not check the contact of USB plug." />
        <Enum name="CHECK" start="0x1" description="Check whether the USB plug has been in contact with each other" />
      </BitField>
      <BitField start="19" size="1" name="CHK_CHRG_B" description="Check the charger connection">
        <Enum name="CHECK" start="0" description="Check whether a charger (either a dedicated charger or a host charger) is connected to USB port." />
        <Enum name="NO_CHECK" start="0x1" description="Do not check whether a charger is connected to the USB port." />
      </BitField>
      <BitField start="20" size="1" name="EN_B" description="Control the charger detector.">
        <Enum name="ENABLE" start="0" description="Enable the charger detector." />
        <Enum name="DISABLE" start="0x1" description="Disable the charger detector." />
      </BitField>
    </Register>
    <Register start="+0x1B4" size="4" name="USB_ANALOG_USB1_CHRG_DETECT_SET" access="Read/Write" description="USB Charger Detect Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="CHK_CONTACT" description="Check the contact of USB plug">
        <Enum name="NO_CHECK" start="0" description="Do not check the contact of USB plug." />
        <Enum name="CHECK" start="0x1" description="Check whether the USB plug has been in contact with each other" />
      </BitField>
      <BitField start="19" size="1" name="CHK_CHRG_B" description="Check the charger connection">
        <Enum name="CHECK" start="0" description="Check whether a charger (either a dedicated charger or a host charger) is connected to USB port." />
        <Enum name="NO_CHECK" start="0x1" description="Do not check whether a charger is connected to the USB port." />
      </BitField>
      <BitField start="20" size="1" name="EN_B" description="Control the charger detector.">
        <Enum name="ENABLE" start="0" description="Enable the charger detector." />
        <Enum name="DISABLE" start="0x1" description="Disable the charger detector." />
      </BitField>
    </Register>
    <Register start="+0x1B8" size="4" name="USB_ANALOG_USB1_CHRG_DETECT_CLR" access="Read/Write" description="USB Charger Detect Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="CHK_CONTACT" description="Check the contact of USB plug">
        <Enum name="NO_CHECK" start="0" description="Do not check the contact of USB plug." />
        <Enum name="CHECK" start="0x1" description="Check whether the USB plug has been in contact with each other" />
      </BitField>
      <BitField start="19" size="1" name="CHK_CHRG_B" description="Check the charger connection">
        <Enum name="CHECK" start="0" description="Check whether a charger (either a dedicated charger or a host charger) is connected to USB port." />
        <Enum name="NO_CHECK" start="0x1" description="Do not check whether a charger is connected to the USB port." />
      </BitField>
      <BitField start="20" size="1" name="EN_B" description="Control the charger detector.">
        <Enum name="ENABLE" start="0" description="Enable the charger detector." />
        <Enum name="DISABLE" start="0x1" description="Disable the charger detector." />
      </BitField>
    </Register>
    <Register start="+0x1BC" size="4" name="USB_ANALOG_USB1_CHRG_DETECT_TOG" access="Read/Write" description="USB Charger Detect Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="CHK_CONTACT" description="Check the contact of USB plug">
        <Enum name="NO_CHECK" start="0" description="Do not check the contact of USB plug." />
        <Enum name="CHECK" start="0x1" description="Check whether the USB plug has been in contact with each other" />
      </BitField>
      <BitField start="19" size="1" name="CHK_CHRG_B" description="Check the charger connection">
        <Enum name="CHECK" start="0" description="Check whether a charger (either a dedicated charger or a host charger) is connected to USB port." />
        <Enum name="NO_CHECK" start="0x1" description="Do not check whether a charger is connected to the USB port." />
      </BitField>
      <BitField start="20" size="1" name="EN_B" description="Control the charger detector.">
        <Enum name="ENABLE" start="0" description="Enable the charger detector." />
        <Enum name="DISABLE" start="0x1" description="Disable the charger detector." />
      </BitField>
    </Register>
    <Register start="+0x1C0" size="4" name="USB_ANALOG_USB1_VBUS_DETECT_STAT" access="ReadOnly" description="USB VBUS Detect Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SESSEND" description="Session End for USB OTG" />
      <BitField start="1" size="1" name="BVALID" description="Indicates VBus is valid for a B-peripheral" />
      <BitField start="2" size="1" name="AVALID" description="Indicates VBus is valid for a A-peripheral" />
      <BitField start="3" size="1" name="VBUS_VALID" description="VBus valid for USB OTG" />
    </Register>
    <Register start="+0x1D0" size="4" name="USB_ANALOG_USB1_CHRG_DETECT_STAT" access="ReadOnly" description="USB Charger Detect Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLUG_CONTACT" description="State of the USB plug contact detector.">
        <Enum name="NO_CONTACT" start="0" description="The USB plug has not made contact." />
        <Enum name="GOOD_CONTACT" start="0x1" description="The USB plug has made good contact." />
      </BitField>
      <BitField start="1" size="1" name="CHRG_DETECTED" description="State of charger detection. This bit is a read only version of the state of the analog signal.">
        <Enum name="CHARGER_NOT_PRESENT" start="0" description="The USB port is not connected to a charger." />
        <Enum name="CHARGER_PRESENT" start="0x1" description="A charger (either a dedicated charger or a host charger) is connected to the USB port." />
      </BitField>
      <BitField start="2" size="1" name="DM_STATE" description="DM line state output of the charger detector." />
      <BitField start="3" size="1" name="DP_STATE" description="DP line state output of the charger detector." />
    </Register>
    <Register start="+0x1E0" size="4" name="USB_ANALOG_USB1_LOOPBACK" access="Read/Write" description="USB Loopback Test Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UTMI_TESTSTART" description="Setting this bit can enable 1" />
    </Register>
    <Register start="+0x1E4" size="4" name="USB_ANALOG_USB1_LOOPBACK_SET" access="Read/Write" description="USB Loopback Test Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UTMI_TESTSTART" description="Setting this bit can enable 1" />
    </Register>
    <Register start="+0x1E8" size="4" name="USB_ANALOG_USB1_LOOPBACK_CLR" access="Read/Write" description="USB Loopback Test Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UTMI_TESTSTART" description="Setting this bit can enable 1" />
    </Register>
    <Register start="+0x1EC" size="4" name="USB_ANALOG_USB1_LOOPBACK_TOG" access="Read/Write" description="USB Loopback Test Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UTMI_TESTSTART" description="Setting this bit can enable 1" />
    </Register>
    <Register start="+0x1F0" size="4" name="USB_ANALOG_USB1_MISC" access="Read/Write" description="USB Misc Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HS_USE_EXTERNAL_R" description="Use external resistor to generate the current bias for the high speed transmitter" />
      <BitField start="1" size="1" name="EN_DEGLITCH" description="Enable the deglitching circuit of the USB PLL output." />
      <BitField start="30" size="1" name="EN_CLK_UTMI" description="Enables the clk to the UTMI block." />
    </Register>
    <Register start="+0x1F4" size="4" name="USB_ANALOG_USB1_MISC_SET" access="Read/Write" description="USB Misc Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HS_USE_EXTERNAL_R" description="Use external resistor to generate the current bias for the high speed transmitter" />
      <BitField start="1" size="1" name="EN_DEGLITCH" description="Enable the deglitching circuit of the USB PLL output." />
      <BitField start="30" size="1" name="EN_CLK_UTMI" description="Enables the clk to the UTMI block." />
    </Register>
    <Register start="+0x1F8" size="4" name="USB_ANALOG_USB1_MISC_CLR" access="Read/Write" description="USB Misc Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HS_USE_EXTERNAL_R" description="Use external resistor to generate the current bias for the high speed transmitter" />
      <BitField start="1" size="1" name="EN_DEGLITCH" description="Enable the deglitching circuit of the USB PLL output." />
      <BitField start="30" size="1" name="EN_CLK_UTMI" description="Enables the clk to the UTMI block." />
    </Register>
    <Register start="+0x1FC" size="4" name="USB_ANALOG_USB1_MISC_TOG" access="Read/Write" description="USB Misc Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HS_USE_EXTERNAL_R" description="Use external resistor to generate the current bias for the high speed transmitter" />
      <BitField start="1" size="1" name="EN_DEGLITCH" description="Enable the deglitching circuit of the USB PLL output." />
      <BitField start="30" size="1" name="EN_CLK_UTMI" description="Enables the clk to the UTMI block." />
    </Register>
    <Register start="+0x260" size="4" name="USB_ANALOG_DIGPROG" access="ReadOnly" description="Chip Silicon Version" reset_value="0x6D0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SILICON_REVISION" description="Chip silicon revision">
        <Enum name="SILICON_REVISION_7143424" start="0x6D0000" description="Silicon revision 1.0" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="XTALOSC24M" start="0x400D8000" description="XTALOSC24M">
    <Register start="+0x150" size="4" name="XTALOSC24M_MISC0" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="Not related to oscillator.">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable" />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.Not related to oscillator.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;" />
        <Enum name="STOP_MODE_CONFIG_1" start="0x1" description="Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;" />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="XtalOsc=off, RCOsc=on, Old BG=on, New BG=off." />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="XtalOsc=off, RCOsc=on, Old BG=off, New BG=on." />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable." />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock.">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true." />
      <BitField start="31" size="1" name="VID_PLL_PREDIV" description="Predivider for the source clock of the PLL's. Not related to oscillator.">
        <Enum name="VID_PLL_PREDIV_0" start="0" description="Divide by 1" />
        <Enum name="VID_PLL_PREDIV_1" start="0x1" description="Divide by 2" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="XTALOSC24M_MISC0_SET" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="Not related to oscillator.">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable" />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.Not related to oscillator.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;" />
        <Enum name="STOP_MODE_CONFIG_1" start="0x1" description="Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;" />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="XtalOsc=off, RCOsc=on, Old BG=on, New BG=off." />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="XtalOsc=off, RCOsc=on, Old BG=off, New BG=on." />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable." />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock.">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true." />
      <BitField start="31" size="1" name="VID_PLL_PREDIV" description="Predivider for the source clock of the PLL's. Not related to oscillator.">
        <Enum name="VID_PLL_PREDIV_0" start="0" description="Divide by 1" />
        <Enum name="VID_PLL_PREDIV_1" start="0x1" description="Divide by 2" />
      </BitField>
    </Register>
    <Register start="+0x158" size="4" name="XTALOSC24M_MISC0_CLR" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="Not related to oscillator.">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable" />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.Not related to oscillator.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;" />
        <Enum name="STOP_MODE_CONFIG_1" start="0x1" description="Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;" />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="XtalOsc=off, RCOsc=on, Old BG=on, New BG=off." />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="XtalOsc=off, RCOsc=on, Old BG=off, New BG=on." />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable." />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock.">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true." />
      <BitField start="31" size="1" name="VID_PLL_PREDIV" description="Predivider for the source clock of the PLL's. Not related to oscillator.">
        <Enum name="VID_PLL_PREDIV_0" start="0" description="Divide by 1" />
        <Enum name="VID_PLL_PREDIV_1" start="0x1" description="Divide by 2" />
      </BitField>
    </Register>
    <Register start="+0x15C" size="4" name="XTALOSC24M_MISC0_TOG" access="Read/Write" description="Miscellaneous Register 0" reset_value="0x4000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REFTOP_PWD" description="Control bit to power-down the analog bandgap reference circuitry" />
      <BitField start="3" size="1" name="REFTOP_SELFBIASOFF" description="Control bit to disable the self-bias circuit in the analog bandgap">
        <Enum name="REFTOP_SELFBIASOFF_0" start="0" description="Uses coarse bias currents for startup" />
        <Enum name="REFTOP_SELFBIASOFF_1" start="0x1" description="Uses bandgap-based bias currents for best performance." />
      </BitField>
      <BitField start="4" size="3" name="REFTOP_VBGADJ" description="Not related to oscillator.">
        <Enum name="REFTOP_VBGADJ_0" start="0" description="Nominal VBG" />
        <Enum name="REFTOP_VBGADJ_1" start="0x1" description="VBG+0.78%" />
        <Enum name="REFTOP_VBGADJ_2" start="0x2" description="VBG+1.56%" />
        <Enum name="REFTOP_VBGADJ_3" start="0x3" description="VBG+2.34%" />
        <Enum name="REFTOP_VBGADJ_4" start="0x4" description="VBG-0.78%" />
        <Enum name="REFTOP_VBGADJ_5" start="0x5" description="VBG-1.56%" />
        <Enum name="REFTOP_VBGADJ_6" start="0x6" description="VBG-2.34%" />
        <Enum name="REFTOP_VBGADJ_7" start="0x7" description="VBG-3.12%" />
      </BitField>
      <BitField start="7" size="1" name="REFTOP_VBGUP" description="Status bit that signals the analog bandgap voltage is up and stable" />
      <BitField start="10" size="2" name="STOP_MODE_CONFIG" description="Configure the analog behavior in stop mode.Not related to oscillator.">
        <Enum name="STOP_MODE_CONFIG_0" start="0" description="All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;" />
        <Enum name="STOP_MODE_CONFIG_1" start="0x1" description="Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;" />
        <Enum name="STOP_MODE_CONFIG_2" start="0x2" description="XtalOsc=off, RCOsc=on, Old BG=on, New BG=off." />
        <Enum name="STOP_MODE_CONFIG_3" start="0x3" description="XtalOsc=off, RCOsc=on, Old BG=off, New BG=on." />
      </BitField>
      <BitField start="12" size="1" name="DISCON_HIGH_SNVS" description="This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.">
        <Enum name="DISCON_HIGH_SNVS_0" start="0" description="Turn on the switch" />
        <Enum name="DISCON_HIGH_SNVS_1" start="0x1" description="Turn off the switch" />
      </BitField>
      <BitField start="13" size="2" name="OSC_I" description="This field determines the bias current in the 24MHz oscillator">
        <Enum name="NOMINAL" start="0" description="Nominal" />
        <Enum name="MINUS_12_5_PERCENT" start="0x1" description="Decrease current by 12.5%" />
        <Enum name="MINUS_25_PERCENT" start="0x2" description="Decrease current by 25.0%" />
        <Enum name="MINUS_37_5_PERCENT" start="0x3" description="Decrease current by 37.5%" />
      </BitField>
      <BitField start="15" size="1" name="OSC_XTALOK" description="Status bit that signals that the output of the 24-MHz crystal oscillator is stable" />
      <BitField start="16" size="1" name="OSC_XTALOK_EN" description="This bit enables the detector that signals when the 24MHz crystal oscillator is stable." />
      <BitField start="25" size="1" name="CLKGATE_CTRL" description="This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block">
        <Enum name="ALLOW_AUTO_GATE" start="0" description="Allow the logic to automatically gate the clock when the XTAL is powered down." />
        <Enum name="NO_AUTO_GATE" start="0x1" description="Prevent the logic from ever gating off the clock." />
      </BitField>
      <BitField start="26" size="3" name="CLKGATE_DELAY" description="This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block">
        <Enum name="CLKGATE_DELAY_0" start="0" description="0.5ms" />
        <Enum name="CLKGATE_DELAY_1" start="0x1" description="1.0ms" />
        <Enum name="CLKGATE_DELAY_2" start="0x2" description="2.0ms" />
        <Enum name="CLKGATE_DELAY_3" start="0x3" description="3.0ms" />
        <Enum name="CLKGATE_DELAY_4" start="0x4" description="4.0ms" />
        <Enum name="CLKGATE_DELAY_5" start="0x5" description="5.0ms" />
        <Enum name="CLKGATE_DELAY_6" start="0x6" description="6.0ms" />
        <Enum name="CLKGATE_DELAY_7" start="0x7" description="7.0ms" />
      </BitField>
      <BitField start="29" size="1" name="RTC_XTAL_SOURCE" description="This field indicates which chip source is being used for the rtc clock.">
        <Enum name="RTC_XTAL_SOURCE_0" start="0" description="Internal ring oscillator" />
        <Enum name="RTC_XTAL_SOURCE_1" start="0x1" description="RTC_XTAL" />
      </BitField>
      <BitField start="30" size="1" name="XTAL_24M_PWD" description="This field powers down the 24M crystal oscillator if set true." />
      <BitField start="31" size="1" name="VID_PLL_PREDIV" description="Predivider for the source clock of the PLL's. Not related to oscillator.">
        <Enum name="VID_PLL_PREDIV_0" start="0" description="Divide by 1" />
        <Enum name="VID_PLL_PREDIV_1" start="0x1" description="Divide by 2" />
      </BitField>
    </Register>
    <Register start="+0x270" size="4" name="XTALOSC24M_LOWPWR_CTRL" access="Read/Write" description="XTAL OSC (LP) Control Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RC_OSC_EN" description="RC Osc. enable control.">
        <Enum name="RC_OSC_EN_0" start="0" description="Use XTAL OSC to source the 24MHz clock" />
        <Enum name="RC_OSC_EN_1" start="0x1" description="Use RC OSC" />
      </BitField>
      <BitField start="4" size="1" name="OSC_SEL" description="Select the source for the 24MHz clock.">
        <Enum name="OSC_SEL_0" start="0" description="XTAL OSC" />
        <Enum name="OSC_SEL_1" start="0x1" description="RC OSC" />
      </BitField>
      <BitField start="5" size="1" name="LPBG_SEL" description="Bandgap select. Not related to oscillator.">
        <Enum name="LPBG_SEL_0" start="0" description="Normal power bandgap" />
        <Enum name="LPBG_SEL_1" start="0x1" description="Low power bandgap" />
      </BitField>
      <BitField start="6" size="1" name="LPBG_TEST" description="Low power bandgap test bit. Not related to oscillator." />
      <BitField start="7" size="1" name="REFTOP_IBIAS_OFF" description="Low power reftop ibias disable. Not related to oscillator." />
      <BitField start="8" size="1" name="L1_PWRGATE" description="L1 power gate control. Used as software override. Not related to oscillator." />
      <BitField start="9" size="1" name="L2_PWRGATE" description="L2 power gate control. Used as software override. Not related to oscillator." />
      <BitField start="10" size="1" name="CPU_PWRGATE" description="CPU power gate control. Used as software override. Test purpose only Not related to oscillator." />
      <BitField start="11" size="1" name="DISPLAY_PWRGATE" description="Display logic power gate control. Used as software override. Not related to oscillator." />
      <BitField start="13" size="1" name="RCOSC_CG_OVERRIDE" description="For debug purposes only" />
      <BitField start="14" size="2" name="XTALOSC_PWRUP_DELAY" description="Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use">
        <Enum name="XTALOSC_PWRUP_DELAY_0" start="0" description="0.25ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_1" start="0x1" description="0.5ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_2" start="0x2" description="1ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_3" start="0x3" description="2ms" />
      </BitField>
      <BitField start="16" size="1" name="XTALOSC_PWRUP_STAT" description="Status of the 24MHz xtal oscillator.">
        <Enum name="XTALOSC_PWRUP_STAT_0" start="0" description="Not stable" />
        <Enum name="XTALOSC_PWRUP_STAT_1" start="0x1" description="Stable and ready to use" />
      </BitField>
      <BitField start="17" size="1" name="MIX_PWRGATE" description="Display power gate control. Used as software mask. Set to zero to force ungated." />
      <BitField start="18" size="1" name="GPU_PWRGATE" description="GPU power gate control. Used as software mask. Set to zero to force ungated." />
    </Register>
    <Register start="+0x274" size="4" name="XTALOSC24M_LOWPWR_CTRL_SET" access="Read/Write" description="XTAL OSC (LP) Control Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RC_OSC_EN" description="RC Osc. enable control.">
        <Enum name="RC_OSC_EN_0" start="0" description="Use XTAL OSC to source the 24MHz clock" />
        <Enum name="RC_OSC_EN_1" start="0x1" description="Use RC OSC" />
      </BitField>
      <BitField start="4" size="1" name="OSC_SEL" description="Select the source for the 24MHz clock.">
        <Enum name="OSC_SEL_0" start="0" description="XTAL OSC" />
        <Enum name="OSC_SEL_1" start="0x1" description="RC OSC" />
      </BitField>
      <BitField start="5" size="1" name="LPBG_SEL" description="Bandgap select. Not related to oscillator.">
        <Enum name="LPBG_SEL_0" start="0" description="Normal power bandgap" />
        <Enum name="LPBG_SEL_1" start="0x1" description="Low power bandgap" />
      </BitField>
      <BitField start="6" size="1" name="LPBG_TEST" description="Low power bandgap test bit. Not related to oscillator." />
      <BitField start="7" size="1" name="REFTOP_IBIAS_OFF" description="Low power reftop ibias disable. Not related to oscillator." />
      <BitField start="8" size="1" name="L1_PWRGATE" description="L1 power gate control. Used as software override. Not related to oscillator." />
      <BitField start="9" size="1" name="L2_PWRGATE" description="L2 power gate control. Used as software override. Not related to oscillator." />
      <BitField start="10" size="1" name="CPU_PWRGATE" description="CPU power gate control. Used as software override. Test purpose only Not related to oscillator." />
      <BitField start="11" size="1" name="DISPLAY_PWRGATE" description="Display logic power gate control. Used as software override. Not related to oscillator." />
      <BitField start="13" size="1" name="RCOSC_CG_OVERRIDE" description="For debug purposes only" />
      <BitField start="14" size="2" name="XTALOSC_PWRUP_DELAY" description="Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use">
        <Enum name="XTALOSC_PWRUP_DELAY_0" start="0" description="0.25ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_1" start="0x1" description="0.5ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_2" start="0x2" description="1ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_3" start="0x3" description="2ms" />
      </BitField>
      <BitField start="16" size="1" name="XTALOSC_PWRUP_STAT" description="Status of the 24MHz xtal oscillator.">
        <Enum name="XTALOSC_PWRUP_STAT_0" start="0" description="Not stable" />
        <Enum name="XTALOSC_PWRUP_STAT_1" start="0x1" description="Stable and ready to use" />
      </BitField>
      <BitField start="17" size="1" name="MIX_PWRGATE" description="Display power gate control. Used as software mask. Set to zero to force ungated." />
      <BitField start="18" size="1" name="GPU_PWRGATE" description="GPU power gate control. Used as software mask. Set to zero to force ungated." />
    </Register>
    <Register start="+0x278" size="4" name="XTALOSC24M_LOWPWR_CTRL_CLR" access="Read/Write" description="XTAL OSC (LP) Control Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RC_OSC_EN" description="RC Osc. enable control.">
        <Enum name="RC_OSC_EN_0" start="0" description="Use XTAL OSC to source the 24MHz clock" />
        <Enum name="RC_OSC_EN_1" start="0x1" description="Use RC OSC" />
      </BitField>
      <BitField start="4" size="1" name="OSC_SEL" description="Select the source for the 24MHz clock.">
        <Enum name="OSC_SEL_0" start="0" description="XTAL OSC" />
        <Enum name="OSC_SEL_1" start="0x1" description="RC OSC" />
      </BitField>
      <BitField start="5" size="1" name="LPBG_SEL" description="Bandgap select. Not related to oscillator.">
        <Enum name="LPBG_SEL_0" start="0" description="Normal power bandgap" />
        <Enum name="LPBG_SEL_1" start="0x1" description="Low power bandgap" />
      </BitField>
      <BitField start="6" size="1" name="LPBG_TEST" description="Low power bandgap test bit. Not related to oscillator." />
      <BitField start="7" size="1" name="REFTOP_IBIAS_OFF" description="Low power reftop ibias disable. Not related to oscillator." />
      <BitField start="8" size="1" name="L1_PWRGATE" description="L1 power gate control. Used as software override. Not related to oscillator." />
      <BitField start="9" size="1" name="L2_PWRGATE" description="L2 power gate control. Used as software override. Not related to oscillator." />
      <BitField start="10" size="1" name="CPU_PWRGATE" description="CPU power gate control. Used as software override. Test purpose only Not related to oscillator." />
      <BitField start="11" size="1" name="DISPLAY_PWRGATE" description="Display logic power gate control. Used as software override. Not related to oscillator." />
      <BitField start="13" size="1" name="RCOSC_CG_OVERRIDE" description="For debug purposes only" />
      <BitField start="14" size="2" name="XTALOSC_PWRUP_DELAY" description="Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use">
        <Enum name="XTALOSC_PWRUP_DELAY_0" start="0" description="0.25ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_1" start="0x1" description="0.5ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_2" start="0x2" description="1ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_3" start="0x3" description="2ms" />
      </BitField>
      <BitField start="16" size="1" name="XTALOSC_PWRUP_STAT" description="Status of the 24MHz xtal oscillator.">
        <Enum name="XTALOSC_PWRUP_STAT_0" start="0" description="Not stable" />
        <Enum name="XTALOSC_PWRUP_STAT_1" start="0x1" description="Stable and ready to use" />
      </BitField>
      <BitField start="17" size="1" name="MIX_PWRGATE" description="Display power gate control. Used as software mask. Set to zero to force ungated." />
      <BitField start="18" size="1" name="GPU_PWRGATE" description="GPU power gate control. Used as software mask. Set to zero to force ungated." />
    </Register>
    <Register start="+0x27C" size="4" name="XTALOSC24M_LOWPWR_CTRL_TOG" access="Read/Write" description="XTAL OSC (LP) Control Register" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RC_OSC_EN" description="RC Osc. enable control.">
        <Enum name="RC_OSC_EN_0" start="0" description="Use XTAL OSC to source the 24MHz clock" />
        <Enum name="RC_OSC_EN_1" start="0x1" description="Use RC OSC" />
      </BitField>
      <BitField start="4" size="1" name="OSC_SEL" description="Select the source for the 24MHz clock.">
        <Enum name="OSC_SEL_0" start="0" description="XTAL OSC" />
        <Enum name="OSC_SEL_1" start="0x1" description="RC OSC" />
      </BitField>
      <BitField start="5" size="1" name="LPBG_SEL" description="Bandgap select. Not related to oscillator.">
        <Enum name="LPBG_SEL_0" start="0" description="Normal power bandgap" />
        <Enum name="LPBG_SEL_1" start="0x1" description="Low power bandgap" />
      </BitField>
      <BitField start="6" size="1" name="LPBG_TEST" description="Low power bandgap test bit. Not related to oscillator." />
      <BitField start="7" size="1" name="REFTOP_IBIAS_OFF" description="Low power reftop ibias disable. Not related to oscillator." />
      <BitField start="8" size="1" name="L1_PWRGATE" description="L1 power gate control. Used as software override. Not related to oscillator." />
      <BitField start="9" size="1" name="L2_PWRGATE" description="L2 power gate control. Used as software override. Not related to oscillator." />
      <BitField start="10" size="1" name="CPU_PWRGATE" description="CPU power gate control. Used as software override. Test purpose only Not related to oscillator." />
      <BitField start="11" size="1" name="DISPLAY_PWRGATE" description="Display logic power gate control. Used as software override. Not related to oscillator." />
      <BitField start="13" size="1" name="RCOSC_CG_OVERRIDE" description="For debug purposes only" />
      <BitField start="14" size="2" name="XTALOSC_PWRUP_DELAY" description="Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use">
        <Enum name="XTALOSC_PWRUP_DELAY_0" start="0" description="0.25ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_1" start="0x1" description="0.5ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_2" start="0x2" description="1ms" />
        <Enum name="XTALOSC_PWRUP_DELAY_3" start="0x3" description="2ms" />
      </BitField>
      <BitField start="16" size="1" name="XTALOSC_PWRUP_STAT" description="Status of the 24MHz xtal oscillator.">
        <Enum name="XTALOSC_PWRUP_STAT_0" start="0" description="Not stable" />
        <Enum name="XTALOSC_PWRUP_STAT_1" start="0x1" description="Stable and ready to use" />
      </BitField>
      <BitField start="17" size="1" name="MIX_PWRGATE" description="Display power gate control. Used as software mask. Set to zero to force ungated." />
      <BitField start="18" size="1" name="GPU_PWRGATE" description="GPU power gate control. Used as software mask. Set to zero to force ungated." />
    </Register>
    <Register start="+0x2A0" size="4" name="XTALOSC24M_OSC_CONFIG0" access="Read/Write" description="XTAL OSC Configuration 0 Register" reset_value="0x1020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset." />
      <BitField start="1" size="1" name="ENABLE" description="Enables the tuning logic to calculate new RC tuning values" />
      <BitField start="2" size="1" name="BYPASS" description="Bypasses any calculated RC tuning value and uses the programmed register value." />
      <BitField start="3" size="1" name="INVERT" description="Invert the stepping of the calculated RC tuning value." />
      <BitField start="4" size="8" name="RC_OSC_PROG" description="RC osc. tuning values." />
      <BitField start="12" size="4" name="HYST_PLUS" description="Positive hysteresis value" />
      <BitField start="16" size="4" name="HYST_MINUS" description="Negative hysteresis value" />
      <BitField start="24" size="8" name="RC_OSC_PROG_CUR" description="The current tuning value in use." />
    </Register>
    <Register start="+0x2A4" size="4" name="XTALOSC24M_OSC_CONFIG0_SET" access="Read/Write" description="XTAL OSC Configuration 0 Register" reset_value="0x1020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset." />
      <BitField start="1" size="1" name="ENABLE" description="Enables the tuning logic to calculate new RC tuning values" />
      <BitField start="2" size="1" name="BYPASS" description="Bypasses any calculated RC tuning value and uses the programmed register value." />
      <BitField start="3" size="1" name="INVERT" description="Invert the stepping of the calculated RC tuning value." />
      <BitField start="4" size="8" name="RC_OSC_PROG" description="RC osc. tuning values." />
      <BitField start="12" size="4" name="HYST_PLUS" description="Positive hysteresis value" />
      <BitField start="16" size="4" name="HYST_MINUS" description="Negative hysteresis value" />
      <BitField start="24" size="8" name="RC_OSC_PROG_CUR" description="The current tuning value in use." />
    </Register>
    <Register start="+0x2A8" size="4" name="XTALOSC24M_OSC_CONFIG0_CLR" access="Read/Write" description="XTAL OSC Configuration 0 Register" reset_value="0x1020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset." />
      <BitField start="1" size="1" name="ENABLE" description="Enables the tuning logic to calculate new RC tuning values" />
      <BitField start="2" size="1" name="BYPASS" description="Bypasses any calculated RC tuning value and uses the programmed register value." />
      <BitField start="3" size="1" name="INVERT" description="Invert the stepping of the calculated RC tuning value." />
      <BitField start="4" size="8" name="RC_OSC_PROG" description="RC osc. tuning values." />
      <BitField start="12" size="4" name="HYST_PLUS" description="Positive hysteresis value" />
      <BitField start="16" size="4" name="HYST_MINUS" description="Negative hysteresis value" />
      <BitField start="24" size="8" name="RC_OSC_PROG_CUR" description="The current tuning value in use." />
    </Register>
    <Register start="+0x2AC" size="4" name="XTALOSC24M_OSC_CONFIG0_TOG" access="Read/Write" description="XTAL OSC Configuration 0 Register" reset_value="0x1020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset." />
      <BitField start="1" size="1" name="ENABLE" description="Enables the tuning logic to calculate new RC tuning values" />
      <BitField start="2" size="1" name="BYPASS" description="Bypasses any calculated RC tuning value and uses the programmed register value." />
      <BitField start="3" size="1" name="INVERT" description="Invert the stepping of the calculated RC tuning value." />
      <BitField start="4" size="8" name="RC_OSC_PROG" description="RC osc. tuning values." />
      <BitField start="12" size="4" name="HYST_PLUS" description="Positive hysteresis value" />
      <BitField start="16" size="4" name="HYST_MINUS" description="Negative hysteresis value" />
      <BitField start="24" size="8" name="RC_OSC_PROG_CUR" description="The current tuning value in use." />
    </Register>
    <Register start="+0x2B0" size="4" name="XTALOSC24M_OSC_CONFIG1" access="Read/Write" description="XTAL OSC Configuration 1 Register" reset_value="0x2EE" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="COUNT_RC_TRG" description="The target count used to tune the RC OSC frequency" />
      <BitField start="20" size="12" name="COUNT_RC_CUR" description="The current tuning value in use." />
    </Register>
    <Register start="+0x2B4" size="4" name="XTALOSC24M_OSC_CONFIG1_SET" access="Read/Write" description="XTAL OSC Configuration 1 Register" reset_value="0x2EE" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="COUNT_RC_TRG" description="The target count used to tune the RC OSC frequency" />
      <BitField start="20" size="12" name="COUNT_RC_CUR" description="The current tuning value in use." />
    </Register>
    <Register start="+0x2B8" size="4" name="XTALOSC24M_OSC_CONFIG1_CLR" access="Read/Write" description="XTAL OSC Configuration 1 Register" reset_value="0x2EE" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="COUNT_RC_TRG" description="The target count used to tune the RC OSC frequency" />
      <BitField start="20" size="12" name="COUNT_RC_CUR" description="The current tuning value in use." />
    </Register>
    <Register start="+0x2BC" size="4" name="XTALOSC24M_OSC_CONFIG1_TOG" access="Read/Write" description="XTAL OSC Configuration 1 Register" reset_value="0x2EE" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="COUNT_RC_TRG" description="The target count used to tune the RC OSC frequency" />
      <BitField start="20" size="12" name="COUNT_RC_CUR" description="The current tuning value in use." />
    </Register>
    <Register start="+0x2C0" size="4" name="XTALOSC24M_OSC_CONFIG2" access="Read/Write" description="XTAL OSC Configuration 2 Register" reset_value="0x102E2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="COUNT_1M_TRG" description="The target count used to tune the 1MHz clock frequency" />
      <BitField start="16" size="1" name="ENABLE_1M" description="Enable the 1MHz clock output. 0 - disabled; 1 - enabled." />
      <BitField start="17" size="1" name="MUX_1M" description="Mux the corrected or uncorrected 1MHz clock to the output" />
      <BitField start="31" size="1" name="CLK_1M_ERR_FL" description="Flag indicates that the count_1m count wasn't reached within 1 32kHz period" />
    </Register>
    <Register start="+0x2C4" size="4" name="XTALOSC24M_OSC_CONFIG2_SET" access="Read/Write" description="XTAL OSC Configuration 2 Register" reset_value="0x102E2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="COUNT_1M_TRG" description="The target count used to tune the 1MHz clock frequency" />
      <BitField start="16" size="1" name="ENABLE_1M" description="Enable the 1MHz clock output. 0 - disabled; 1 - enabled." />
      <BitField start="17" size="1" name="MUX_1M" description="Mux the corrected or uncorrected 1MHz clock to the output" />
      <BitField start="31" size="1" name="CLK_1M_ERR_FL" description="Flag indicates that the count_1m count wasn't reached within 1 32kHz period" />
    </Register>
    <Register start="+0x2C8" size="4" name="XTALOSC24M_OSC_CONFIG2_CLR" access="Read/Write" description="XTAL OSC Configuration 2 Register" reset_value="0x102E2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="COUNT_1M_TRG" description="The target count used to tune the 1MHz clock frequency" />
      <BitField start="16" size="1" name="ENABLE_1M" description="Enable the 1MHz clock output. 0 - disabled; 1 - enabled." />
      <BitField start="17" size="1" name="MUX_1M" description="Mux the corrected or uncorrected 1MHz clock to the output" />
      <BitField start="31" size="1" name="CLK_1M_ERR_FL" description="Flag indicates that the count_1m count wasn't reached within 1 32kHz period" />
    </Register>
    <Register start="+0x2CC" size="4" name="XTALOSC24M_OSC_CONFIG2_TOG" access="Read/Write" description="XTAL OSC Configuration 2 Register" reset_value="0x102E2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="COUNT_1M_TRG" description="The target count used to tune the 1MHz clock frequency" />
      <BitField start="16" size="1" name="ENABLE_1M" description="Enable the 1MHz clock output. 0 - disabled; 1 - enabled." />
      <BitField start="17" size="1" name="MUX_1M" description="Mux the corrected or uncorrected 1MHz clock to the output" />
      <BitField start="31" size="1" name="CLK_1M_ERR_FL" description="Flag indicates that the count_1m count wasn't reached within 1 32kHz period" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USBPHY" start="0x400D9000" description="USBPHY Register Reference Index">
    <Register start="+0" size="4" name="USBPHY_PWD" access="Read/Write" description="USB PHY Power-Down Register" reset_value="0x1E1C00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="RSVD0" description="Reserved." />
      <BitField start="10" size="1" name="TXPWDFS" description="0 = Normal operation" />
      <BitField start="11" size="1" name="TXPWDIBIAS" description="0 = Normal operation" />
      <BitField start="12" size="1" name="TXPWDV2I" description="0 = Normal operation" />
      <BitField start="13" size="4" name="RSVD1" description="Reserved." />
      <BitField start="17" size="1" name="RXPWDENV" description="0 = Normal operation" />
      <BitField start="18" size="1" name="RXPWD1PT1" description="0 = Normal operation" />
      <BitField start="19" size="1" name="RXPWDDIFF" description="0 = Normal operation" />
      <BitField start="20" size="1" name="RXPWDRX" description="0 = Normal operation" />
      <BitField start="21" size="11" name="RSVD2" description="Reserved." />
    </Register>
    <Register start="+0x4" size="4" name="USBPHY_PWD_SET" access="Read/Write" description="USB PHY Power-Down Register" reset_value="0x1E1C00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="RSVD0" description="Reserved." />
      <BitField start="10" size="1" name="TXPWDFS" description="0 = Normal operation" />
      <BitField start="11" size="1" name="TXPWDIBIAS" description="0 = Normal operation" />
      <BitField start="12" size="1" name="TXPWDV2I" description="0 = Normal operation" />
      <BitField start="13" size="4" name="RSVD1" description="Reserved." />
      <BitField start="17" size="1" name="RXPWDENV" description="0 = Normal operation" />
      <BitField start="18" size="1" name="RXPWD1PT1" description="0 = Normal operation" />
      <BitField start="19" size="1" name="RXPWDDIFF" description="0 = Normal operation" />
      <BitField start="20" size="1" name="RXPWDRX" description="0 = Normal operation" />
      <BitField start="21" size="11" name="RSVD2" description="Reserved." />
    </Register>
    <Register start="+0x8" size="4" name="USBPHY_PWD_CLR" access="Read/Write" description="USB PHY Power-Down Register" reset_value="0x1E1C00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="RSVD0" description="Reserved." />
      <BitField start="10" size="1" name="TXPWDFS" description="0 = Normal operation" />
      <BitField start="11" size="1" name="TXPWDIBIAS" description="0 = Normal operation" />
      <BitField start="12" size="1" name="TXPWDV2I" description="0 = Normal operation" />
      <BitField start="13" size="4" name="RSVD1" description="Reserved." />
      <BitField start="17" size="1" name="RXPWDENV" description="0 = Normal operation" />
      <BitField start="18" size="1" name="RXPWD1PT1" description="0 = Normal operation" />
      <BitField start="19" size="1" name="RXPWDDIFF" description="0 = Normal operation" />
      <BitField start="20" size="1" name="RXPWDRX" description="0 = Normal operation" />
      <BitField start="21" size="11" name="RSVD2" description="Reserved." />
    </Register>
    <Register start="+0xC" size="4" name="USBPHY_PWD_TOG" access="Read/Write" description="USB PHY Power-Down Register" reset_value="0x1E1C00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="RSVD0" description="Reserved." />
      <BitField start="10" size="1" name="TXPWDFS" description="0 = Normal operation" />
      <BitField start="11" size="1" name="TXPWDIBIAS" description="0 = Normal operation" />
      <BitField start="12" size="1" name="TXPWDV2I" description="0 = Normal operation" />
      <BitField start="13" size="4" name="RSVD1" description="Reserved." />
      <BitField start="17" size="1" name="RXPWDENV" description="0 = Normal operation" />
      <BitField start="18" size="1" name="RXPWD1PT1" description="0 = Normal operation" />
      <BitField start="19" size="1" name="RXPWDDIFF" description="0 = Normal operation" />
      <BitField start="20" size="1" name="RXPWDRX" description="0 = Normal operation" />
      <BitField start="21" size="11" name="RSVD2" description="Reserved." />
    </Register>
    <Register start="+0x10" size="4" name="USBPHY_TX" access="Read/Write" description="USB PHY Transmitter Control Register" reset_value="0x10060607" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="D_CAL" description="Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%" />
      <BitField start="4" size="4" name="RSVD0" description="Reserved. Note: This bit should remain clear." />
      <BitField start="8" size="4" name="TXCAL45DN" description="Decode to select a 45-Ohm resistance to the USB_DN output pin" />
      <BitField start="12" size="4" name="RSVD1" description="Reserved. Note: This bit should remain clear." />
      <BitField start="16" size="4" name="TXCAL45DP" description="Decode to select a 45-Ohm resistance to the USB_DP output pin" />
      <BitField start="20" size="6" name="RSVD2" description="Reserved." />
      <BitField start="26" size="3" name="USBPHY_TX_EDGECTRL" description="Controls the edge-rate of the current sensing transistors used in HS transmit" />
      <BitField start="29" size="3" name="RSVD5" description="Reserved." />
    </Register>
    <Register start="+0x14" size="4" name="USBPHY_TX_SET" access="Read/Write" description="USB PHY Transmitter Control Register" reset_value="0x10060607" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="D_CAL" description="Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%" />
      <BitField start="4" size="4" name="RSVD0" description="Reserved. Note: This bit should remain clear." />
      <BitField start="8" size="4" name="TXCAL45DN" description="Decode to select a 45-Ohm resistance to the USB_DN output pin" />
      <BitField start="12" size="4" name="RSVD1" description="Reserved. Note: This bit should remain clear." />
      <BitField start="16" size="4" name="TXCAL45DP" description="Decode to select a 45-Ohm resistance to the USB_DP output pin" />
      <BitField start="20" size="6" name="RSVD2" description="Reserved." />
      <BitField start="26" size="3" name="USBPHY_TX_EDGECTRL" description="Controls the edge-rate of the current sensing transistors used in HS transmit" />
      <BitField start="29" size="3" name="RSVD5" description="Reserved." />
    </Register>
    <Register start="+0x18" size="4" name="USBPHY_TX_CLR" access="Read/Write" description="USB PHY Transmitter Control Register" reset_value="0x10060607" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="D_CAL" description="Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%" />
      <BitField start="4" size="4" name="RSVD0" description="Reserved. Note: This bit should remain clear." />
      <BitField start="8" size="4" name="TXCAL45DN" description="Decode to select a 45-Ohm resistance to the USB_DN output pin" />
      <BitField start="12" size="4" name="RSVD1" description="Reserved. Note: This bit should remain clear." />
      <BitField start="16" size="4" name="TXCAL45DP" description="Decode to select a 45-Ohm resistance to the USB_DP output pin" />
      <BitField start="20" size="6" name="RSVD2" description="Reserved." />
      <BitField start="26" size="3" name="USBPHY_TX_EDGECTRL" description="Controls the edge-rate of the current sensing transistors used in HS transmit" />
      <BitField start="29" size="3" name="RSVD5" description="Reserved." />
    </Register>
    <Register start="+0x1C" size="4" name="USBPHY_TX_TOG" access="Read/Write" description="USB PHY Transmitter Control Register" reset_value="0x10060607" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="D_CAL" description="Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%" />
      <BitField start="4" size="4" name="RSVD0" description="Reserved. Note: This bit should remain clear." />
      <BitField start="8" size="4" name="TXCAL45DN" description="Decode to select a 45-Ohm resistance to the USB_DN output pin" />
      <BitField start="12" size="4" name="RSVD1" description="Reserved. Note: This bit should remain clear." />
      <BitField start="16" size="4" name="TXCAL45DP" description="Decode to select a 45-Ohm resistance to the USB_DP output pin" />
      <BitField start="20" size="6" name="RSVD2" description="Reserved." />
      <BitField start="26" size="3" name="USBPHY_TX_EDGECTRL" description="Controls the edge-rate of the current sensing transistors used in HS transmit" />
      <BitField start="29" size="3" name="RSVD5" description="Reserved." />
    </Register>
    <Register start="+0x20" size="4" name="USBPHY_RX" access="Read/Write" description="USB PHY Receiver Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ENVADJ" description="The ENVADJ field adjusts the trip point for the envelope detector" />
      <BitField start="3" size="1" name="RSVD0" description="Reserved." />
      <BitField start="4" size="3" name="DISCONADJ" description="The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0" />
      <BitField start="7" size="15" name="RSVD1" description="Reserved." />
      <BitField start="22" size="1" name="RXDBYPASS" description="0 = Normal operation" />
      <BitField start="23" size="9" name="RSVD2" description="Reserved." />
    </Register>
    <Register start="+0x24" size="4" name="USBPHY_RX_SET" access="Read/Write" description="USB PHY Receiver Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ENVADJ" description="The ENVADJ field adjusts the trip point for the envelope detector" />
      <BitField start="3" size="1" name="RSVD0" description="Reserved." />
      <BitField start="4" size="3" name="DISCONADJ" description="The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0" />
      <BitField start="7" size="15" name="RSVD1" description="Reserved." />
      <BitField start="22" size="1" name="RXDBYPASS" description="0 = Normal operation" />
      <BitField start="23" size="9" name="RSVD2" description="Reserved." />
    </Register>
    <Register start="+0x28" size="4" name="USBPHY_RX_CLR" access="Read/Write" description="USB PHY Receiver Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ENVADJ" description="The ENVADJ field adjusts the trip point for the envelope detector" />
      <BitField start="3" size="1" name="RSVD0" description="Reserved." />
      <BitField start="4" size="3" name="DISCONADJ" description="The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0" />
      <BitField start="7" size="15" name="RSVD1" description="Reserved." />
      <BitField start="22" size="1" name="RXDBYPASS" description="0 = Normal operation" />
      <BitField start="23" size="9" name="RSVD2" description="Reserved." />
    </Register>
    <Register start="+0x2C" size="4" name="USBPHY_RX_TOG" access="Read/Write" description="USB PHY Receiver Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="ENVADJ" description="The ENVADJ field adjusts the trip point for the envelope detector" />
      <BitField start="3" size="1" name="RSVD0" description="Reserved." />
      <BitField start="4" size="3" name="DISCONADJ" description="The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = Trip-Level Voltage is 0" />
      <BitField start="7" size="15" name="RSVD1" description="Reserved." />
      <BitField start="22" size="1" name="RXDBYPASS" description="0 = Normal operation" />
      <BitField start="23" size="9" name="RSVD2" description="Reserved." />
    </Register>
    <Register start="+0x30" size="4" name="USBPHY_CTRL" access="Read/Write" description="USB PHY General Control Register" reset_value="0xC0200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENOTG_ID_CHG_IRQ" description="Enable OTG_ID_CHG_IRQ." />
      <BitField start="1" size="1" name="ENHOSTDISCONDETECT" description="For host mode, enables high-speed disconnect detector" />
      <BitField start="2" size="1" name="ENIRQHOSTDISCON" description="Enables interrupt for detection of disconnection to Device when in high-speed host mode" />
      <BitField start="3" size="1" name="HOSTDISCONDETECT_IRQ" description="Indicates that the device has disconnected in high-speed mode" />
      <BitField start="4" size="1" name="ENDEVPLUGINDETECT" description="For device mode, enables 200-KOhm pullups for detecting connectivity to the host." />
      <BitField start="5" size="1" name="DEVPLUGIN_POLARITY" description="For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in" />
      <BitField start="6" size="1" name="OTG_ID_CHG_IRQ" description="OTG ID change interrupt. Indicates the value of ID pin changed." />
      <BitField start="7" size="1" name="ENOTGIDDETECT" description="Enables circuit to detect resistance of MiniAB ID pin." />
      <BitField start="8" size="1" name="RESUMEIRQSTICKY" description="Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it" />
      <BitField start="9" size="1" name="ENIRQRESUMEDETECT" description="Enables interrupt for detection of a non-J state on the USB line" />
      <BitField start="10" size="1" name="RESUME_IRQ" description="Indicates that the host is sending a wake-up after suspend" />
      <BitField start="11" size="1" name="ENIRQDEVPLUGIN" description="Enables interrupt for the detection of connectivity to the USB line." />
      <BitField start="12" size="1" name="DEVPLUGIN_IRQ" description="Indicates that the device is connected" />
      <BitField start="13" size="1" name="DATA_ON_LRADC" description="Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only." />
      <BitField start="14" size="1" name="ENUTMILEVEL2" description="Enables UTMI+ Level2. This should be enabled if needs to support LS device" />
      <BitField start="15" size="1" name="ENUTMILEVEL3" description="Enables UTMI+ Level3" />
      <BitField start="16" size="1" name="ENIRQWAKEUP" description="Enables interrupt for the wakeup events." />
      <BitField start="17" size="1" name="WAKEUP_IRQ" description="Indicates that there is a wakeup event" />
      <BitField start="18" size="1" name="ENAUTO_PWRON_PLL" description="Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended" />
      <BitField start="19" size="1" name="ENAUTOCLR_CLKGATE" description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended" />
      <BitField start="20" size="1" name="ENAUTOCLR_PHY_PWD" description="Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended" />
      <BitField start="21" size="1" name="ENDPDMCHG_WKUP" description="Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended" />
      <BitField start="22" size="1" name="ENIDCHG_WKUP" description="Enables the feature to wakeup USB if ID is toggled when USB is suspended." />
      <BitField start="23" size="1" name="ENVBUSCHG_WKUP" description="Enables the feature to wakeup USB if VBUS is toggled when USB is suspended." />
      <BitField start="24" size="1" name="FSDLL_RST_EN" description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet." />
      <BitField start="25" size="2" name="RSVD1" description="Reserved." />
      <BitField start="27" size="1" name="OTG_ID_VALUE" description="Almost same as OTGID_STATUS in USBPHYx_STATUS Register" />
      <BitField start="28" size="1" name="HOST_FORCE_LS_SE0" description="Forces the next FS packet that is transmitted to have a EOP with LS timing" />
      <BitField start="29" size="1" name="UTMI_SUSPENDM" description="Used by the PHY to indicate a powered-down state" />
      <BitField start="30" size="1" name="CLKGATE" description="Gate UTMI Clocks" />
      <BitField start="31" size="1" name="SFTRST" description="Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers" />
    </Register>
    <Register start="+0x34" size="4" name="USBPHY_CTRL_SET" access="Read/Write" description="USB PHY General Control Register" reset_value="0xC0200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENOTG_ID_CHG_IRQ" description="Enable OTG_ID_CHG_IRQ." />
      <BitField start="1" size="1" name="ENHOSTDISCONDETECT" description="For host mode, enables high-speed disconnect detector" />
      <BitField start="2" size="1" name="ENIRQHOSTDISCON" description="Enables interrupt for detection of disconnection to Device when in high-speed host mode" />
      <BitField start="3" size="1" name="HOSTDISCONDETECT_IRQ" description="Indicates that the device has disconnected in high-speed mode" />
      <BitField start="4" size="1" name="ENDEVPLUGINDETECT" description="For device mode, enables 200-KOhm pullups for detecting connectivity to the host." />
      <BitField start="5" size="1" name="DEVPLUGIN_POLARITY" description="For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in" />
      <BitField start="6" size="1" name="OTG_ID_CHG_IRQ" description="OTG ID change interrupt. Indicates the value of ID pin changed." />
      <BitField start="7" size="1" name="ENOTGIDDETECT" description="Enables circuit to detect resistance of MiniAB ID pin." />
      <BitField start="8" size="1" name="RESUMEIRQSTICKY" description="Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it" />
      <BitField start="9" size="1" name="ENIRQRESUMEDETECT" description="Enables interrupt for detection of a non-J state on the USB line" />
      <BitField start="10" size="1" name="RESUME_IRQ" description="Indicates that the host is sending a wake-up after suspend" />
      <BitField start="11" size="1" name="ENIRQDEVPLUGIN" description="Enables interrupt for the detection of connectivity to the USB line." />
      <BitField start="12" size="1" name="DEVPLUGIN_IRQ" description="Indicates that the device is connected" />
      <BitField start="13" size="1" name="DATA_ON_LRADC" description="Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only." />
      <BitField start="14" size="1" name="ENUTMILEVEL2" description="Enables UTMI+ Level2. This should be enabled if needs to support LS device" />
      <BitField start="15" size="1" name="ENUTMILEVEL3" description="Enables UTMI+ Level3" />
      <BitField start="16" size="1" name="ENIRQWAKEUP" description="Enables interrupt for the wakeup events." />
      <BitField start="17" size="1" name="WAKEUP_IRQ" description="Indicates that there is a wakeup event" />
      <BitField start="18" size="1" name="ENAUTO_PWRON_PLL" description="Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended" />
      <BitField start="19" size="1" name="ENAUTOCLR_CLKGATE" description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended" />
      <BitField start="20" size="1" name="ENAUTOCLR_PHY_PWD" description="Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended" />
      <BitField start="21" size="1" name="ENDPDMCHG_WKUP" description="Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended" />
      <BitField start="22" size="1" name="ENIDCHG_WKUP" description="Enables the feature to wakeup USB if ID is toggled when USB is suspended." />
      <BitField start="23" size="1" name="ENVBUSCHG_WKUP" description="Enables the feature to wakeup USB if VBUS is toggled when USB is suspended." />
      <BitField start="24" size="1" name="FSDLL_RST_EN" description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet." />
      <BitField start="25" size="2" name="RSVD1" description="Reserved." />
      <BitField start="27" size="1" name="OTG_ID_VALUE" description="Almost same as OTGID_STATUS in USBPHYx_STATUS Register" />
      <BitField start="28" size="1" name="HOST_FORCE_LS_SE0" description="Forces the next FS packet that is transmitted to have a EOP with LS timing" />
      <BitField start="29" size="1" name="UTMI_SUSPENDM" description="Used by the PHY to indicate a powered-down state" />
      <BitField start="30" size="1" name="CLKGATE" description="Gate UTMI Clocks" />
      <BitField start="31" size="1" name="SFTRST" description="Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers" />
    </Register>
    <Register start="+0x38" size="4" name="USBPHY_CTRL_CLR" access="Read/Write" description="USB PHY General Control Register" reset_value="0xC0200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENOTG_ID_CHG_IRQ" description="Enable OTG_ID_CHG_IRQ." />
      <BitField start="1" size="1" name="ENHOSTDISCONDETECT" description="For host mode, enables high-speed disconnect detector" />
      <BitField start="2" size="1" name="ENIRQHOSTDISCON" description="Enables interrupt for detection of disconnection to Device when in high-speed host mode" />
      <BitField start="3" size="1" name="HOSTDISCONDETECT_IRQ" description="Indicates that the device has disconnected in high-speed mode" />
      <BitField start="4" size="1" name="ENDEVPLUGINDETECT" description="For device mode, enables 200-KOhm pullups for detecting connectivity to the host." />
      <BitField start="5" size="1" name="DEVPLUGIN_POLARITY" description="For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in" />
      <BitField start="6" size="1" name="OTG_ID_CHG_IRQ" description="OTG ID change interrupt. Indicates the value of ID pin changed." />
      <BitField start="7" size="1" name="ENOTGIDDETECT" description="Enables circuit to detect resistance of MiniAB ID pin." />
      <BitField start="8" size="1" name="RESUMEIRQSTICKY" description="Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it" />
      <BitField start="9" size="1" name="ENIRQRESUMEDETECT" description="Enables interrupt for detection of a non-J state on the USB line" />
      <BitField start="10" size="1" name="RESUME_IRQ" description="Indicates that the host is sending a wake-up after suspend" />
      <BitField start="11" size="1" name="ENIRQDEVPLUGIN" description="Enables interrupt for the detection of connectivity to the USB line." />
      <BitField start="12" size="1" name="DEVPLUGIN_IRQ" description="Indicates that the device is connected" />
      <BitField start="13" size="1" name="DATA_ON_LRADC" description="Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only." />
      <BitField start="14" size="1" name="ENUTMILEVEL2" description="Enables UTMI+ Level2. This should be enabled if needs to support LS device" />
      <BitField start="15" size="1" name="ENUTMILEVEL3" description="Enables UTMI+ Level3" />
      <BitField start="16" size="1" name="ENIRQWAKEUP" description="Enables interrupt for the wakeup events." />
      <BitField start="17" size="1" name="WAKEUP_IRQ" description="Indicates that there is a wakeup event" />
      <BitField start="18" size="1" name="ENAUTO_PWRON_PLL" description="Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended" />
      <BitField start="19" size="1" name="ENAUTOCLR_CLKGATE" description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended" />
      <BitField start="20" size="1" name="ENAUTOCLR_PHY_PWD" description="Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended" />
      <BitField start="21" size="1" name="ENDPDMCHG_WKUP" description="Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended" />
      <BitField start="22" size="1" name="ENIDCHG_WKUP" description="Enables the feature to wakeup USB if ID is toggled when USB is suspended." />
      <BitField start="23" size="1" name="ENVBUSCHG_WKUP" description="Enables the feature to wakeup USB if VBUS is toggled when USB is suspended." />
      <BitField start="24" size="1" name="FSDLL_RST_EN" description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet." />
      <BitField start="25" size="2" name="RSVD1" description="Reserved." />
      <BitField start="27" size="1" name="OTG_ID_VALUE" description="Almost same as OTGID_STATUS in USBPHYx_STATUS Register" />
      <BitField start="28" size="1" name="HOST_FORCE_LS_SE0" description="Forces the next FS packet that is transmitted to have a EOP with LS timing" />
      <BitField start="29" size="1" name="UTMI_SUSPENDM" description="Used by the PHY to indicate a powered-down state" />
      <BitField start="30" size="1" name="CLKGATE" description="Gate UTMI Clocks" />
      <BitField start="31" size="1" name="SFTRST" description="Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers" />
    </Register>
    <Register start="+0x3C" size="4" name="USBPHY_CTRL_TOG" access="Read/Write" description="USB PHY General Control Register" reset_value="0xC0200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENOTG_ID_CHG_IRQ" description="Enable OTG_ID_CHG_IRQ." />
      <BitField start="1" size="1" name="ENHOSTDISCONDETECT" description="For host mode, enables high-speed disconnect detector" />
      <BitField start="2" size="1" name="ENIRQHOSTDISCON" description="Enables interrupt for detection of disconnection to Device when in high-speed host mode" />
      <BitField start="3" size="1" name="HOSTDISCONDETECT_IRQ" description="Indicates that the device has disconnected in high-speed mode" />
      <BitField start="4" size="1" name="ENDEVPLUGINDETECT" description="For device mode, enables 200-KOhm pullups for detecting connectivity to the host." />
      <BitField start="5" size="1" name="DEVPLUGIN_POLARITY" description="For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in" />
      <BitField start="6" size="1" name="OTG_ID_CHG_IRQ" description="OTG ID change interrupt. Indicates the value of ID pin changed." />
      <BitField start="7" size="1" name="ENOTGIDDETECT" description="Enables circuit to detect resistance of MiniAB ID pin." />
      <BitField start="8" size="1" name="RESUMEIRQSTICKY" description="Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it" />
      <BitField start="9" size="1" name="ENIRQRESUMEDETECT" description="Enables interrupt for detection of a non-J state on the USB line" />
      <BitField start="10" size="1" name="RESUME_IRQ" description="Indicates that the host is sending a wake-up after suspend" />
      <BitField start="11" size="1" name="ENIRQDEVPLUGIN" description="Enables interrupt for the detection of connectivity to the USB line." />
      <BitField start="12" size="1" name="DEVPLUGIN_IRQ" description="Indicates that the device is connected" />
      <BitField start="13" size="1" name="DATA_ON_LRADC" description="Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only." />
      <BitField start="14" size="1" name="ENUTMILEVEL2" description="Enables UTMI+ Level2. This should be enabled if needs to support LS device" />
      <BitField start="15" size="1" name="ENUTMILEVEL3" description="Enables UTMI+ Level3" />
      <BitField start="16" size="1" name="ENIRQWAKEUP" description="Enables interrupt for the wakeup events." />
      <BitField start="17" size="1" name="WAKEUP_IRQ" description="Indicates that there is a wakeup event" />
      <BitField start="18" size="1" name="ENAUTO_PWRON_PLL" description="Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if there is wakeup event if USB is suspended" />
      <BitField start="19" size="1" name="ENAUTOCLR_CLKGATE" description="Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended" />
      <BitField start="20" size="1" name="ENAUTOCLR_PHY_PWD" description="Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended" />
      <BitField start="21" size="1" name="ENDPDMCHG_WKUP" description="Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended" />
      <BitField start="22" size="1" name="ENIDCHG_WKUP" description="Enables the feature to wakeup USB if ID is toggled when USB is suspended." />
      <BitField start="23" size="1" name="ENVBUSCHG_WKUP" description="Enables the feature to wakeup USB if VBUS is toggled when USB is suspended." />
      <BitField start="24" size="1" name="FSDLL_RST_EN" description="Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet." />
      <BitField start="25" size="2" name="RSVD1" description="Reserved." />
      <BitField start="27" size="1" name="OTG_ID_VALUE" description="Almost same as OTGID_STATUS in USBPHYx_STATUS Register" />
      <BitField start="28" size="1" name="HOST_FORCE_LS_SE0" description="Forces the next FS packet that is transmitted to have a EOP with LS timing" />
      <BitField start="29" size="1" name="UTMI_SUSPENDM" description="Used by the PHY to indicate a powered-down state" />
      <BitField start="30" size="1" name="CLKGATE" description="Gate UTMI Clocks" />
      <BitField start="31" size="1" name="SFTRST" description="Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers" />
    </Register>
    <Register start="+0x40" size="4" name="USBPHY_STATUS" access="Read/Write" description="USB PHY Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RSVD0" description="Reserved." />
      <BitField start="3" size="1" name="HOSTDISCONDETECT_STATUS" description="Indicates that the device has disconnected while in high-speed host mode." />
      <BitField start="4" size="2" name="RSVD1" description="Reserved." />
      <BitField start="6" size="1" name="DEVPLUGIN_STATUS" description="Indicates that the device has been connected on the USB_DP and USB_DM lines." />
      <BitField start="7" size="1" name="RSVD2" description="Reserved." />
      <BitField start="8" size="1" name="OTGID_STATUS" description="Indicates the results of ID pin on MiniAB plug" />
      <BitField start="9" size="1" name="RSVD3" description="Reserved." />
      <BitField start="10" size="1" name="RESUME_STATUS" description="Indicates that the host is sending a wake-up after suspend and has triggered an interrupt." />
      <BitField start="11" size="21" name="RSVD4" description="Reserved." />
    </Register>
    <Register start="+0x50" size="4" name="USBPHY_DEBUG" access="Read/Write" description="USB PHY Debug Register" reset_value="0x7F180000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OTGIDPIOLOCK" description="Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value" />
      <BitField start="1" size="1" name="DEBUG_INTERFACE_HOLD" description="Use holding registers to assist in timing for external UTMI interface." />
      <BitField start="2" size="2" name="HSTPULLDOWN" description="Set bit 3 to 1 to pull down 15-KOhm on USB_DP line" />
      <BitField start="4" size="2" name="ENHSTPULLDOWN" description="Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown" />
      <BitField start="6" size="2" name="RSVD0" description="Reserved." />
      <BitField start="8" size="4" name="TX2RXCOUNT" description="Delay in between the end of transmit to the beginning of receive" />
      <BitField start="12" size="1" name="ENTX2RXCOUNT" description="Set this bit to allow a countdown to transition in between TX and RX." />
      <BitField start="13" size="3" name="RSVD1" description="Reserved." />
      <BitField start="16" size="5" name="SQUELCHRESETCOUNT" description="Delay in between the detection of squelch to the reset of high-speed RX." />
      <BitField start="21" size="3" name="RSVD2" description="Reserved." />
      <BitField start="24" size="1" name="ENSQUELCHRESET" description="Set bit to allow squelch to reset high-speed receive." />
      <BitField start="25" size="4" name="SQUELCHRESETLENGTH" description="Duration of RESET in terms of the number of 480-MHz cycles." />
      <BitField start="29" size="1" name="HOST_RESUME_DEBUG" description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1." />
      <BitField start="30" size="1" name="CLKGATE" description="Gate Test Clocks" />
      <BitField start="31" size="1" name="RSVD3" description="Reserved." />
    </Register>
    <Register start="+0x54" size="4" name="USBPHY_DEBUG_SET" access="Read/Write" description="USB PHY Debug Register" reset_value="0x7F180000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OTGIDPIOLOCK" description="Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value" />
      <BitField start="1" size="1" name="DEBUG_INTERFACE_HOLD" description="Use holding registers to assist in timing for external UTMI interface." />
      <BitField start="2" size="2" name="HSTPULLDOWN" description="Set bit 3 to 1 to pull down 15-KOhm on USB_DP line" />
      <BitField start="4" size="2" name="ENHSTPULLDOWN" description="Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown" />
      <BitField start="6" size="2" name="RSVD0" description="Reserved." />
      <BitField start="8" size="4" name="TX2RXCOUNT" description="Delay in between the end of transmit to the beginning of receive" />
      <BitField start="12" size="1" name="ENTX2RXCOUNT" description="Set this bit to allow a countdown to transition in between TX and RX." />
      <BitField start="13" size="3" name="RSVD1" description="Reserved." />
      <BitField start="16" size="5" name="SQUELCHRESETCOUNT" description="Delay in between the detection of squelch to the reset of high-speed RX." />
      <BitField start="21" size="3" name="RSVD2" description="Reserved." />
      <BitField start="24" size="1" name="ENSQUELCHRESET" description="Set bit to allow squelch to reset high-speed receive." />
      <BitField start="25" size="4" name="SQUELCHRESETLENGTH" description="Duration of RESET in terms of the number of 480-MHz cycles." />
      <BitField start="29" size="1" name="HOST_RESUME_DEBUG" description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1." />
      <BitField start="30" size="1" name="CLKGATE" description="Gate Test Clocks" />
      <BitField start="31" size="1" name="RSVD3" description="Reserved." />
    </Register>
    <Register start="+0x58" size="4" name="USBPHY_DEBUG_CLR" access="Read/Write" description="USB PHY Debug Register" reset_value="0x7F180000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OTGIDPIOLOCK" description="Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value" />
      <BitField start="1" size="1" name="DEBUG_INTERFACE_HOLD" description="Use holding registers to assist in timing for external UTMI interface." />
      <BitField start="2" size="2" name="HSTPULLDOWN" description="Set bit 3 to 1 to pull down 15-KOhm on USB_DP line" />
      <BitField start="4" size="2" name="ENHSTPULLDOWN" description="Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown" />
      <BitField start="6" size="2" name="RSVD0" description="Reserved." />
      <BitField start="8" size="4" name="TX2RXCOUNT" description="Delay in between the end of transmit to the beginning of receive" />
      <BitField start="12" size="1" name="ENTX2RXCOUNT" description="Set this bit to allow a countdown to transition in between TX and RX." />
      <BitField start="13" size="3" name="RSVD1" description="Reserved." />
      <BitField start="16" size="5" name="SQUELCHRESETCOUNT" description="Delay in between the detection of squelch to the reset of high-speed RX." />
      <BitField start="21" size="3" name="RSVD2" description="Reserved." />
      <BitField start="24" size="1" name="ENSQUELCHRESET" description="Set bit to allow squelch to reset high-speed receive." />
      <BitField start="25" size="4" name="SQUELCHRESETLENGTH" description="Duration of RESET in terms of the number of 480-MHz cycles." />
      <BitField start="29" size="1" name="HOST_RESUME_DEBUG" description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1." />
      <BitField start="30" size="1" name="CLKGATE" description="Gate Test Clocks" />
      <BitField start="31" size="1" name="RSVD3" description="Reserved." />
    </Register>
    <Register start="+0x5C" size="4" name="USBPHY_DEBUG_TOG" access="Read/Write" description="USB PHY Debug Register" reset_value="0x7F180000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OTGIDPIOLOCK" description="Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value" />
      <BitField start="1" size="1" name="DEBUG_INTERFACE_HOLD" description="Use holding registers to assist in timing for external UTMI interface." />
      <BitField start="2" size="2" name="HSTPULLDOWN" description="Set bit 3 to 1 to pull down 15-KOhm on USB_DP line" />
      <BitField start="4" size="2" name="ENHSTPULLDOWN" description="Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown" />
      <BitField start="6" size="2" name="RSVD0" description="Reserved." />
      <BitField start="8" size="4" name="TX2RXCOUNT" description="Delay in between the end of transmit to the beginning of receive" />
      <BitField start="12" size="1" name="ENTX2RXCOUNT" description="Set this bit to allow a countdown to transition in between TX and RX." />
      <BitField start="13" size="3" name="RSVD1" description="Reserved." />
      <BitField start="16" size="5" name="SQUELCHRESETCOUNT" description="Delay in between the detection of squelch to the reset of high-speed RX." />
      <BitField start="21" size="3" name="RSVD2" description="Reserved." />
      <BitField start="24" size="1" name="ENSQUELCHRESET" description="Set bit to allow squelch to reset high-speed receive." />
      <BitField start="25" size="4" name="SQUELCHRESETLENGTH" description="Duration of RESET in terms of the number of 480-MHz cycles." />
      <BitField start="29" size="1" name="HOST_RESUME_DEBUG" description="Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1." />
      <BitField start="30" size="1" name="CLKGATE" description="Gate Test Clocks" />
      <BitField start="31" size="1" name="RSVD3" description="Reserved." />
    </Register>
    <Register start="+0x60" size="4" name="USBPHY_DEBUG0_STATUS" access="ReadOnly" description="UTMI Debug Status Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOOP_BACK_FAIL_COUNT" description="Running count of the failed pseudo-random generator loopback" />
      <BitField start="16" size="10" name="UTMI_RXERROR_FAIL_COUNT" description="Running count of the UTMI_RXERROR." />
      <BitField start="26" size="6" name="SQUELCH_COUNT" description="Running count of the squelch reset instead of normal end for HS RX." />
    </Register>
    <Register start="+0x70" size="4" name="USBPHY_DEBUG1" access="Read/Write" description="UTMI Debug Status Register 1" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RSVD0" description="Reserved. Note: This bit should remain clear." />
      <BitField start="13" size="2" name="ENTAILADJVD" description="Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%" />
      <BitField start="15" size="17" name="RSVD1" description="Reserved." />
    </Register>
    <Register start="+0x74" size="4" name="USBPHY_DEBUG1_SET" access="Read/Write" description="UTMI Debug Status Register 1" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RSVD0" description="Reserved. Note: This bit should remain clear." />
      <BitField start="13" size="2" name="ENTAILADJVD" description="Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%" />
      <BitField start="15" size="17" name="RSVD1" description="Reserved." />
    </Register>
    <Register start="+0x78" size="4" name="USBPHY_DEBUG1_CLR" access="Read/Write" description="UTMI Debug Status Register 1" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RSVD0" description="Reserved. Note: This bit should remain clear." />
      <BitField start="13" size="2" name="ENTAILADJVD" description="Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%" />
      <BitField start="15" size="17" name="RSVD1" description="Reserved." />
    </Register>
    <Register start="+0x7C" size="4" name="USBPHY_DEBUG1_TOG" access="Read/Write" description="UTMI Debug Status Register 1" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="RSVD0" description="Reserved. Note: This bit should remain clear." />
      <BitField start="13" size="2" name="ENTAILADJVD" description="Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40%" />
      <BitField start="15" size="17" name="RSVD1" description="Reserved." />
    </Register>
    <Register start="+0x80" size="4" name="USBPHY_VERSION" access="ReadOnly" description="UTMI RTL Version" reset_value="0x4030000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="STEP" description="Fixed read-only value reflecting the stepping of the RTL version." />
      <BitField start="16" size="8" name="MINOR" description="Fixed read-only value reflecting the MINOR field of the RTL version." />
      <BitField start="24" size="8" name="MAJOR" description="Fixed read-only value reflecting the MAJOR field of the RTL version." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CSU" start="0x400DC000" description="CSU registers">
    <Register start="+0+0" size="4" name="CSU_CSL0" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="CSU_CSL1" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="CSU_CSL2" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="CSU_CSL3" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="CSU_CSL4" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="CSU_CSL5" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="CSU_CSL6" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="CSU_CSL7" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="CSU_CSL8" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="CSU_CSL9" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="CSU_CSL10" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="CSU_CSL11" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="CSU_CSL12" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="CSU_CSL13" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="CSU_CSL14" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="CSU_CSL15" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="CSU_CSL16" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="CSU_CSL17" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="CSU_CSL18" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="CSU_CSL19" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="CSU_CSL20" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="CSU_CSL21" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="CSU_CSL22" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="CSU_CSL23" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="CSU_CSL24" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="CSU_CSL25" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="CSU_CSL26" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="CSU_CSL27" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="CSU_CSL28" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="CSU_CSL29" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="CSU_CSL30" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="CSU_CSL31" access="Read/Write" description="Config security level register" reset_value="0x330033" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUR_S2" description="Secure user read access control for the second slave">
        <Enum name="SUR_S2_0" start="0" description="The secure user read access is disabled for the second slave." />
        <Enum name="SUR_S2_1" start="0x1" description="The secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="1" size="1" name="SSR_S2" description="Secure supervisor read access control for the second slave">
        <Enum name="SSR_S2_0" start="0" description="The secure supervisor read access is disabled for the second slave." />
        <Enum name="SSR_S2_1" start="0x1" description="The secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="2" size="1" name="NUR_S2" description="Non-secure user read access control for the second slave">
        <Enum name="NUR_S2_0" start="0" description="The non-secure user read access is disabled for the second slave." />
        <Enum name="NUR_S2_1" start="0x1" description="The non-secure user read access is enabled for the second slave." />
      </BitField>
      <BitField start="3" size="1" name="NSR_S2" description="Non-secure supervisor read access control for the second slave">
        <Enum name="NSR_S2_0" start="0" description="The non-secure supervisor read access is disabled for the second slave." />
        <Enum name="NSR_S2_1" start="0x1" description="The non-secure supervisor read access is enabled for the second slave." />
      </BitField>
      <BitField start="4" size="1" name="SUW_S2" description="Secure user write access control for the second slave">
        <Enum name="SUW_S2_0" start="0" description="The secure user write access is disabled for the second slave." />
        <Enum name="SUW_S2_1" start="0x1" description="The secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="5" size="1" name="SSW_S2" description="Secure supervisor write access control for the second slave">
        <Enum name="SSW_S2_0" start="0" description="The secure supervisor write access is disabled for the second slave." />
        <Enum name="SSW_S2_1" start="0x1" description="The secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="6" size="1" name="NUW_S2" description="Non-secure user write access control for the second slave">
        <Enum name="NUW_S2_0" start="0" description="The non-secure user write access is disabled for the second slave." />
        <Enum name="NUW_S2_1" start="0x1" description="The non-secure user write access is enabled for the second slave." />
      </BitField>
      <BitField start="7" size="1" name="NSW_S2" description="Non-secure supervisor write access control for the second slave">
        <Enum name="NSW_S2_0" start="0" description="The non-secure supervisor write access is disabled for the second slave." />
        <Enum name="NSW_S2_1" start="0x1" description="The non-secure supervisor write access is enabled for the second slave." />
      </BitField>
      <BitField start="8" size="1" name="LOCK_S2" description="The lock bit corresponding to the second slave. It is written by the secure software.">
        <Enum name="LOCK_S2_0" start="0" description="Not locked. Bits 7-0 can be written by the software." />
        <Enum name="LOCK_S2_1" start="0x1" description="Bits 7-0 are locked and cannot be written by the software" />
      </BitField>
      <BitField start="16" size="1" name="SUR_S1" description="Secure user read access control for the first slave">
        <Enum name="SUR_S1_0" start="0" description="The secure user read access is disabled for the first slave." />
        <Enum name="SUR_S1_1" start="0x1" description="The secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="17" size="1" name="SSR_S1" description="Secure supervisor read access control for the first slave">
        <Enum name="SSR_S1_0" start="0" description="The secure supervisor read access is disabled for the first slave." />
        <Enum name="SSR_S1_1" start="0x1" description="The secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="18" size="1" name="NUR_S1" description="Non-secure user read access control for the first slave">
        <Enum name="NUR_S1_0" start="0" description="The non-secure user read access is disabled for the first slave." />
        <Enum name="NUR_S1_1" start="0x1" description="The non-secure user read access is enabled for the first slave." />
      </BitField>
      <BitField start="19" size="1" name="NSR_S1" description="Non-secure supervisor read access control for the first slave">
        <Enum name="NSR_S1_0" start="0" description="The non-secure supervisor read access is disabled for the first slave." />
        <Enum name="NSR_S1_1" start="0x1" description="The non-secure supervisor read access is enabled for the first slave." />
      </BitField>
      <BitField start="20" size="1" name="SUW_S1" description="Secure user write access control for the first slave">
        <Enum name="SUW_S1_0" start="0" description="The secure user write access is disabled for the first slave." />
        <Enum name="SUW_S1_1" start="0x1" description="The secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="21" size="1" name="SSW_S1" description="Secure supervisor write access control for the first slave">
        <Enum name="SSW_S1_0" start="0" description="The secure supervisor write access is disabled for the first slave." />
        <Enum name="SSW_S1_1" start="0x1" description="The secure supervisor write access is enabled for the first slave." />
      </BitField>
      <BitField start="22" size="1" name="NUW_S1" description="Non-secure user write access control for the first slave">
        <Enum name="NUW_S1_0" start="0" description="The non-secure user write access is disabled for the first slave." />
        <Enum name="NUW_S1_1" start="0x1" description="The non-secure user write access is enabled for the first slave." />
      </BitField>
      <BitField start="23" size="1" name="NSW_S1" description="Non-secure supervisor write access control for the first slave">
        <Enum name="NSW_S1_0" start="0" description="The non-secure supervisor write access is disabled for the first slave." />
        <Enum name="NSW_S1_1" start="0x1" description="The non-secure supervisor write access is enabled for the first slave" />
      </BitField>
      <BitField start="24" size="1" name="LOCK_S1" description="The lock bit corresponding to the first slave. It is written by the secure software.">
        <Enum name="LOCK_S1_0" start="0" description="Not locked. The bits 16-23 can be written by the software." />
        <Enum name="LOCK_S1_1" start="0x1" description="The bits 16-23 are locked and can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="CSU_HP0" access="Read/Write" description="HP0 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="HP_DMA" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the eDMA">
        <Enum name="HP_DMA_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_DMA_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="3" size="1" name="L_DMA" description="Lock bit set by the TZ software for the eDMA">
        <Enum name="L_DMA_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_DMA_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="4" size="1" name="HP_LCDIF" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the LCDIF">
        <Enum name="HP_LCDIF_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_LCDIF_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="5" size="1" name="L_LCDIF" description="Lock bit set by the TZ software for the LCDIF">
        <Enum name="L_LCDIF_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_LCDIF_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="6" size="1" name="HP_CSI" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the CSI">
        <Enum name="HP_CSI_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_CSI_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="7" size="1" name="L_CSI" description="Lock bit set by the TZ software for the CSI">
        <Enum name="L_CSI_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_CSI_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="8" size="1" name="HP_PXP" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the PXP">
        <Enum name="HP_PXP_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_PXP_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="9" size="1" name="L_PXP" description="Lock bit set by the TZ software for the PXP">
        <Enum name="L_PXP_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_PXP_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="10" size="1" name="HP_DCP" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the DCP">
        <Enum name="HP_DCP_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_DCP_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="11" size="1" name="L_DCP" description="Lock bit set by the TZ software for the DCP">
        <Enum name="L_DCP_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_DCP_1" start="0x1" description="Lock-the adjacent (next lower) bit cannot be written by the software." />
      </BitField>
      <BitField start="14" size="1" name="HP_ENET" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the ENET">
        <Enum name="HP_ENET_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_ENET_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="15" size="1" name="L_ENET" description="Lock bit set by the TZ software for the ENET">
        <Enum name="L_ENET_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_ENET_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="16" size="1" name="HP_USDHC1" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the USDHC1">
        <Enum name="HP_USDHC1_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_USDHC1_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="17" size="1" name="L_USDHC1" description="Lock bit set by the TZ software for the USDHC1">
        <Enum name="L_USDHC1_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_USDHC1_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="18" size="1" name="HP_USDHC2" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the USDHC2">
        <Enum name="HP_USDHC2_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_USDHC2_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="19" size="1" name="L_USDHC2" description="Lock bit set by the TZ software for the USDHC2">
        <Enum name="L_USDHC2_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_USDHC2_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="20" size="1" name="HP_TPSMP" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the TPSMP">
        <Enum name="HP_TPSMP_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_TPSMP_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="21" size="1" name="L_TPSMP" description="Lock bit set by the TZ software for the TPSMP">
        <Enum name="L_TPSMP_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_TPSMP_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="22" size="1" name="HP_USB" description="Determines whether the register value of the corresponding HP field is passed as the hprot[1] of the USB">
        <Enum name="HP_USB_0" start="0" description="The hprot1 input signal value is routed to the csu_hprot1 output for the corresponding master." />
        <Enum name="HP_USB_1" start="0x1" description="The HP register bit is routed to the csu_hprot1 output for the corresponding master." />
      </BitField>
      <BitField start="23" size="1" name="L_USB" description="Lock bit set by the TZ software for the USB">
        <Enum name="L_USB_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_USB_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0x218" size="4" name="CSU_SA" access="Read/Write" description="Secure access register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="NSA_DMA" description="Non-secure access policy indicator bit">
        <Enum name="NSA_DMA_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_DMA_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="3" size="1" name="L_DMA" description="Lock bit set by the TZ software for the eDMA">
        <Enum name="L_DMA_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_DMA_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="4" size="1" name="NSA_LCDIF" description="Non-secure access policy indicator bit">
        <Enum name="NSA_LCDIF_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_LCDIF_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="5" size="1" name="L_LCDIF" description="Lock bit set by the TZ software for the LCDIF">
        <Enum name="L_LCDIF_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_LCDIF_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="6" size="1" name="NSA_CSI" description="Non-secure access policy indicator bit">
        <Enum name="NSA_CSI_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_CSI_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="7" size="1" name="L_CSI" description="Lock bit set by the TZ software for the CSI">
        <Enum name="L_CSI_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_CSI_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="8" size="1" name="NSA_PXP" description="Non-Secure Access Policy indicator bit">
        <Enum name="NSA_PXP_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_PXP_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="9" size="1" name="L_PXP" description="Lock bit set by the TZ software for the PXP">
        <Enum name="L_PXP_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_PXP_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="10" size="1" name="NSA_DCP" description="Non-secure access policy indicator bit">
        <Enum name="NSA_DCP_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_DCP_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="11" size="1" name="L_DCP" description="Lock bit set by the TZ software for the DCP">
        <Enum name="L_DCP_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_DCP_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="14" size="1" name="NSA_ENET" description="Non-secure access policy indicator bit">
        <Enum name="NSA_ENET_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_ENET_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="15" size="1" name="L_ENET" description="Lock bit set by the TZ software for the ENET1 and ENET2">
        <Enum name="L_ENET_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_ENET_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="16" size="1" name="NSA_USDHC1" description="Non-secure access policy indicator bit">
        <Enum name="NSA_USDHC1_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_USDHC1_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="17" size="1" name="L_USDHC1" description="Lock bit set by the TZ software for the USDHC1">
        <Enum name="L_USDHC1_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_USDHC1_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="18" size="1" name="NSA_USDHC2" description="Non-secure access policy indicator bit">
        <Enum name="NSA_USDHC2_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_USDHC2_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="19" size="1" name="L_USDHC2" description="Lock bit set by the TZ software for the USDHC2">
        <Enum name="L_USDHC2_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_USDHC2_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="20" size="1" name="NSA_TPSMP" description="Non-secure access policy indicator bit">
        <Enum name="NSA_TPSMP_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_TPSMP_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="21" size="1" name="L_TPSMP" description="Lock bit set by the TZ software for the TPSMP">
        <Enum name="L_TPSMP_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_TPSMP_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="22" size="1" name="NSA_USB" description="Non-secure access policy indicator bit">
        <Enum name="NSA_USB_0" start="0" description="Secure access for the corresponding type-1 master" />
        <Enum name="NSA_USB_1" start="0x1" description="Non-secure access for the corresponding type-1 master" />
      </BitField>
      <BitField start="23" size="1" name="L_USB" description="Lock bit set by the TZ software for the USB">
        <Enum name="L_USB_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_USB_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
    </Register>
    <Register start="+0x358" size="4" name="CSU_HPCONTROL0" access="Read/Write" description="HPCONTROL0 register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="HPC_DMA" description="Indicates the privilege/user mode for the eDMA">
        <Enum name="HPC_DMA_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_DMA_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="3" size="1" name="L_DMA" description="Lock bit set by the TZ software for the eDMA">
        <Enum name="L_DMA_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_DMA_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="4" size="1" name="HPC_LCDIF" description="Indicates the privilege/user mode for the LCDIF">
        <Enum name="HPC_LCDIF_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_LCDIF_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="5" size="1" name="L_LCDIF" description="Lock bit set by the TZ software for the LCDIF">
        <Enum name="L_LCDIF_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_LCDIF_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="6" size="1" name="HPC_CSI" description="Indicates the privilege/user mode for the CSI">
        <Enum name="HPC_CSI_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_CSI_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="7" size="1" name="L_CSI" description="Lock bit set by the TZ software for the CSI">
        <Enum name="L_CSI_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_CSI_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="8" size="1" name="HPC_PXP" description="Indicates the privilege/user mode for the PXP">
        <Enum name="HPC_PXP_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_PXP_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="9" size="1" name="L_PXP" description="Lock bit set by the TZ software for the PXP">
        <Enum name="L_PXP_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_PXP_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="10" size="1" name="HPC_DCP" description="Indicates the privilege/user mode for the DCP">
        <Enum name="HPC_DCP_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_DCP_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="11" size="1" name="L_DCP" description="Lock bit set by the TZ software for the DCP">
        <Enum name="L_DCP_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_DCP_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="14" size="1" name="HPC_ENET" description="Indicates the privilege/user mode for the ENET">
        <Enum name="HPC_ENET_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_ENET_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="15" size="1" name="L_ENET" description="Lock bit set by the TZ software for the ENET">
        <Enum name="L_ENET_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_ENET_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="16" size="1" name="HPC_USDHC1" description="Indicates the privilege/user mode for the USDHC1">
        <Enum name="HPC_USDHC1_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_USDHC1_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="17" size="1" name="L_USDHC1" description="Lock bit set by the TZ software for the USDHC1">
        <Enum name="L_USDHC1_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_USDHC1_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="18" size="1" name="HPC_USDHC2" description="Indicates the privilege/user mode for the USDHC2">
        <Enum name="HPC_USDHC2_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_USDHC2_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="19" size="1" name="L_USDHC2" description="Lock bit set by the TZ software for the USDHC2.">
        <Enum name="L_USDHC2_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_USDHC2_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="20" size="1" name="HPC_TPSMP" description="Indicates the privilege/user mode for the TPSMP">
        <Enum name="HPC_TPSMP_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_TPSMP_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="21" size="1" name="L_TPSMP" description="Lock bit set by the TZ software for the TPSMP.">
        <Enum name="L_TPSMP_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_TPSMP_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
      <BitField start="22" size="1" name="HPC_USB" description="Indicates the privilege/user mode for the USB">
        <Enum name="HPC_USB_0" start="0" description="User mode for the corresponding master" />
        <Enum name="HPC_USB_1" start="0x1" description="Supervisor mode for the corresponding master" />
      </BitField>
      <BitField start="23" size="1" name="L_USB" description="Lock bit set by the TZ software for the USB.">
        <Enum name="L_USB_0" start="0" description="No lock-the adjacent (next lower) bit can be written by the software." />
        <Enum name="L_USB_1" start="0x1" description="Lock-the adjacent (next lower) bit can't be written by the software." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USB" start="0x400E4000" description="USB">
    <Register start="+0" size="4" name="USB_ID" access="ReadOnly" description="Identification register" reset_value="0xE4A1FA05" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="ID" description="Configuration number" />
      <BitField start="8" size="6" name="NID" description="Complement version of ID" />
      <BitField start="16" size="8" name="REVISION" description="Revision number of the controller core." />
    </Register>
    <Register start="+0x4" size="4" name="USB_HWGENERAL" access="ReadOnly" description="Hardware General" reset_value="0x35" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="PHYW" description="Data width of the transciever connected to the controller core. PHYW bit reset value is">
        <Enum name="PHYW_0" start="0" description="8 bit wide data bus Software non-programmable" />
        <Enum name="PHYW_1" start="0x1" description="16 bit wide data bus Software non-programmable" />
        <Enum name="PHYW_2" start="0x2" description="Reset to 8 bit wide data bus Software programmable" />
        <Enum name="PHYW_3" start="0x3" description="Reset to 16 bit wide data bus Software programmable" />
      </BitField>
      <BitField start="6" size="3" name="PHYM" description="Transciever type">
        <Enum name="PHYM_0" start="0" description="UTMI/UMTI+" />
        <Enum name="PHYM_1" start="0x1" description="ULPI DDR" />
        <Enum name="PHYM_2" start="0x2" description="ULPI" />
        <Enum name="PHYM_3" start="0x3" description="Serial Only" />
        <Enum name="PHYM_4" start="0x4" description="Software programmable - reset to UTMI/UTMI+" />
        <Enum name="PHYM_5" start="0x5" description="Software programmable - reset to ULPI DDR" />
        <Enum name="PHYM_6" start="0x6" description="Software programmable - reset to ULPI" />
        <Enum name="PHYM_7" start="0x7" description="Software programmable - reset to Serial" />
      </BitField>
      <BitField start="9" size="2" name="SM" description="Serial interface mode capability">
        <Enum name="SM_0" start="0" description="No Serial Engine, always use parallel signalling." />
        <Enum name="SM_1" start="0x1" description="Serial Engine present, always use serial signalling for FS/LS." />
        <Enum name="SM_2" start="0x2" description="Software programmable - Reset to use parallel signalling for FS/LS" />
        <Enum name="SM_3" start="0x3" description="Software programmable - Reset to use serial signalling for FS/LS" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="USB_HWHOST" access="ReadOnly" description="Host Hardware Parameters" reset_value="0x10020001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HC" description="Host Capable. Indicating whether host operation mode is supported or not.">
        <Enum name="HC_0" start="0" description="Not supported" />
        <Enum name="HC_1" start="0x1" description="Supported" />
      </BitField>
      <BitField start="1" size="3" name="NPORT" description="The Nmber of downstream ports supported by the host controller is (NPORT+1)" />
    </Register>
    <Register start="+0xC" size="4" name="USB_HWDEVICE" access="ReadOnly" description="Device Hardware Parameters" reset_value="0x11" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DC" description="Device Capable. Indicating whether device operation mode is supported or not.">
        <Enum name="DC_0" start="0" description="Not supported" />
        <Enum name="DC_1" start="0x1" description="Supported" />
      </BitField>
      <BitField start="1" size="5" name="DEVEP" description="Device Endpoint Number" />
    </Register>
    <Register start="+0x10" size="4" name="USB_HWTXBUF" access="ReadOnly" description="TX Buffer Hardware Parameters" reset_value="0x80080B08" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXBURST" description="Default burst size for memory to TX buffer transfer" />
      <BitField start="16" size="8" name="TXCHANADD" description="TX FIFO Buffer size is: (2^TXCHANADD) * 4 Bytes" />
    </Register>
    <Register start="+0x14" size="4" name="USB_HWRXBUF" access="ReadOnly" description="RX Buffer Hardware Parameters" reset_value="0x808" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXBURST" description="Default burst size for memory to RX buffer transfer" />
      <BitField start="8" size="8" name="RXADD" description="Buffer total size for all receive endpoints is (2^RXADD)" />
    </Register>
    <Register start="+0x80" size="4" name="USB_GPTIMER0LD" access="Read/Write" description="General Purpose Timer #0 Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GPTLD" description="General Purpose Timer Load Value These bit fields are loaded to GPTCNT bits when GPTRST bit is set '1b'" />
    </Register>
    <Register start="+0x84" size="4" name="USB_GPTIMER0CTRL" access="Read/Write" description="General Purpose Timer #0 Controller" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GPTCNT" description="General Purpose Timer Counter. This field is the count value of the countdown timer." />
      <BitField start="24" size="1" name="GPTMODE" description="General Purpose Timer Mode In one shot mode, the timer will count down to zero, generate an interrupt, and stop until the counter is reset by software; In repeat mode, the timer will count down to zero, generate an interrupt and automatically reload the counter value from GPTLD bits to start again">
        <Enum name="GPTMODE_0" start="0" description="One Shot Mode" />
        <Enum name="GPTMODE_1" start="0x1" description="Repeat Mode" />
      </BitField>
      <BitField start="30" size="1" name="GPTRST" description="General Purpose Timer Reset">
        <Enum name="GPTRST_0" start="0" description="No action" />
        <Enum name="GPTRST_1" start="0x1" description="Load counter value from GPTLD bits in n_GPTIMER0LD" />
      </BitField>
      <BitField start="31" size="1" name="GPTRUN" description="General Purpose Timer Run GPTCNT bits are not effected when setting or clearing this bit.">
        <Enum name="GPTRUN_0" start="0" description="Stop counting" />
        <Enum name="GPTRUN_1" start="0x1" description="Run" />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="USB_GPTIMER1LD" access="Read/Write" description="General Purpose Timer #1 Load" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GPTLD" description="General Purpose Timer Load Value These bit fields are loaded to GPTCNT bits when GPTRST bit is set '1b'" />
    </Register>
    <Register start="+0x8C" size="4" name="USB_GPTIMER1CTRL" access="Read/Write" description="General Purpose Timer #1 Controller" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GPTCNT" description="General Purpose Timer Counter. This field is the count value of the countdown timer." />
      <BitField start="24" size="1" name="GPTMODE" description="General Purpose Timer Mode In one shot mode, the timer will count down to zero, generate an interrupt, and stop until the counter is reset by software">
        <Enum name="GPTMODE_0" start="0" description="One Shot Mode" />
        <Enum name="GPTMODE_1" start="0x1" description="Repeat Mode" />
      </BitField>
      <BitField start="30" size="1" name="GPTRST" description="General Purpose Timer Reset">
        <Enum name="GPTRST_0" start="0" description="No action" />
        <Enum name="GPTRST_1" start="0x1" description="Load counter value from GPTLD bits in USB_n_GPTIMER0LD" />
      </BitField>
      <BitField start="31" size="1" name="GPTRUN" description="General Purpose Timer Run GPTCNT bits are not effected when setting or clearing this bit.">
        <Enum name="GPTRUN_0" start="0" description="Stop counting" />
        <Enum name="GPTRUN_1" start="0x1" description="Run" />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="USB_SBUSCFG" access="Read/Write" description="System Bus Config" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AHBBRST" description="AHB master interface Burst configuration These bits control AHB master transfer type sequence (or priority)">
        <Enum name="AHBBRST_0" start="0" description="Incremental burst of unspecified length only" />
        <Enum name="AHBBRST_1" start="0x1" description="INCR4 burst, then single transfer" />
        <Enum name="AHBBRST_2" start="0x2" description="INCR8 burst, INCR4 burst, then single transfer" />
        <Enum name="AHBBRST_3" start="0x3" description="INCR16 burst, INCR8 burst, INCR4 burst, then single transfer" />
        <Enum name="AHBBRST_5" start="0x5" description="INCR4 burst, then incremental burst of unspecified length" />
        <Enum name="AHBBRST_6" start="0x6" description="INCR8 burst, INCR4 burst, then incremental burst of unspecified length" />
        <Enum name="AHBBRST_7" start="0x7" description="INCR16 burst, INCR8 burst, INCR4 burst, then incremental burst of unspecified length" />
      </BitField>
    </Register>
    <Register start="+0x100" size="1" name="USB_CAPLENGTH" access="ReadOnly" description="Capability Registers Length" reset_value="0x40" reset_mask="0xFF">
      <BitField start="0" size="8" name="CAPLENGTH" description="These bits are used as an offset to add to register base to find the beginning of the Operational Register" />
    </Register>
    <Register start="+0x102" size="2" name="USB_HCIVERSION" access="ReadOnly" description="Host Controller Interface Version" reset_value="0x100" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="HCIVERSION" description="Host Controller Interface Version Number Default value is '10h', which means EHCI rev1.0." />
    </Register>
    <Register start="+0x104" size="4" name="USB_HCSPARAMS" access="ReadOnly" description="Host Controller Structural Parameters" reset_value="0x10011" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="N_PORTS" description="Number of downstream ports" />
      <BitField start="4" size="1" name="PPC" description="Port Power Control This field indicates whether the host controller implementation includes port power control" />
      <BitField start="8" size="4" name="N_PCC" description="Number of Ports per Companion Controller This field indicates the number of ports supported per internal Companion Controller" />
      <BitField start="12" size="4" name="N_CC" description="Number of Companion Controller (N_CC)">
        <Enum name="N_CC_0" start="0" description="There is no internal Companion Controller and port-ownership hand-off is not supported." />
        <Enum name="N_CC_1" start="0x1" description="There are internal companion controller(s) and port-ownership hand-offs is supported." />
      </BitField>
      <BitField start="16" size="1" name="PI" description="Port Indicators (P INDICATOR) This bit indicates whether the ports support port indicator control" />
      <BitField start="20" size="4" name="N_PTT" description="Number of Ports per Transaction Translator (N_PTT)" />
      <BitField start="24" size="4" name="N_TT" description="Number of Transaction Translators (N_TT)" />
    </Register>
    <Register start="+0x108" size="4" name="USB_HCCPARAMS" access="ReadOnly" description="Host Controller Capability Parameters" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADC" description="64-bit Addressing Capability This bit is set '0b' in all controller core, no 64-bit addressing capability is supported" />
      <BitField start="1" size="1" name="PFL" description="Programmable Frame List Flag If this bit is set to zero, then the system software must use a frame list length of 1024 elements with this host controller" />
      <BitField start="2" size="1" name="ASP" description="Asynchronous Schedule Park Capability If this bit is set to a one, then the host controller supports the park feature for high-speed queue heads in the Asynchronous Schedule" />
      <BitField start="4" size="4" name="IST" description="Isochronous Scheduling Threshold" />
      <BitField start="8" size="8" name="EECP" description="EHCI Extended Capabilities Pointer" />
    </Register>
    <Register start="+0x120" size="2" name="USB_DCIVERSION" access="ReadOnly" description="Device Controller Interface Version" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DCIVERSION" description="Device Controller Interface Version Number Default value is '01h', which means rev0.1." />
    </Register>
    <Register start="+0x124" size="4" name="USB_DCCPARAMS" access="ReadOnly" description="Device Controller Capability Parameters" reset_value="0x188" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DEN" description="Device Endpoint Number This field indicates the number of endpoints built into the device controller" />
      <BitField start="7" size="1" name="DC" description="Device Capable When this bit is 1, this controller is capable of operating as a USB 2.0 device." />
      <BitField start="8" size="1" name="HC" description="Host Capable When this bit is 1, this controller is capable of operating as an EHCI compatible USB 2" />
    </Register>
    <Register start="+0x140" size="4" name="USB_USBCMD" access="Read/Write" description="USB Command Register" reset_value="0x80000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RS" description="Run/Stop (RS) - Read/Write" />
      <BitField start="1" size="1" name="RST" description="Controller Reset (RESET) - Read/Write" />
      <BitField start="2" size="2" name="FS_1" description="See description at bit 15" />
      <BitField start="4" size="1" name="PSE" description="Periodic Schedule Enable- Read/Write">
        <Enum name="PSE_0" start="0" description="Do not process the Periodic Schedule" />
        <Enum name="PSE_1" start="0x1" description="Use the PERIODICLISTBASE register to access the Periodic Schedule." />
      </BitField>
      <BitField start="5" size="1" name="ASE" description="Asynchronous Schedule Enable - Read/Write">
        <Enum name="ASE_0" start="0" description="Do not process the Asynchronous Schedule." />
        <Enum name="ASE_1" start="0x1" description="Use the ASYNCLISTADDR register to access the Asynchronous Schedule." />
      </BitField>
      <BitField start="6" size="1" name="IAA" description="Interrupt on Async Advance Doorbell - Read/Write" />
      <BitField start="8" size="2" name="ASP" description="Asynchronous Schedule Park Mode Count - Read/Write" />
      <BitField start="11" size="1" name="ASPE" description="Asynchronous Schedule Park Mode Enable - Read/Write" />
      <BitField start="13" size="1" name="SUTW" description="Setup TripWire - Read/Write" />
      <BitField start="14" size="1" name="ATDTW" description="Add dTD TripWire - Read/Write" />
      <BitField start="15" size="1" name="FS_2" description="Frame List Size - (Read/Write or Read Only)">
        <Enum name="FS_2_0" start="0" description="1024 elements (4096 bytes) Default value" />
        <Enum name="FS_2_1" start="0x1" description="512 elements (2048 bytes)" />
      </BitField>
      <BitField start="16" size="8" name="ITC" description="Interrupt Threshold Control -Read/Write">
        <Enum name="ITC_0" start="0" description="Immediate (no threshold)" />
        <Enum name="ITC_1" start="0x1" description="1 micro-frame" />
        <Enum name="ITC_2" start="0x2" description="2 micro-frames" />
        <Enum name="ITC_4" start="0x4" description="4 micro-frames" />
        <Enum name="ITC_8" start="0x8" description="8 micro-frames" />
        <Enum name="ITC_16" start="0x10" description="16 micro-frames" />
        <Enum name="ITC_32" start="0x20" description="32 micro-frames" />
        <Enum name="ITC_64" start="0x40" description="64 micro-frames" />
      </BitField>
    </Register>
    <Register start="+0x144" size="4" name="USB_USBSTS" access="Read/Write" description="USB Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UI" description="USB Interrupt (USBINT) - R/WC" />
      <BitField start="1" size="1" name="UEI" description="USB Error Interrupt (USBERRINT) - R/WC" />
      <BitField start="2" size="1" name="PCI" description="Port Change Detect - R/WC" />
      <BitField start="3" size="1" name="FRI" description="Frame List Rollover - R/WC" />
      <BitField start="4" size="1" name="SEI" description="System Error- R/WC" />
      <BitField start="5" size="1" name="AAI" description="Interrupt on Async Advance - R/WC" />
      <BitField start="6" size="1" name="URI" description="USB Reset Received - R/WC" />
      <BitField start="7" size="1" name="SRI" description="SOF Received - R/WC" />
      <BitField start="8" size="1" name="SLI" description="DCSuspend - R/WC" />
      <BitField start="10" size="1" name="ULPII" description="ULPI Interrupt - R/WC" />
      <BitField start="12" size="1" name="HCH" description="HCHaIted - Read Only" />
      <BitField start="13" size="1" name="RCL" description="Reclamation - Read Only" />
      <BitField start="14" size="1" name="PS" description="Periodic Schedule Status - Read Only" />
      <BitField start="15" size="1" name="AS" description="Asynchronous Schedule Status - Read Only" />
      <BitField start="16" size="1" name="NAKI" description="NAK Interrupt Bit--RO" />
      <BitField start="24" size="1" name="TI0" description="General Purpose Timer Interrupt 0(GPTINT0)--R/WC" />
      <BitField start="25" size="1" name="TI1" description="General Purpose Timer Interrupt 1(GPTINT1)--R/WC" />
    </Register>
    <Register start="+0x148" size="4" name="USB_USBINTR" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE" description="USB Interrupt Enable When this bit is one and the UI bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="1" size="1" name="UEE" description="USB Error Interrupt Enable When this bit is one and the UEI bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="2" size="1" name="PCE" description="Port Change Detect Interrupt Enable When this bit is one and the PCI bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="3" size="1" name="FRE" description="Frame List Rollover Interrupt Enable When this bit is one and the FRI bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="4" size="1" name="SEE" description="System Error Interrupt Enable When this bit is one and the SEI bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="5" size="1" name="AAE" description="Async Advance Interrupt Enable When this bit is one and the AAI bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="6" size="1" name="URE" description="USB Reset Interrupt Enable When this bit is one and the URI bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="7" size="1" name="SRE" description="SOF Received Interrupt Enable When this bit is one and the SRI bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="8" size="1" name="SLE" description="Sleep Interrupt Enable When this bit is one and the SLI bit in n_n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="10" size="1" name="ULPIE" description="ULPI Interrupt Enable When this bit is one and the UPLII bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="16" size="1" name="NAKE" description="NAK Interrupt Enable When this bit is one and the NAKI bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="18" size="1" name="UAIE" description="USB Host Asynchronous Interrupt Enable When this bit is one, and the UAI bit in the n_USBSTS register is one, host controller will issue an interrupt at the next interrupt threshold" />
      <BitField start="19" size="1" name="UPIE" description="USB Host Periodic Interrupt Enable When this bit is one, and the UPI bit in the n_USBSTS register is one, host controller will issue an interrupt at the next interrupt threshold" />
      <BitField start="24" size="1" name="TIE0" description="General Purpose Timer #0 Interrupt Enable When this bit is one and the TI0 bit in n_USBSTS register is a one the controller will issue an interrupt" />
      <BitField start="25" size="1" name="TIE1" description="General Purpose Timer #1 Interrupt Enable When this bit is one and the TI1 bit in n_USBSTS register is a one the controller will issue an interrupt" />
    </Register>
    <Register start="+0x14C" size="4" name="USB_FRINDEX" access="Read/Write" description="USB Frame Index" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="FRINDEX" description="Frame Index">
        <Enum name="FRINDEX_0" start="0" description="(1024) 12" />
        <Enum name="FRINDEX_1" start="0x1" description="(512) 11" />
        <Enum name="FRINDEX_2" start="0x2" description="(256) 10" />
        <Enum name="FRINDEX_3" start="0x3" description="(128) 9" />
        <Enum name="FRINDEX_4" start="0x4" description="(64) 8" />
        <Enum name="FRINDEX_5" start="0x5" description="(32) 7" />
        <Enum name="FRINDEX_6" start="0x6" description="(16) 6" />
        <Enum name="FRINDEX_7" start="0x7" description="(8) 5" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="USB_DEVICEADDR" access="Read/Write" description="Device Address" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="USBADRA" description="Device Address Advance" />
      <BitField start="25" size="7" name="USBADR" description="Device Address. These bits correspond to the USB device address" />
    </Register>
    <Register start="+0x154" size="4" name="USB_PERIODICLISTBASE" access="Read/Write" description="Frame List Base Address" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="20" name="BASEADR" description="Base Address (Low)" />
    </Register>
    <Register start="+0x158" size="4" name="USB_ASYNCLISTADDR" access="Read/Write" description="Next Asynch. Address" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ASYBASE" description="Link Pointer Low (LPL)" />
    </Register>
    <Register start="+0x158" size="4" name="USB_ENDPTLISTADDR" access="Read/Write" description="Endpoint List Address" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="21" name="EPBASE" description="Endpoint List Pointer(Low)" />
    </Register>
    <Register start="+0x160" size="4" name="USB_BURSTSIZE" access="Read/Write" description="Programmable Burst Size" reset_value="0x808" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXPBURST" description="Programmable RX Burst Size" />
      <BitField start="8" size="9" name="TXPBURST" description="Programmable TX Burst Size" />
    </Register>
    <Register start="+0x164" size="4" name="USB_TXFILLTUNING" access="Read/Write" description="TX FIFO Fill Tuning" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXSCHOH" description="Scheduler Overhead" />
      <BitField start="8" size="5" name="TXSCHHEALTH" description="Scheduler Health Counter" />
      <BitField start="16" size="6" name="TXFIFOTHRES" description="FIFO Burst Threshold" />
    </Register>
    <Register start="+0x178" size="4" name="USB_ENDPTNAK" access="Read/Write" description="Endpoint NAK" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EPRN" description="RX Endpoint NAK - R/WC" />
      <BitField start="16" size="8" name="EPTN" description="TX Endpoint NAK - R/WC" />
    </Register>
    <Register start="+0x17C" size="4" name="USB_ENDPTNAKEN" access="Read/Write" description="Endpoint NAK Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EPRNE" description="RX Endpoint NAK Enable - R/W" />
      <BitField start="16" size="8" name="EPTNE" description="TX Endpoint NAK Enable - R/W" />
    </Register>
    <Register start="+0x180" size="4" name="USB_CONFIGFLAG" access="ReadOnly" description="Configure Flag Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CF" description="Configure Flag Host software sets this bit as the last action in its process of configuring the Host Controller">
        <Enum name="CF_0" start="0" description="Port routing control logic default-routes each port to an implementation dependent classic host controller." />
        <Enum name="CF_1" start="0x1" description="Port routing control logic default-routes all ports to this host controller." />
      </BitField>
    </Register>
    <Register start="+0x184" size="4" name="USB_PORTSC1" access="Read/Write" description="Port Status &amp; Control" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCS" description="Current Connect Status-Read Only" />
      <BitField start="1" size="1" name="CSC" description="Connect Status Change-R/WC" />
      <BitField start="2" size="1" name="PE" description="Port Enabled/Disabled-Read/Write" />
      <BitField start="3" size="1" name="PEC" description="Port Enable/Disable Change-R/WC" />
      <BitField start="4" size="1" name="OCA" description="Over-current Active-Read Only">
        <Enum name="OCA_0" start="0" description="This port does not have an over-current condition." />
        <Enum name="OCA_1" start="0x1" description="This port currently has an over-current condition" />
      </BitField>
      <BitField start="5" size="1" name="OCC" description="Over-current Change-R/WC" />
      <BitField start="6" size="1" name="FPR" description="Force Port Resume -Read/Write" />
      <BitField start="7" size="1" name="SUSP" description="Suspend - Read/Write or Read Only" />
      <BitField start="8" size="1" name="PR" description="Port Reset - Read/Write or Read Only" />
      <BitField start="9" size="1" name="HSP" description="High-Speed Port - Read Only" />
      <BitField start="10" size="2" name="LS" description="Line Status-Read Only">
        <Enum name="LS_0" start="0" description="SE0" />
        <Enum name="LS_1" start="0x1" description="K-state" />
        <Enum name="LS_2" start="0x2" description="J-state" />
        <Enum name="LS_3" start="0x3" description="Undefined" />
      </BitField>
      <BitField start="12" size="1" name="PP" description="Port Power (PP)-Read/Write or Read Only" />
      <BitField start="13" size="1" name="PO" description="Port Owner-Read/Write" />
      <BitField start="14" size="2" name="PIC" description="Port Indicator Control - Read/Write">
        <Enum name="PIC_0" start="0" description="Port indicators are off" />
        <Enum name="PIC_1" start="0x1" description="Amber" />
        <Enum name="PIC_2" start="0x2" description="Green" />
        <Enum name="PIC_3" start="0x3" description="Undefined" />
      </BitField>
      <BitField start="16" size="4" name="PTC" description="Port Test Control - Read/Write">
        <Enum name="PTC_0" start="0" description="TEST_MODE_DISABLE" />
        <Enum name="PTC_1" start="0x1" description="J_STATE" />
        <Enum name="PTC_2" start="0x2" description="K_STATE" />
        <Enum name="PTC_3" start="0x3" description="SE0 (host) / NAK (device)" />
        <Enum name="PTC_4" start="0x4" description="Packet" />
        <Enum name="PTC_5" start="0x5" description="FORCE_ENABLE_HS" />
        <Enum name="PTC_6" start="0x6" description="FORCE_ENABLE_FS" />
        <Enum name="PTC_7" start="0x7" description="FORCE_ENABLE_LS" />
      </BitField>
      <BitField start="20" size="1" name="WKCN" description="Wake on Connect Enable (WKCNNT_E) - Read/Write" />
      <BitField start="21" size="1" name="WKDC" description="Wake on Disconnect Enable (WKDSCNNT_E) - Read/Write" />
      <BitField start="22" size="1" name="WKOC" description="Wake on Over-current Enable (WKOC_E) - Read/Write" />
      <BitField start="23" size="1" name="PHCD" description="PHY Low Power Suspend - Clock Disable (PLPSCD) - Read/Write">
        <Enum name="PHCD_0" start="0" description="Enable PHY clock" />
        <Enum name="PHCD_1" start="0x1" description="Disable PHY clock" />
      </BitField>
      <BitField start="24" size="1" name="PFSC" description="Port Force Full Speed Connect - Read/Write">
        <Enum name="PFSC_0" start="0" description="Normal operation" />
        <Enum name="PFSC_1" start="0x1" description="Forced to full speed" />
      </BitField>
      <BitField start="25" size="1" name="PTS_2" description="See description at bits 31-30" />
      <BitField start="26" size="2" name="PSPD" description="Port Speed - Read Only. This register field indicates the speed at which the port is operating.">
        <Enum name="PSPD_0" start="0" description="Full Speed" />
        <Enum name="PSPD_1" start="0x1" description="Low Speed" />
        <Enum name="PSPD_2" start="0x2" description="High Speed" />
        <Enum name="PSPD_3" start="0x3" description="Undefined" />
      </BitField>
      <BitField start="28" size="1" name="PTW" description="Parallel Transceiver Width This bit has no effect if serial interface engine is used">
        <Enum name="PTW_0" start="0" description="Select the 8-bit UTMI interface [60MHz]" />
        <Enum name="PTW_1" start="0x1" description="Select the 16-bit UTMI interface [30MHz]" />
      </BitField>
      <BitField start="29" size="1" name="STS" description="Serial Transceiver Select 1 Serial Interface Engine is selected 0 Parallel Interface signals is selected Serial Interface Engine can be used in combination with UTMI+/ULPI physical interface to provide FS/LS signaling instead of the parallel interface signals" />
      <BitField start="30" size="2" name="PTS_1" description="All USB port interface modes are listed in this field description, but not all are supported" />
    </Register>
    <Register start="+0x1A4" size="4" name="USB_OTGSC" access="Read/Write" description="On-The-Go Status &amp; control" reset_value="0x1120" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VD" description="VBUS_Discharge - Read/Write. Setting this bit causes VBus to discharge through a resistor." />
      <BitField start="1" size="1" name="VC" description="VBUS Charge - Read/Write" />
      <BitField start="3" size="1" name="OT" description="OTG Termination - Read/Write" />
      <BitField start="4" size="1" name="DP" description="Data Pulsing - Read/Write" />
      <BitField start="5" size="1" name="IDPU" description="ID Pullup - Read/Write This bit provide control over the ID pull-up resistor; 0 = off, 1 = on [default]" />
      <BitField start="8" size="1" name="ID" description="USB ID - Read Only. 0 = A device, 1 = B device" />
      <BitField start="9" size="1" name="AVV" description="A VBus Valid - Read Only. Indicates VBus is above the A VBus valid threshold." />
      <BitField start="10" size="1" name="ASV" description="A Session Valid - Read Only. Indicates VBus is above the A session valid threshold." />
      <BitField start="11" size="1" name="BSV" description="B Session Valid - Read Only. Indicates VBus is above the B session valid threshold." />
      <BitField start="12" size="1" name="BSE" description="B Session End - Read Only. Indicates VBus is below the B session end threshold." />
      <BitField start="13" size="1" name="TOG_1MS" description="1 millisecond timer toggle - Read Only. This bit toggles once per millisecond." />
      <BitField start="14" size="1" name="DPS" description="Data Bus Pulsing Status - Read Only" />
      <BitField start="16" size="1" name="IDIS" description="USB ID Interrupt Status - Read/Write" />
      <BitField start="17" size="1" name="AVVIS" description="A VBus Valid Interrupt Status - Read/Write to Clear" />
      <BitField start="18" size="1" name="ASVIS" description="A Session Valid Interrupt Status - Read/Write to Clear" />
      <BitField start="19" size="1" name="BSVIS" description="B Session Valid Interrupt Status - Read/Write to Clear" />
      <BitField start="20" size="1" name="BSEIS" description="B Session End Interrupt Status - Read/Write to Clear" />
      <BitField start="21" size="1" name="STATUS_1MS" description="1 millisecond timer Interrupt Status - Read/Write to Clear" />
      <BitField start="22" size="1" name="DPIS" description="Data Pulse Interrupt Status - Read/Write to Clear" />
      <BitField start="24" size="1" name="IDIE" description="USB ID Interrupt Enable - Read/Write. Setting this bit enables the USB ID interrupt." />
      <BitField start="25" size="1" name="AVVIE" description="A VBus Valid Interrupt Enable - Read/Write. Setting this bit enables the A VBus valid interrupt." />
      <BitField start="26" size="1" name="ASVIE" description="A Session Valid Interrupt Enable - Read/Write" />
      <BitField start="27" size="1" name="BSVIE" description="B Session Valid Interrupt Enable - Read/Write" />
      <BitField start="28" size="1" name="BSEIE" description="B Session End Interrupt Enable - Read/Write. Setting this bit enables the B session end interrupt." />
      <BitField start="29" size="1" name="EN_1MS" description="1 millisecond timer Interrupt Enable - Read/Write" />
      <BitField start="30" size="1" name="DPIE" description="Data Pulse Interrupt Enable" />
    </Register>
    <Register start="+0x1A8" size="4" name="USB_USBMODE" access="Read/Write" description="USB Device Mode" reset_value="0x5000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CM" description="Controller Mode - R/WO">
        <Enum name="CM_0" start="0" description="Idle [Default for combination host/device]" />
        <Enum name="CM_2" start="0x2" description="Device Controller [Default for device only controller]" />
        <Enum name="CM_3" start="0x3" description="Host Controller [Default for host only controller]" />
      </BitField>
      <BitField start="2" size="1" name="ES" description="Endian Select - Read/Write">
        <Enum name="ES_0" start="0" description="Little Endian [Default]" />
        <Enum name="ES_1" start="0x1" description="Big Endian" />
      </BitField>
      <BitField start="3" size="1" name="SLOM" description="Setup Lockout Mode">
        <Enum name="SLOM_0" start="0" description="Setup Lockouts On (default);" />
        <Enum name="SLOM_1" start="0x1" description="Setup Lockouts Off (DCD requires use of Setup Data Buffer Tripwire in USBCMDUSB Command Register ." />
      </BitField>
      <BitField start="4" size="1" name="SDIS" description="Stream Disable Mode" />
    </Register>
    <Register start="+0x1AC" size="4" name="USB_ENDPTSETUPSTAT" access="Read/Write" description="Endpoint Setup Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ENDPTSETUPSTAT" description="Setup Endpoint Status" />
    </Register>
    <Register start="+0x1B0" size="4" name="USB_ENDPTPRIME" access="Read/Write" description="Endpoint Prime" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PERB" description="Prime Endpoint Receive Buffer - R/WS" />
      <BitField start="16" size="8" name="PETB" description="Prime Endpoint Transmit Buffer - R/WS" />
    </Register>
    <Register start="+0x1B4" size="4" name="USB_ENDPTFLUSH" access="Read/Write" description="Endpoint Flush" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FERB" description="Flush Endpoint Receive Buffer - R/WS" />
      <BitField start="16" size="8" name="FETB" description="Flush Endpoint Transmit Buffer - R/WS" />
    </Register>
    <Register start="+0x1B8" size="4" name="USB_ENDPTSTAT" access="ReadOnly" description="Endpoint Status" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ERBR" description="Endpoint Receive Buffer Ready -- Read Only" />
      <BitField start="16" size="8" name="ETBR" description="Endpoint Transmit Buffer Ready -- Read Only" />
    </Register>
    <Register start="+0x1BC" size="4" name="USB_ENDPTCOMPLETE" access="Read/Write" description="Endpoint Complete" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ERCE" description="Endpoint Receive Complete Event - RW/C" />
      <BitField start="16" size="8" name="ETCE" description="Endpoint Transmit Complete Event - R/WC" />
    </Register>
    <Register start="+0x1C0" size="4" name="USB_ENDPTCTRL0" access="Read/Write" description="Endpoint Control0" reset_value="0x800080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS" description="RX Endpoint Stall - Read/Write 0 End Point OK" />
      <BitField start="2" size="2" name="RXT" description="RX Endpoint Type - Read/Write 00 Control Endpoint0 is fixed as a Control End Point." />
      <BitField start="7" size="1" name="RXE" description="RX Endpoint Enable 1 Enabled Endpoint0 is always enabled." />
      <BitField start="16" size="1" name="TXS" description="TX Endpoint Stall - Read/Write 0 End Point OK [Default] 1 End Point Stalled Software can write a one to this bit to force the endpoint to return a STALL handshake to the Host" />
      <BitField start="18" size="2" name="TXT" description="TX Endpoint Type - Read/Write 00 - Control Endpoint0 is fixed as a Control End Point." />
      <BitField start="23" size="1" name="TXE" description="TX Endpoint Enable 1 Enabled Endpoint0 is always enabled." />
    </Register>
    <Register start="+0x1C4" size="4" name="USB_ENDPTCTRL1" access="Read/Write" description="Endpoint Control 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS" description="RX Endpoint Stall - Read/Write 0 End Point OK" />
      <BitField start="1" size="1" name="RXD" description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" />
      <BitField start="2" size="2" name="RXT" description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="5" size="1" name="RXI" description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" />
      <BitField start="6" size="1" name="RXR" description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" />
      <BitField start="7" size="1" name="RXE" description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
      <BitField start="16" size="1" name="TXS" description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" />
      <BitField start="17" size="1" name="TXD" description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" />
      <BitField start="18" size="2" name="TXT" description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="21" size="1" name="TXI" description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" />
      <BitField start="22" size="1" name="TXR" description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" />
      <BitField start="23" size="1" name="TXE" description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
    </Register>
    <Register start="+0x1C8" size="4" name="USB_ENDPTCTRL2" access="Read/Write" description="Endpoint Control 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS" description="RX Endpoint Stall - Read/Write 0 End Point OK" />
      <BitField start="1" size="1" name="RXD" description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" />
      <BitField start="2" size="2" name="RXT" description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="5" size="1" name="RXI" description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" />
      <BitField start="6" size="1" name="RXR" description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" />
      <BitField start="7" size="1" name="RXE" description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
      <BitField start="16" size="1" name="TXS" description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" />
      <BitField start="17" size="1" name="TXD" description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" />
      <BitField start="18" size="2" name="TXT" description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="21" size="1" name="TXI" description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" />
      <BitField start="22" size="1" name="TXR" description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" />
      <BitField start="23" size="1" name="TXE" description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
    </Register>
    <Register start="+0x1CC" size="4" name="USB_ENDPTCTRL3" access="Read/Write" description="Endpoint Control 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS" description="RX Endpoint Stall - Read/Write 0 End Point OK" />
      <BitField start="1" size="1" name="RXD" description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" />
      <BitField start="2" size="2" name="RXT" description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="5" size="1" name="RXI" description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" />
      <BitField start="6" size="1" name="RXR" description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" />
      <BitField start="7" size="1" name="RXE" description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
      <BitField start="16" size="1" name="TXS" description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" />
      <BitField start="17" size="1" name="TXD" description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" />
      <BitField start="18" size="2" name="TXT" description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="21" size="1" name="TXI" description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" />
      <BitField start="22" size="1" name="TXR" description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" />
      <BitField start="23" size="1" name="TXE" description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
    </Register>
    <Register start="+0x1D0" size="4" name="USB_ENDPTCTRL4" access="Read/Write" description="Endpoint Control 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS" description="RX Endpoint Stall - Read/Write 0 End Point OK" />
      <BitField start="1" size="1" name="RXD" description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" />
      <BitField start="2" size="2" name="RXT" description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="5" size="1" name="RXI" description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" />
      <BitField start="6" size="1" name="RXR" description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" />
      <BitField start="7" size="1" name="RXE" description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
      <BitField start="16" size="1" name="TXS" description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" />
      <BitField start="17" size="1" name="TXD" description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" />
      <BitField start="18" size="2" name="TXT" description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="21" size="1" name="TXI" description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" />
      <BitField start="22" size="1" name="TXR" description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" />
      <BitField start="23" size="1" name="TXE" description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
    </Register>
    <Register start="+0x1D4" size="4" name="USB_ENDPTCTRL5" access="Read/Write" description="Endpoint Control 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS" description="RX Endpoint Stall - Read/Write 0 End Point OK" />
      <BitField start="1" size="1" name="RXD" description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" />
      <BitField start="2" size="2" name="RXT" description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="5" size="1" name="RXI" description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" />
      <BitField start="6" size="1" name="RXR" description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" />
      <BitField start="7" size="1" name="RXE" description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
      <BitField start="16" size="1" name="TXS" description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" />
      <BitField start="17" size="1" name="TXD" description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" />
      <BitField start="18" size="2" name="TXT" description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="21" size="1" name="TXI" description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" />
      <BitField start="22" size="1" name="TXR" description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" />
      <BitField start="23" size="1" name="TXE" description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
    </Register>
    <Register start="+0x1D8" size="4" name="USB_ENDPTCTRL6" access="Read/Write" description="Endpoint Control 6" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS" description="RX Endpoint Stall - Read/Write 0 End Point OK" />
      <BitField start="1" size="1" name="RXD" description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" />
      <BitField start="2" size="2" name="RXT" description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="5" size="1" name="RXI" description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" />
      <BitField start="6" size="1" name="RXR" description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" />
      <BitField start="7" size="1" name="RXE" description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
      <BitField start="16" size="1" name="TXS" description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" />
      <BitField start="17" size="1" name="TXD" description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" />
      <BitField start="18" size="2" name="TXT" description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="21" size="1" name="TXI" description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" />
      <BitField start="22" size="1" name="TXR" description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" />
      <BitField start="23" size="1" name="TXE" description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
    </Register>
    <Register start="+0x1DC" size="4" name="USB_ENDPTCTRL7" access="Read/Write" description="Endpoint Control 7" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS" description="RX Endpoint Stall - Read/Write 0 End Point OK" />
      <BitField start="1" size="1" name="RXD" description="RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero" />
      <BitField start="2" size="2" name="RXT" description="RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="5" size="1" name="RXI" description="RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero" />
      <BitField start="6" size="1" name="RXR" description="RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device" />
      <BitField start="7" size="1" name="RXE" description="RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
      <BitField start="16" size="1" name="TXS" description="TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared" />
      <BitField start="17" size="1" name="TXD" description="TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0" />
      <BitField start="18" size="2" name="TXT" description="TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt" />
      <BitField start="21" size="1" name="TXI" description="TX Data Toggle Inhibit 0 PID Sequencing Enabled" />
      <BitField start="22" size="1" name="TXR" description="TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device" />
      <BitField start="23" size="1" name="TXE" description="TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USBNC" start="0x400E4000" description="USB">
    <Register start="+0x800" size="4" name="USBNC_USB_OTG1_CTRL" access="Read/Write" description="USB OTG1 Control Register" reset_value="0x30001000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="OVER_CUR_DIS" description="Disable OTG1 Overcurrent Detection">
        <Enum name="OVER_CUR_DIS_0" start="0" description="Enables overcurrent detection" />
        <Enum name="OVER_CUR_DIS_1" start="0x1" description="Disables overcurrent detection" />
      </BitField>
      <BitField start="8" size="1" name="OVER_CUR_POL" description="OTG1 Polarity of Overcurrent The polarity of OTG1 port overcurrent event">
        <Enum name="OVER_CUR_POL_0" start="0" description="High active (high on this signal represents an overcurrent condition)" />
        <Enum name="OVER_CUR_POL_1" start="0x1" description="Low active (low on this signal represents an overcurrent condition)" />
      </BitField>
      <BitField start="9" size="1" name="PWR_POL" description="OTG1 Power Polarity This bit should be set according to PMIC Power Pin polarity.">
        <Enum name="PWR_POL_0" start="0" description="PMIC Power Pin is Low active." />
        <Enum name="PWR_POL_1" start="0x1" description="PMIC Power Pin is High active." />
      </BitField>
      <BitField start="10" size="1" name="WIE" description="OTG1 Wake-up Interrupt Enable This bit enables or disables the OTG1 wake-up interrupt">
        <Enum name="WIE_0" start="0" description="Interrupt Disabled" />
        <Enum name="WIE_1" start="0x1" description="Interrupt Enabled" />
      </BitField>
      <BitField start="14" size="1" name="WKUP_SW_EN" description="OTG1 Software Wake-up Enable">
        <Enum name="WKUP_SW_EN_0" start="0" description="Disable" />
        <Enum name="WKUP_SW_EN_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="15" size="1" name="WKUP_SW" description="OTG1 Software Wake-up">
        <Enum name="WKUP_SW_0" start="0" description="Inactive" />
        <Enum name="WKUP_SW_1" start="0x1" description="Force wake-up" />
      </BitField>
      <BitField start="16" size="1" name="WKUP_ID_EN" description="OTG1 Wake-up on ID change enable">
        <Enum name="WKUP_ID_EN_0" start="0" description="Disable" />
        <Enum name="WKUP_ID_EN_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="17" size="1" name="WKUP_VBUS_EN" description="OTG1 wake-up on VBUS change enable">
        <Enum name="WKUP_VBUS_EN_0" start="0" description="Disable" />
        <Enum name="WKUP_VBUS_EN_1" start="0x1" description="Enable" />
      </BitField>
      <BitField start="29" size="1" name="WKUP_DPDM_EN" description="Wake-up on DPDM change enable">
        <Enum name="WKUP_DPDM_EN_0" start="0" description="DPDM changes wake-up to be disabled only when VBUS is 0." />
        <Enum name="WKUP_DPDM_EN_1" start="0x1" description="(Default) DPDM changes wake-up to be enabled, it is for device only." />
      </BitField>
      <BitField start="31" size="1" name="WIR" description="OTG1 Wake-up Interrupt Request This bit indicates that a wake-up interrupt request is received on the OTG1 port">
        <Enum name="WIR_0" start="0" description="No wake-up interrupt request received" />
        <Enum name="WIR_1" start="0x1" description="Wake-up Interrupt Request received" />
      </BitField>
    </Register>
    <Register start="+0x818" size="4" name="USBNC_USB_OTG1_PHY_CTRL_0" access="Read/Write" description="OTG1 UTMI PHY Control 0 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UTMI_CLK_VLD" description="Indicating whether OTG1 UTMI PHY clock is valid">
        <Enum name="UTMI_CLK_VLD_0" start="0" description="Invalid" />
        <Enum name="UTMI_CLK_VLD_1" start="0x1" description="Valid" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA0" start="0x400E8000" description="DMA">
    <Register start="+0" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0x80FFFFFF">
      <BitField start="1" size="1" name="EDBG" description="Enable Debug">
        <Enum name="EDBG_0" start="0" description="When in debug mode, the DMA continues to operate." />
        <Enum name="EDBG_1" start="0x1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared." />
      </BitField>
      <BitField start="2" size="1" name="ERCA" description="Enable Round Robin Channel Arbitration">
        <Enum name="ERCA_0" start="0" description="Fixed priority arbitration is used for channel selection ." />
        <Enum name="ERCA_1" start="0x1" description="Round robin arbitration is used for channel selection ." />
      </BitField>
      <BitField start="4" size="1" name="HOE" description="Halt On Error">
        <Enum name="HOE_0" start="0" description="Normal operation" />
        <Enum name="HOE_1" start="0x1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared." />
      </BitField>
      <BitField start="5" size="1" name="HALT" description="Halt DMA Operations">
        <Enum name="HALT_0" start="0" description="Normal operation" />
        <Enum name="HALT_1" start="0x1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared." />
      </BitField>
      <BitField start="6" size="1" name="CLM" description="Continuous Link Mode">
        <Enum name="CLM_0" start="0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again." />
        <Enum name="CLM_1" start="0x1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop." />
      </BitField>
      <BitField start="7" size="1" name="EMLM" description="Enable Minor Loop Mapping">
        <Enum name="EMLM_0" start="0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field." />
        <Enum name="EMLM_1" start="0x1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Error Cancel Transfer">
        <Enum name="ECX_0" start="0" description="Normal operation" />
        <Enum name="ECX_1" start="0x1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt." />
      </BitField>
      <BitField start="17" size="1" name="CX" description="Cancel Transfer">
        <Enum name="CX_0" start="0" description="Normal operation" />
        <Enum name="CX_1" start="0x1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed." />
      </BitField>
      <BitField start="31" size="1" name="ACTIVE" description="DMA Active Status">
        <Enum name="ACTIVE_0" start="0" description="eDMA is idle." />
        <Enum name="ACTIVE_1" start="0x1" description="eDMA is executing a channel." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="ES" access="ReadOnly" description="Error Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBE" description="Destination Bus Error">
        <Enum name="DBE_0" start="0" description="No destination bus error" />
        <Enum name="DBE_1" start="0x1" description="The last recorded error was a bus error on a destination write" />
      </BitField>
      <BitField start="1" size="1" name="SBE" description="Source Bus Error">
        <Enum name="SBE_0" start="0" description="No source bus error" />
        <Enum name="SBE_1" start="0x1" description="The last recorded error was a bus error on a source read" />
      </BitField>
      <BitField start="2" size="1" name="SGE" description="Scatter/Gather Configuration Error">
        <Enum name="SGE_0" start="0" description="No scatter/gather configuration error" />
        <Enum name="SGE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary." />
      </BitField>
      <BitField start="3" size="1" name="NCE" description="NBYTES/CITER Configuration Error">
        <Enum name="NCE_0" start="0" description="No NBYTES/CITER configuration error" />
        <Enum name="NCE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]" />
      </BitField>
      <BitField start="4" size="1" name="DOE" description="Destination Offset Error">
        <Enum name="DOE_0" start="0" description="No destination offset configuration error" />
        <Enum name="DOE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="5" size="1" name="DAE" description="Destination Address Error">
        <Enum name="DAE_0" start="0" description="No destination address configuration error" />
        <Enum name="DAE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]." />
      </BitField>
      <BitField start="6" size="1" name="SOE" description="Source Offset Error">
        <Enum name="SOE_0" start="0" description="No source offset configuration error" />
        <Enum name="SOE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="7" size="1" name="SAE" description="Source Address Error">
        <Enum name="SAE_0" start="0" description="No source address configuration error." />
        <Enum name="SAE_1" start="0x1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]." />
      </BitField>
      <BitField start="8" size="4" name="ERRCHN" description="Error Channel Number or Canceled Channel Number" />
      <BitField start="14" size="1" name="CPE" description="Channel Priority Error">
        <Enum name="CPE_0" start="0" description="No channel priority error" />
        <Enum name="CPE_1" start="0x1" description="The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique." />
      </BitField>
      <BitField start="16" size="1" name="ECX" description="Transfer Canceled">
        <Enum name="ECX_0" start="0" description="No canceled transfers" />
        <Enum name="ECX_1" start="0x1" description="The last recorded entry was a canceled transfer by the error cancel transfer input" />
      </BitField>
      <BitField start="31" size="1" name="VLD" description="VLD">
        <Enum name="VLD_0" start="0" description="No ERR bits are set." />
        <Enum name="VLD_1" start="0x1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ERQ" access="Read/Write" description="Enable Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERQ0" description="Enable DMA Request 0">
        <Enum name="ERQ0_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ0_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="1" size="1" name="ERQ1" description="Enable DMA Request 1">
        <Enum name="ERQ1_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ1_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="2" size="1" name="ERQ2" description="Enable DMA Request 2">
        <Enum name="ERQ2_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ2_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ERQ3" description="Enable DMA Request 3">
        <Enum name="ERQ3_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ3_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="4" size="1" name="ERQ4" description="Enable DMA Request 4">
        <Enum name="ERQ4_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ4_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="5" size="1" name="ERQ5" description="Enable DMA Request 5">
        <Enum name="ERQ5_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ5_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="6" size="1" name="ERQ6" description="Enable DMA Request 6">
        <Enum name="ERQ6_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ6_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="7" size="1" name="ERQ7" description="Enable DMA Request 7">
        <Enum name="ERQ7_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ7_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="8" size="1" name="ERQ8" description="Enable DMA Request 8">
        <Enum name="ERQ8_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ8_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="9" size="1" name="ERQ9" description="Enable DMA Request 9">
        <Enum name="ERQ9_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ9_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="10" size="1" name="ERQ10" description="Enable DMA Request 10">
        <Enum name="ERQ10_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ10_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="11" size="1" name="ERQ11" description="Enable DMA Request 11">
        <Enum name="ERQ11_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ11_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="12" size="1" name="ERQ12" description="Enable DMA Request 12">
        <Enum name="ERQ12_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ12_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="13" size="1" name="ERQ13" description="Enable DMA Request 13">
        <Enum name="ERQ13_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ13_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="14" size="1" name="ERQ14" description="Enable DMA Request 14">
        <Enum name="ERQ14_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ14_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
      <BitField start="15" size="1" name="ERQ15" description="Enable DMA Request 15">
        <Enum name="ERQ15_0" start="0" description="The DMA request signal for the corresponding channel is disabled" />
        <Enum name="ERQ15_1" start="0x1" description="The DMA request signal for the corresponding channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="EEI" access="Read/Write" description="Enable Error Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EEI0" description="Enable Error Interrupt 0">
        <Enum name="EEI0_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI0_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="1" size="1" name="EEI1" description="Enable Error Interrupt 1">
        <Enum name="EEI1_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI1_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="2" size="1" name="EEI2" description="Enable Error Interrupt 2">
        <Enum name="EEI2_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI2_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="3" size="1" name="EEI3" description="Enable Error Interrupt 3">
        <Enum name="EEI3_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI3_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="4" size="1" name="EEI4" description="Enable Error Interrupt 4">
        <Enum name="EEI4_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI4_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="5" size="1" name="EEI5" description="Enable Error Interrupt 5">
        <Enum name="EEI5_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI5_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="6" size="1" name="EEI6" description="Enable Error Interrupt 6">
        <Enum name="EEI6_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI6_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="7" size="1" name="EEI7" description="Enable Error Interrupt 7">
        <Enum name="EEI7_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI7_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="8" size="1" name="EEI8" description="Enable Error Interrupt 8">
        <Enum name="EEI8_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI8_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="9" size="1" name="EEI9" description="Enable Error Interrupt 9">
        <Enum name="EEI9_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI9_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="10" size="1" name="EEI10" description="Enable Error Interrupt 10">
        <Enum name="EEI10_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI10_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="11" size="1" name="EEI11" description="Enable Error Interrupt 11">
        <Enum name="EEI11_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI11_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="12" size="1" name="EEI12" description="Enable Error Interrupt 12">
        <Enum name="EEI12_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI12_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="13" size="1" name="EEI13" description="Enable Error Interrupt 13">
        <Enum name="EEI13_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI13_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="14" size="1" name="EEI14" description="Enable Error Interrupt 14">
        <Enum name="EEI14_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI14_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
      <BitField start="15" size="1" name="EEI15" description="Enable Error Interrupt 15">
        <Enum name="EEI15_0" start="0" description="The error signal for corresponding channel does not generate an error interrupt" />
        <Enum name="EEI15_1" start="0x1" description="The assertion of the error signal for corresponding channel generates an error interrupt request" />
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="CEEI" access="Read/Write" description="Clear Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CEEI" description="Clear Enable Error Interrupt" />
      <BitField start="6" size="1" name="CAEE" description="Clear All Enable Error Interrupts">
        <Enum name="CAEE_0" start="0" description="Clear only the EEI bit specified in the CEEI field" />
        <Enum name="CAEE_1" start="0x1" description="Clear all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="SEEI" access="Read/Write" description="Set Enable Error Interrupt Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SEEI" description="Set Enable Error Interrupt" />
      <BitField start="6" size="1" name="SAEE" description="Sets All Enable Error Interrupts">
        <Enum name="SAEE_0" start="0" description="Set only the EEI bit specified in the SEEI field." />
        <Enum name="SAEE_1" start="0x1" description="Sets all bits in EEI" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="CERQ" access="Read/Write" description="Clear Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CERQ" description="Clear Enable Request" />
      <BitField start="6" size="1" name="CAER" description="Clear All Enable Requests">
        <Enum name="CAER_0" start="0" description="Clear only the ERQ bit specified in the CERQ field" />
        <Enum name="CAER_1" start="0x1" description="Clear all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="SERQ" access="Read/Write" description="Set Enable Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SERQ" description="Set Enable Request" />
      <BitField start="6" size="1" name="SAER" description="Set All Enable Requests">
        <Enum name="SAER_0" start="0" description="Set only the ERQ bit specified in the SERQ field" />
        <Enum name="SAER_1" start="0x1" description="Set all bits in ERQ" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="CDNE" access="Read/Write" description="Clear DONE Status Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CDNE" description="Clear DONE Bit" />
      <BitField start="6" size="1" name="CADN" description="Clears All DONE Bits">
        <Enum name="CADN_0" start="0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field" />
        <Enum name="CADN_1" start="0x1" description="Clears all bits in TCDn_CSR[DONE]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1D" size="1" name="SSRT" access="Read/Write" description="Set START Bit Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SSRT" description="Set START Bit" />
      <BitField start="6" size="1" name="SAST" description="Set All START Bits (activates all channels)">
        <Enum name="SAST_0" start="0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field" />
        <Enum name="SAST_1" start="0x1" description="Set all bits in TCDn_CSR[START]" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="1" name="CERR" access="Read/Write" description="Clear Error Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CERR" description="Clear Error Indicator" />
      <BitField start="6" size="1" name="CAEI" description="Clear All Error Indicators">
        <Enum name="CAEI_0" start="0" description="Clear only the ERR bit specified in the CERR field" />
        <Enum name="CAEI_1" start="0x1" description="Clear all bits in ERR" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="CINT" access="Read/Write" description="Clear Interrupt Request Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CINT" description="Clear Interrupt Request" />
      <BitField start="6" size="1" name="CAIR" description="Clear All Interrupt Requests">
        <Enum name="CAIR_0" start="0" description="Clear only the INT bit specified in the CINT field" />
        <Enum name="CAIR_1" start="0x1" description="Clear all bits in INT" />
      </BitField>
      <BitField start="7" size="1" name="NOP" description="No Op enable">
        <Enum name="NOP_0" start="0" description="Normal operation" />
        <Enum name="NOP_1" start="0x1" description="No operation, ignore the other bits in this register" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="INT" access="Read/Write" description="Interrupt Request Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INT0" description="Interrupt Request 0">
        <Enum name="INT0_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT0_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="1" size="1" name="INT1" description="Interrupt Request 1">
        <Enum name="INT1_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT1_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="2" size="1" name="INT2" description="Interrupt Request 2">
        <Enum name="INT2_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT2_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="3" size="1" name="INT3" description="Interrupt Request 3">
        <Enum name="INT3_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT3_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="4" size="1" name="INT4" description="Interrupt Request 4">
        <Enum name="INT4_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT4_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="5" size="1" name="INT5" description="Interrupt Request 5">
        <Enum name="INT5_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT5_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="6" size="1" name="INT6" description="Interrupt Request 6">
        <Enum name="INT6_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT6_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="7" size="1" name="INT7" description="Interrupt Request 7">
        <Enum name="INT7_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT7_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="8" size="1" name="INT8" description="Interrupt Request 8">
        <Enum name="INT8_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT8_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="9" size="1" name="INT9" description="Interrupt Request 9">
        <Enum name="INT9_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT9_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="10" size="1" name="INT10" description="Interrupt Request 10">
        <Enum name="INT10_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT10_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="11" size="1" name="INT11" description="Interrupt Request 11">
        <Enum name="INT11_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT11_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="12" size="1" name="INT12" description="Interrupt Request 12">
        <Enum name="INT12_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT12_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="13" size="1" name="INT13" description="Interrupt Request 13">
        <Enum name="INT13_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT13_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="14" size="1" name="INT14" description="Interrupt Request 14">
        <Enum name="INT14_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT14_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
      <BitField start="15" size="1" name="INT15" description="Interrupt Request 15">
        <Enum name="INT15_0" start="0" description="The interrupt request for corresponding channel is cleared" />
        <Enum name="INT15_1" start="0x1" description="The interrupt request for corresponding channel is active" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="ERR" access="Read/Write" description="Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0" description="Error In Channel 0">
        <Enum name="ERR0_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR0_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="1" size="1" name="ERR1" description="Error In Channel 1">
        <Enum name="ERR1_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR1_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="2" size="1" name="ERR2" description="Error In Channel 2">
        <Enum name="ERR2_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR2_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="3" size="1" name="ERR3" description="Error In Channel 3">
        <Enum name="ERR3_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR3_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="4" size="1" name="ERR4" description="Error In Channel 4">
        <Enum name="ERR4_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR4_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="5" size="1" name="ERR5" description="Error In Channel 5">
        <Enum name="ERR5_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR5_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="6" size="1" name="ERR6" description="Error In Channel 6">
        <Enum name="ERR6_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR6_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="7" size="1" name="ERR7" description="Error In Channel 7">
        <Enum name="ERR7_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR7_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="8" size="1" name="ERR8" description="Error In Channel 8">
        <Enum name="ERR8_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR8_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="9" size="1" name="ERR9" description="Error In Channel 9">
        <Enum name="ERR9_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR9_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="10" size="1" name="ERR10" description="Error In Channel 10">
        <Enum name="ERR10_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR10_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="11" size="1" name="ERR11" description="Error In Channel 11">
        <Enum name="ERR11_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR11_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="12" size="1" name="ERR12" description="Error In Channel 12">
        <Enum name="ERR12_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR12_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="13" size="1" name="ERR13" description="Error In Channel 13">
        <Enum name="ERR13_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR13_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="14" size="1" name="ERR14" description="Error In Channel 14">
        <Enum name="ERR14_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR14_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
      <BitField start="15" size="1" name="ERR15" description="Error In Channel 15">
        <Enum name="ERR15_0" start="0" description="An error in this channel has not occurred" />
        <Enum name="ERR15_1" start="0x1" description="An error in this channel has occurred" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="HRS" access="ReadOnly" description="Hardware Request Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HRS0" description="Hardware Request Status Channel 0">
        <Enum name="HRS0_0" start="0" description="A hardware service request for channel 0 is not present" />
        <Enum name="HRS0_1" start="0x1" description="A hardware service request for channel 0 is present" />
      </BitField>
      <BitField start="1" size="1" name="HRS1" description="Hardware Request Status Channel 1">
        <Enum name="HRS1_0" start="0" description="A hardware service request for channel 1 is not present" />
        <Enum name="HRS1_1" start="0x1" description="A hardware service request for channel 1 is present" />
      </BitField>
      <BitField start="2" size="1" name="HRS2" description="Hardware Request Status Channel 2">
        <Enum name="HRS2_0" start="0" description="A hardware service request for channel 2 is not present" />
        <Enum name="HRS2_1" start="0x1" description="A hardware service request for channel 2 is present" />
      </BitField>
      <BitField start="3" size="1" name="HRS3" description="Hardware Request Status Channel 3">
        <Enum name="HRS3_0" start="0" description="A hardware service request for channel 3 is not present" />
        <Enum name="HRS3_1" start="0x1" description="A hardware service request for channel 3 is present" />
      </BitField>
      <BitField start="4" size="1" name="HRS4" description="Hardware Request Status Channel 4">
        <Enum name="HRS4_0" start="0" description="A hardware service request for channel 4 is not present" />
        <Enum name="HRS4_1" start="0x1" description="A hardware service request for channel 4 is present" />
      </BitField>
      <BitField start="5" size="1" name="HRS5" description="Hardware Request Status Channel 5">
        <Enum name="HRS5_0" start="0" description="A hardware service request for channel 5 is not present" />
        <Enum name="HRS5_1" start="0x1" description="A hardware service request for channel 5 is present" />
      </BitField>
      <BitField start="6" size="1" name="HRS6" description="Hardware Request Status Channel 6">
        <Enum name="HRS6_0" start="0" description="A hardware service request for channel 6 is not present" />
        <Enum name="HRS6_1" start="0x1" description="A hardware service request for channel 6 is present" />
      </BitField>
      <BitField start="7" size="1" name="HRS7" description="Hardware Request Status Channel 7">
        <Enum name="HRS7_0" start="0" description="A hardware service request for channel 7 is not present" />
        <Enum name="HRS7_1" start="0x1" description="A hardware service request for channel 7 is present" />
      </BitField>
      <BitField start="8" size="1" name="HRS8" description="Hardware Request Status Channel 8">
        <Enum name="HRS8_0" start="0" description="A hardware service request for channel 8 is not present" />
        <Enum name="HRS8_1" start="0x1" description="A hardware service request for channel 8 is present" />
      </BitField>
      <BitField start="9" size="1" name="HRS9" description="Hardware Request Status Channel 9">
        <Enum name="HRS9_0" start="0" description="A hardware service request for channel 9 is not present" />
        <Enum name="HRS9_1" start="0x1" description="A hardware service request for channel 9 is present" />
      </BitField>
      <BitField start="10" size="1" name="HRS10" description="Hardware Request Status Channel 10">
        <Enum name="HRS10_0" start="0" description="A hardware service request for channel 10 is not present" />
        <Enum name="HRS10_1" start="0x1" description="A hardware service request for channel 10 is present" />
      </BitField>
      <BitField start="11" size="1" name="HRS11" description="Hardware Request Status Channel 11">
        <Enum name="HRS11_0" start="0" description="A hardware service request for channel 11 is not present" />
        <Enum name="HRS11_1" start="0x1" description="A hardware service request for channel 11 is present" />
      </BitField>
      <BitField start="12" size="1" name="HRS12" description="Hardware Request Status Channel 12">
        <Enum name="HRS12_0" start="0" description="A hardware service request for channel 12 is not present" />
        <Enum name="HRS12_1" start="0x1" description="A hardware service request for channel 12 is present" />
      </BitField>
      <BitField start="13" size="1" name="HRS13" description="Hardware Request Status Channel 13">
        <Enum name="HRS13_0" start="0" description="A hardware service request for channel 13 is not present" />
        <Enum name="HRS13_1" start="0x1" description="A hardware service request for channel 13 is present" />
      </BitField>
      <BitField start="14" size="1" name="HRS14" description="Hardware Request Status Channel 14">
        <Enum name="HRS14_0" start="0" description="A hardware service request for channel 14 is not present" />
        <Enum name="HRS14_1" start="0x1" description="A hardware service request for channel 14 is present" />
      </BitField>
      <BitField start="15" size="1" name="HRS15" description="Hardware Request Status Channel 15">
        <Enum name="HRS15_0" start="0" description="A hardware service request for channel 15 is not present" />
        <Enum name="HRS15_1" start="0x1" description="A hardware service request for channel 15 is present" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="EARS" access="Read/Write" description="Enable Asynchronous Request in Stop Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EDREQ_0" description="Enable asynchronous DMA request in stop mode for channel 0.">
        <Enum name="EDREQ_0_0" start="0" description="Disable asynchronous DMA request for channel 0." />
        <Enum name="EDREQ_0_1" start="0x1" description="Enable asynchronous DMA request for channel 0." />
      </BitField>
      <BitField start="1" size="1" name="EDREQ_1" description="Enable asynchronous DMA request in stop mode for channel 1.">
        <Enum name="EDREQ_1_0" start="0" description="Disable asynchronous DMA request for channel 1" />
        <Enum name="EDREQ_1_1" start="0x1" description="Enable asynchronous DMA request for channel 1." />
      </BitField>
      <BitField start="2" size="1" name="EDREQ_2" description="Enable asynchronous DMA request in stop mode for channel 2.">
        <Enum name="EDREQ_2_0" start="0" description="Disable asynchronous DMA request for channel 2." />
        <Enum name="EDREQ_2_1" start="0x1" description="Enable asynchronous DMA request for channel 2." />
      </BitField>
      <BitField start="3" size="1" name="EDREQ_3" description="Enable asynchronous DMA request in stop mode for channel 3.">
        <Enum name="EDREQ_3_0" start="0" description="Disable asynchronous DMA request for channel 3." />
        <Enum name="EDREQ_3_1" start="0x1" description="Enable asynchronous DMA request for channel 3." />
      </BitField>
      <BitField start="4" size="1" name="EDREQ_4" description="Enable asynchronous DMA request in stop mode for channel 4">
        <Enum name="EDREQ_4_0" start="0" description="Disable asynchronous DMA request for channel 4." />
        <Enum name="EDREQ_4_1" start="0x1" description="Enable asynchronous DMA request for channel 4." />
      </BitField>
      <BitField start="5" size="1" name="EDREQ_5" description="Enable asynchronous DMA request in stop mode for channel 5">
        <Enum name="EDREQ_5_0" start="0" description="Disable asynchronous DMA request for channel 5." />
        <Enum name="EDREQ_5_1" start="0x1" description="Enable asynchronous DMA request for channel 5." />
      </BitField>
      <BitField start="6" size="1" name="EDREQ_6" description="Enable asynchronous DMA request in stop mode for channel 6">
        <Enum name="EDREQ_6_0" start="0" description="Disable asynchronous DMA request for channel 6." />
        <Enum name="EDREQ_6_1" start="0x1" description="Enable asynchronous DMA request for channel 6." />
      </BitField>
      <BitField start="7" size="1" name="EDREQ_7" description="Enable asynchronous DMA request in stop mode for channel 7">
        <Enum name="EDREQ_7_0" start="0" description="Disable asynchronous DMA request for channel 7." />
        <Enum name="EDREQ_7_1" start="0x1" description="Enable asynchronous DMA request for channel 7." />
      </BitField>
      <BitField start="8" size="1" name="EDREQ_8" description="Enable asynchronous DMA request in stop mode for channel 8">
        <Enum name="EDREQ_8_0" start="0" description="Disable asynchronous DMA request for channel 8." />
        <Enum name="EDREQ_8_1" start="0x1" description="Enable asynchronous DMA request for channel 8." />
      </BitField>
      <BitField start="9" size="1" name="EDREQ_9" description="Enable asynchronous DMA request in stop mode for channel 9">
        <Enum name="EDREQ_9_0" start="0" description="Disable asynchronous DMA request for channel 9." />
        <Enum name="EDREQ_9_1" start="0x1" description="Enable asynchronous DMA request for channel 9." />
      </BitField>
      <BitField start="10" size="1" name="EDREQ_10" description="Enable asynchronous DMA request in stop mode for channel 10">
        <Enum name="EDREQ_10_0" start="0" description="Disable asynchronous DMA request for channel 10." />
        <Enum name="EDREQ_10_1" start="0x1" description="Enable asynchronous DMA request for channel 10." />
      </BitField>
      <BitField start="11" size="1" name="EDREQ_11" description="Enable asynchronous DMA request in stop mode for channel 11">
        <Enum name="EDREQ_11_0" start="0" description="Disable asynchronous DMA request for channel 11." />
        <Enum name="EDREQ_11_1" start="0x1" description="Enable asynchronous DMA request for channel 11." />
      </BitField>
      <BitField start="12" size="1" name="EDREQ_12" description="Enable asynchronous DMA request in stop mode for channel 12">
        <Enum name="EDREQ_12_0" start="0" description="Disable asynchronous DMA request for channel 12." />
        <Enum name="EDREQ_12_1" start="0x1" description="Enable asynchronous DMA request for channel 12." />
      </BitField>
      <BitField start="13" size="1" name="EDREQ_13" description="Enable asynchronous DMA request in stop mode for channel 13">
        <Enum name="EDREQ_13_0" start="0" description="Disable asynchronous DMA request for channel 13." />
        <Enum name="EDREQ_13_1" start="0x1" description="Enable asynchronous DMA request for channel 13." />
      </BitField>
      <BitField start="14" size="1" name="EDREQ_14" description="Enable asynchronous DMA request in stop mode for channel 14">
        <Enum name="EDREQ_14_0" start="0" description="Disable asynchronous DMA request for channel 14." />
        <Enum name="EDREQ_14_1" start="0x1" description="Enable asynchronous DMA request for channel 14." />
      </BitField>
      <BitField start="15" size="1" name="EDREQ_15" description="Enable asynchronous DMA request in stop mode for channel 15">
        <Enum name="EDREQ_15_0" start="0" description="Disable asynchronous DMA request for channel 15." />
        <Enum name="EDREQ_15_1" start="0x1" description="Enable asynchronous DMA request for channel 15." />
      </BitField>
    </Register>
    <Register start="+0x100" size="1" name="DCHPRI3" access="Read/Write" description="Channel Priority Register" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x101" size="1" name="DCHPRI2" access="Read/Write" description="Channel Priority Register" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x102" size="1" name="DCHPRI1" access="Read/Write" description="Channel Priority Register" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x103" size="1" name="DCHPRI0" access="Read/Write" description="Channel Priority Register" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x104" size="1" name="DCHPRI7" access="Read/Write" description="Channel Priority Register" reset_value="0x7" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x105" size="1" name="DCHPRI6" access="Read/Write" description="Channel Priority Register" reset_value="0x6" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x106" size="1" name="DCHPRI5" access="Read/Write" description="Channel Priority Register" reset_value="0x5" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x107" size="1" name="DCHPRI4" access="Read/Write" description="Channel Priority Register" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x108" size="1" name="DCHPRI11" access="Read/Write" description="Channel Priority Register" reset_value="0xB" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x109" size="1" name="DCHPRI10" access="Read/Write" description="Channel Priority Register" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10A" size="1" name="DCHPRI9" access="Read/Write" description="Channel Priority Register" reset_value="0x9" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10B" size="1" name="DCHPRI8" access="Read/Write" description="Channel Priority Register" reset_value="0x8" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10C" size="1" name="DCHPRI15" access="Read/Write" description="Channel Priority Register" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10D" size="1" name="DCHPRI14" access="Read/Write" description="Channel Priority Register" reset_value="0xE" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10E" size="1" name="DCHPRI13" access="Read/Write" description="Channel Priority Register" reset_value="0xD" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x10F" size="1" name="DCHPRI12" access="Read/Write" description="Channel Priority Register" reset_value="0xC" reset_mask="0xFF">
      <BitField start="0" size="4" name="CHPRI" description="Channel n Arbitration Priority" />
      <BitField start="6" size="1" name="DPA" description="Disable Preempt Ability. This field resets to 0.">
        <Enum name="DPA_0" start="0" description="Channel n can suspend a lower priority channel." />
        <Enum name="DPA_1" start="0x1" description="Channel n cannot suspend any channel, regardless of channel priority." />
      </BitField>
      <BitField start="7" size="1" name="ECP" description="Enable Channel Preemption. This field resets to 0.">
        <Enum name="ECP_0" start="0" description="Channel n cannot be suspended by a higher priority channel's service request." />
        <Enum name="ECP_1" start="0x1" description="Channel n can be temporarily suspended by the service request of a higher priority channel." />
      </BitField>
    </Register>
    <Register start="+0x1000" size="4" name="TCD0_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1004" size="2" name="TCD0_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1006" size="2" name="TCD0_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1008" size="4" name="TCD0_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1008" size="4" name="TCD0_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1008" size="4" name="TCD0_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x100C" size="4" name="TCD0_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1010" size="4" name="TCD0_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1014" size="2" name="TCD0_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1016" size="2" name="TCD0_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1016" size="2" name="TCD0_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1018" size="4" name="TCD0_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x101C" size="2" name="TCD0_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x101E" size="2" name="TCD0_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x101E" size="2" name="TCD0_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1020" size="4" name="TCD1_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1024" size="2" name="TCD1_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1026" size="2" name="TCD1_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1028" size="4" name="TCD1_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1028" size="4" name="TCD1_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1028" size="4" name="TCD1_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x102C" size="4" name="TCD1_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1030" size="4" name="TCD1_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1034" size="2" name="TCD1_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1036" size="2" name="TCD1_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1036" size="2" name="TCD1_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="TCD1_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x103C" size="2" name="TCD1_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x103E" size="2" name="TCD1_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x103E" size="2" name="TCD1_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="TCD2_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1044" size="2" name="TCD2_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1046" size="2" name="TCD2_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1048" size="4" name="TCD2_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1048" size="4" name="TCD2_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1048" size="4" name="TCD2_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x104C" size="4" name="TCD2_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1050" size="4" name="TCD2_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1054" size="2" name="TCD2_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1056" size="2" name="TCD2_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1056" size="2" name="TCD2_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1058" size="4" name="TCD2_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x105C" size="2" name="TCD2_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x105E" size="2" name="TCD2_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x105E" size="2" name="TCD2_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1060" size="4" name="TCD3_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1064" size="2" name="TCD3_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1066" size="2" name="TCD3_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1068" size="4" name="TCD3_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1068" size="4" name="TCD3_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1068" size="4" name="TCD3_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x106C" size="4" name="TCD3_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1070" size="4" name="TCD3_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1074" size="2" name="TCD3_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1076" size="2" name="TCD3_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1076" size="2" name="TCD3_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1078" size="4" name="TCD3_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x107C" size="2" name="TCD3_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x107E" size="2" name="TCD3_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x107E" size="2" name="TCD3_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1080" size="4" name="TCD4_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1084" size="2" name="TCD4_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1086" size="2" name="TCD4_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1088" size="4" name="TCD4_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1088" size="4" name="TCD4_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1088" size="4" name="TCD4_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x108C" size="4" name="TCD4_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1090" size="4" name="TCD4_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1094" size="2" name="TCD4_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1096" size="2" name="TCD4_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1096" size="2" name="TCD4_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1098" size="4" name="TCD4_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x109C" size="2" name="TCD4_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x109E" size="2" name="TCD4_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x109E" size="2" name="TCD4_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10A0" size="4" name="TCD5_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x10A4" size="2" name="TCD5_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x10A6" size="2" name="TCD5_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x10A8" size="4" name="TCD5_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x10A8" size="4" name="TCD5_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10A8" size="4" name="TCD5_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10AC" size="4" name="TCD5_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x10B0" size="4" name="TCD5_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x10B4" size="2" name="TCD5_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x10B6" size="2" name="TCD5_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10B6" size="2" name="TCD5_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10B8" size="4" name="TCD5_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x10BC" size="2" name="TCD5_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x10BE" size="2" name="TCD5_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10BE" size="2" name="TCD5_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10C0" size="4" name="TCD6_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x10C4" size="2" name="TCD6_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x10C6" size="2" name="TCD6_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x10C8" size="4" name="TCD6_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x10C8" size="4" name="TCD6_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10C8" size="4" name="TCD6_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10CC" size="4" name="TCD6_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x10D0" size="4" name="TCD6_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x10D4" size="2" name="TCD6_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x10D6" size="2" name="TCD6_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10D6" size="2" name="TCD6_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10D8" size="4" name="TCD6_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x10DC" size="2" name="TCD6_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x10DE" size="2" name="TCD6_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10DE" size="2" name="TCD6_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10E0" size="4" name="TCD7_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x10E4" size="2" name="TCD7_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x10E6" size="2" name="TCD7_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x10E8" size="4" name="TCD7_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x10E8" size="4" name="TCD7_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10E8" size="4" name="TCD7_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x10EC" size="4" name="TCD7_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x10F0" size="4" name="TCD7_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x10F4" size="2" name="TCD7_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x10F6" size="2" name="TCD7_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10F6" size="2" name="TCD7_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10F8" size="4" name="TCD7_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x10FC" size="2" name="TCD7_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x10FE" size="2" name="TCD7_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x10FE" size="2" name="TCD7_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1100" size="4" name="TCD8_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1104" size="2" name="TCD8_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1106" size="2" name="TCD8_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1108" size="4" name="TCD8_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1108" size="4" name="TCD8_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1108" size="4" name="TCD8_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x110C" size="4" name="TCD8_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1110" size="4" name="TCD8_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1114" size="2" name="TCD8_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1116" size="2" name="TCD8_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1116" size="2" name="TCD8_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1118" size="4" name="TCD8_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x111C" size="2" name="TCD8_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x111E" size="2" name="TCD8_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x111E" size="2" name="TCD8_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1120" size="4" name="TCD9_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1124" size="2" name="TCD9_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1126" size="2" name="TCD9_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1128" size="4" name="TCD9_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1128" size="4" name="TCD9_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1128" size="4" name="TCD9_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x112C" size="4" name="TCD9_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1130" size="4" name="TCD9_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1134" size="2" name="TCD9_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1136" size="2" name="TCD9_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1136" size="2" name="TCD9_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1138" size="4" name="TCD9_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x113C" size="2" name="TCD9_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x113E" size="2" name="TCD9_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x113E" size="2" name="TCD9_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1140" size="4" name="TCD10_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1144" size="2" name="TCD10_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1146" size="2" name="TCD10_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1148" size="4" name="TCD10_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1148" size="4" name="TCD10_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1148" size="4" name="TCD10_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x114C" size="4" name="TCD10_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1150" size="4" name="TCD10_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1154" size="2" name="TCD10_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1156" size="2" name="TCD10_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1156" size="2" name="TCD10_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1158" size="4" name="TCD10_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x115C" size="2" name="TCD10_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x115E" size="2" name="TCD10_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x115E" size="2" name="TCD10_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1160" size="4" name="TCD11_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1164" size="2" name="TCD11_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1166" size="2" name="TCD11_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1168" size="4" name="TCD11_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1168" size="4" name="TCD11_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1168" size="4" name="TCD11_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x116C" size="4" name="TCD11_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1170" size="4" name="TCD11_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1174" size="2" name="TCD11_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1176" size="2" name="TCD11_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1176" size="2" name="TCD11_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1178" size="4" name="TCD11_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x117C" size="2" name="TCD11_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x117E" size="2" name="TCD11_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x117E" size="2" name="TCD11_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1180" size="4" name="TCD12_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x1184" size="2" name="TCD12_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x1186" size="2" name="TCD12_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x1188" size="4" name="TCD12_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x1188" size="4" name="TCD12_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x1188" size="4" name="TCD12_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x118C" size="4" name="TCD12_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x1190" size="4" name="TCD12_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x1194" size="2" name="TCD12_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x1196" size="2" name="TCD12_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1196" size="2" name="TCD12_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1198" size="4" name="TCD12_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x119C" size="2" name="TCD12_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x119E" size="2" name="TCD12_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x119E" size="2" name="TCD12_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11A0" size="4" name="TCD13_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x11A4" size="2" name="TCD13_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x11A6" size="2" name="TCD13_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x11A8" size="4" name="TCD13_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x11A8" size="4" name="TCD13_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11A8" size="4" name="TCD13_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11AC" size="4" name="TCD13_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x11B0" size="4" name="TCD13_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x11B4" size="2" name="TCD13_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x11B6" size="2" name="TCD13_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11B6" size="2" name="TCD13_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11B8" size="4" name="TCD13_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x11BC" size="2" name="TCD13_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x11BE" size="2" name="TCD13_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11BE" size="2" name="TCD13_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11C0" size="4" name="TCD14_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x11C4" size="2" name="TCD14_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x11C6" size="2" name="TCD14_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x11C8" size="4" name="TCD14_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x11C8" size="4" name="TCD14_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11C8" size="4" name="TCD14_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11CC" size="4" name="TCD14_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x11D0" size="4" name="TCD14_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x11D4" size="2" name="TCD14_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x11D6" size="2" name="TCD14_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11D6" size="2" name="TCD14_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11D8" size="4" name="TCD14_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x11DC" size="2" name="TCD14_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x11DE" size="2" name="TCD14_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11DE" size="2" name="TCD14_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11E0" size="4" name="TCD15_SADDR" access="Read/Write" description="TCD Source Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR" description="Source Address" />
    </Register>
    <Register start="+0x11E4" size="2" name="TCD15_SOFF" access="Read/Write" description="TCD Signed Source Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF" description="Source address signed offset" />
    </Register>
    <Register start="+0x11E6" size="2" name="TCD15_ATTR" access="Read/Write" description="TCD Transfer Attributes" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE" description="Destination data transfer size" />
      <BitField start="3" size="5" name="DMOD" description="Destination Address Modulo" />
      <BitField start="8" size="3" name="SSIZE" description="Source data transfer size">
        <Enum name="SSIZE_0" start="0" description="8-bit" />
        <Enum name="SSIZE_1" start="0x1" description="16-bit" />
        <Enum name="SSIZE_2" start="0x2" description="32-bit" />
        <Enum name="SSIZE_3" start="0x3" description="64-bit" />
        <Enum name="SSIZE_5" start="0x5" description="32-byte burst (4 beats of 64 bits)" />
      </BitField>
      <BitField start="11" size="5" name="SMOD" description="Source Address Modulo">
        <Enum name="SMOD_0" start="0" description="Source address modulo feature is disabled" />
        <Enum name="SMOD_1" start="0x1" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_2" start="0x2" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_3" start="0x3" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_4" start="0x4" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_5" start="0x5" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_6" start="0x6" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_7" start="0x7" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_8" start="0x8" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
        <Enum name="SMOD_9" start="0x9" description="This value defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range." />
      </BitField>
    </Register>
    <Register start="+0x11E8" size="4" name="TCD15_NBYTES_MLNO" access="Read/Write" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES" description="Minor Byte Transfer Count" />
    </Register>
    <Register start="+0x11E8" size="4" name="TCD15_NBYTES_MLOFFNO" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11E8" size="4" name="TCD15_NBYTES_MLOFFYES" access="Read/Write" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES" description="Minor Byte Transfer Count" />
      <BitField start="10" size="20" name="MLOFF" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes." />
      <BitField start="30" size="1" name="DMLOE" description="Destination Minor Loop Offset enable">
        <Enum name="DMLOE_0" start="0" description="The minor loop offset is not applied to the DADDR" />
        <Enum name="DMLOE_1" start="0x1" description="The minor loop offset is applied to the DADDR" />
      </BitField>
      <BitField start="31" size="1" name="SMLOE" description="Source Minor Loop Offset Enable">
        <Enum name="SMLOE_0" start="0" description="The minor loop offset is not applied to the SADDR" />
        <Enum name="SMLOE_1" start="0x1" description="The minor loop offset is applied to the SADDR" />
      </BitField>
    </Register>
    <Register start="+0x11EC" size="4" name="TCD15_SLAST" access="Read/Write" description="TCD Last Source Address Adjustment" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST" description="Last Source Address Adjustment" />
    </Register>
    <Register start="+0x11F0" size="4" name="TCD15_DADDR" access="Read/Write" description="TCD Destination Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR" description="Destination Address" />
    </Register>
    <Register start="+0x11F4" size="2" name="TCD15_DOFF" access="Read/Write" description="TCD Signed Destination Address Offset" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF" description="Destination Address Signed Offset" />
    </Register>
    <Register start="+0x11F6" size="2" name="TCD15_CITER_ELINKNO" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER" description="Current Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11F6" size="2" name="TCD15_CITER_ELINKYES" access="Read/Write" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER" description="Current Major Iteration Count" />
      <BitField start="9" size="4" name="LINKCH" description="Minor Loop Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enable channel-to-channel linking on minor-loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11F8" size="4" name="TCD15_DLASTSGA" access="Read/Write" description="TCD Last Destination Address Adjustment/Scatter Gather Address" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA" description="DLASTSGA" />
    </Register>
    <Register start="+0x11FC" size="2" name="TCD15_CSR" access="Read/Write" description="TCD Control and Status" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START" description="Channel Start">
        <Enum name="START_0" start="0" description="The channel is not explicitly started." />
        <Enum name="START_1" start="0x1" description="The channel is explicitly started via a software initiated service request." />
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR" description="Enable an interrupt when major iteration count completes.">
        <Enum name="INTMAJOR_0" start="0" description="The end-of-major loop interrupt is disabled." />
        <Enum name="INTMAJOR_1" start="0x1" description="The end-of-major loop interrupt is enabled." />
      </BitField>
      <BitField start="2" size="1" name="INTHALF" description="Enable an interrupt when major counter is half complete.">
        <Enum name="INTHALF_0" start="0" description="The half-point interrupt is disabled." />
        <Enum name="INTHALF_1" start="0x1" description="The half-point interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="DREQ" description="Disable Request">
        <Enum name="DREQ_0" start="0" description="The channel's ERQ bit is not affected." />
        <Enum name="DREQ_1" start="0x1" description="The channel's ERQ bit is cleared when the major loop is complete." />
      </BitField>
      <BitField start="4" size="1" name="ESG" description="Enable Scatter/Gather Processing">
        <Enum name="ESG_0" start="0" description="The current channel's TCD is normal format." />
        <Enum name="ESG_1" start="0x1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution." />
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK" description="Enable channel-to-channel linking on major loop complete">
        <Enum name="MAJORELINK_0" start="0" description="The channel-to-channel linking is disabled." />
        <Enum name="MAJORELINK_1" start="0x1" description="The channel-to-channel linking is enabled." />
      </BitField>
      <BitField start="6" size="1" name="ACTIVE" description="Channel Active" />
      <BitField start="7" size="1" name="DONE" description="Channel Done" />
      <BitField start="8" size="4" name="MAJORLINKCH" description="Major Loop Link Channel Number" />
      <BitField start="14" size="2" name="BWC" description="Bandwidth Control">
        <Enum name="BWC_0" start="0" description="No eDMA engine stalls." />
        <Enum name="BWC_2" start="0x2" description="eDMA engine stalls for 4 cycles after each R/W." />
        <Enum name="BWC_3" start="0x3" description="eDMA engine stalls for 8 cycles after each R/W." />
      </BitField>
    </Register>
    <Register start="+0x11FE" size="2" name="TCD15_BITER_ELINKNO" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER" description="Starting Major Iteration Count" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
    <Register start="+0x11FE" size="2" name="TCD15_BITER_ELINKYES" access="Read/Write" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER" description="Starting major iteration count" />
      <BitField start="9" size="4" name="LINKCH" description="Link Channel Number" />
      <BitField start="15" size="1" name="ELINK" description="Enables channel-to-channel linking on minor loop complete">
        <Enum name="ELINK_0" start="0" description="The channel-to-channel linking is disabled" />
        <Enum name="ELINK_1" start="0x1" description="The channel-to-channel linking is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX" start="0x400EC000" description="DMAMUX">
    <Register start="+0+0" size="4" name="CHCFG[0]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="CHCFG[1]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="CHCFG[2]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="CHCFG[3]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="CHCFG[4]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="CHCFG[5]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="CHCFG[6]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="CHCFG[7]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="CHCFG[8]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="CHCFG[9]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="CHCFG[10]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="CHCFG[11]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="CHCFG[12]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="CHCFG[13]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="CHCFG[14]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="CHCFG[15]" access="Read/Write" description="Channel 0 Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="SOURCE" description="DMA Channel Source (Slot Number)" />
      <BitField start="29" size="1" name="A_ON" description="DMA Channel Always Enable">
        <Enum name="A_ON_0" start="0" description="DMA Channel Always ON function is disabled" />
        <Enum name="A_ON_1" start="0x1" description="DMA Channel Always ON function is enabled" />
      </BitField>
      <BitField start="30" size="1" name="TRIG" description="DMA Channel Trigger Enable">
        <Enum name="TRIG_0" start="0" description="Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)" />
        <Enum name="TRIG_1" start="0x1" description="Triggering is enabled. If triggering is enabled and ENBL is set, the DMA_CH_MUX is in Periodic Trigger mode." />
      </BitField>
      <BitField start="31" size="1" name="ENBL" description="DMA Mux Channel Enable">
        <Enum name="ENBL_0" start="0" description="DMA Mux channel is disabled" />
        <Enum name="ENBL_1" start="0x1" description="DMA Mux channel is enabled" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DCP" start="0x400F0000" description="DCP register reference index">
    <Register start="+0" size="4" name="DCP_CTRL" access="Read/Write" description="DCP control register 0" reset_value="0xF0800000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHANNEL_INTERRUPT_ENABLE" description="Per-channel interrupt enable bit">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="21" size="1" name="ENABLE_CONTEXT_SWITCHING" description="Enable automatic context switching for the channels" />
      <BitField start="22" size="1" name="ENABLE_CONTEXT_CACHING" description="The software must set this bit to enable the caching of contexts between the operations" />
      <BitField start="23" size="1" name="GATHER_RESIDUAL_WRITES" description="The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations" />
      <BitField start="28" size="1" name="PRESENT_SHA" description="Indicates whether the SHA1/SHA2 functions are present.">
        <Enum name="Absent" start="0" description="Absent" />
        <Enum name="Present" start="0x1" description="Present" />
      </BitField>
      <BitField start="29" size="1" name="PRESENT_CRYPTO" description="Indicates whether the crypto (cipher/hash) functions are present.">
        <Enum name="Absent" start="0" description="Absent" />
        <Enum name="Present" start="0x1" description="Present" />
      </BitField>
      <BitField start="30" size="1" name="CLKGATE" description="This bit must be set to zero for a normal operation" />
      <BitField start="31" size="1" name="SFTRST" description="Set this bit to zero to enable a normal DCP operation" />
    </Register>
    <Register start="+0x4" size="4" name="DCP_CTRL_SET" access="Read/Write" description="DCP control register 0" reset_value="0xF0800000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHANNEL_INTERRUPT_ENABLE" description="Per-channel interrupt enable bit">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="21" size="1" name="ENABLE_CONTEXT_SWITCHING" description="Enable automatic context switching for the channels" />
      <BitField start="22" size="1" name="ENABLE_CONTEXT_CACHING" description="The software must set this bit to enable the caching of contexts between the operations" />
      <BitField start="23" size="1" name="GATHER_RESIDUAL_WRITES" description="The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations" />
      <BitField start="28" size="1" name="PRESENT_SHA" description="Indicates whether the SHA1/SHA2 functions are present.">
        <Enum name="Absent" start="0" description="Absent" />
        <Enum name="Present" start="0x1" description="Present" />
      </BitField>
      <BitField start="29" size="1" name="PRESENT_CRYPTO" description="Indicates whether the crypto (cipher/hash) functions are present.">
        <Enum name="Absent" start="0" description="Absent" />
        <Enum name="Present" start="0x1" description="Present" />
      </BitField>
      <BitField start="30" size="1" name="CLKGATE" description="This bit must be set to zero for a normal operation" />
      <BitField start="31" size="1" name="SFTRST" description="Set this bit to zero to enable a normal DCP operation" />
    </Register>
    <Register start="+0x8" size="4" name="DCP_CTRL_CLR" access="Read/Write" description="DCP control register 0" reset_value="0xF0800000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHANNEL_INTERRUPT_ENABLE" description="Per-channel interrupt enable bit">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="21" size="1" name="ENABLE_CONTEXT_SWITCHING" description="Enable automatic context switching for the channels" />
      <BitField start="22" size="1" name="ENABLE_CONTEXT_CACHING" description="The software must set this bit to enable the caching of contexts between the operations" />
      <BitField start="23" size="1" name="GATHER_RESIDUAL_WRITES" description="The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations" />
      <BitField start="28" size="1" name="PRESENT_SHA" description="Indicates whether the SHA1/SHA2 functions are present.">
        <Enum name="Absent" start="0" description="Absent" />
        <Enum name="Present" start="0x1" description="Present" />
      </BitField>
      <BitField start="29" size="1" name="PRESENT_CRYPTO" description="Indicates whether the crypto (cipher/hash) functions are present.">
        <Enum name="Absent" start="0" description="Absent" />
        <Enum name="Present" start="0x1" description="Present" />
      </BitField>
      <BitField start="30" size="1" name="CLKGATE" description="This bit must be set to zero for a normal operation" />
      <BitField start="31" size="1" name="SFTRST" description="Set this bit to zero to enable a normal DCP operation" />
    </Register>
    <Register start="+0xC" size="4" name="DCP_CTRL_TOG" access="Read/Write" description="DCP control register 0" reset_value="0xF0800000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CHANNEL_INTERRUPT_ENABLE" description="Per-channel interrupt enable bit">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="21" size="1" name="ENABLE_CONTEXT_SWITCHING" description="Enable automatic context switching for the channels" />
      <BitField start="22" size="1" name="ENABLE_CONTEXT_CACHING" description="The software must set this bit to enable the caching of contexts between the operations" />
      <BitField start="23" size="1" name="GATHER_RESIDUAL_WRITES" description="The software must set this bit to enable the ragged writes to the unaligned buffers to be gathered between multiple write operations" />
      <BitField start="28" size="1" name="PRESENT_SHA" description="Indicates whether the SHA1/SHA2 functions are present.">
        <Enum name="Absent" start="0" description="Absent" />
        <Enum name="Present" start="0x1" description="Present" />
      </BitField>
      <BitField start="29" size="1" name="PRESENT_CRYPTO" description="Indicates whether the crypto (cipher/hash) functions are present.">
        <Enum name="Absent" start="0" description="Absent" />
        <Enum name="Present" start="0x1" description="Present" />
      </BitField>
      <BitField start="30" size="1" name="CLKGATE" description="This bit must be set to zero for a normal operation" />
      <BitField start="31" size="1" name="SFTRST" description="Set this bit to zero to enable a normal DCP operation" />
    </Register>
    <Register start="+0x10" size="4" name="DCP_STAT" access="Read/Write" description="DCP status register" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="IRQ" description="Indicates which channels have pending interrupt requests" />
      <BitField start="16" size="8" name="READY_CHANNELS" description="Indicates which channels are ready to proceed with a transfer (the active channel is also included)">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="24" size="4" name="CUR_CHANNEL" description="Current (active) channel (encoded)">
        <Enum name="None" start="0" description="None" />
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x3" description="CH2" />
        <Enum name="CH3" start="0x4" description="CH3" />
      </BitField>
      <BitField start="28" size="1" name="OTP_KEY_READY" description="When set, it indicates that the OTP key is shifted from the fuse block and is ready for use." />
    </Register>
    <Register start="+0x14" size="4" name="DCP_STAT_SET" access="Read/Write" description="DCP status register" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="IRQ" description="Indicates which channels have pending interrupt requests" />
      <BitField start="16" size="8" name="READY_CHANNELS" description="Indicates which channels are ready to proceed with a transfer (the active channel is also included)">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="24" size="4" name="CUR_CHANNEL" description="Current (active) channel (encoded)">
        <Enum name="None" start="0" description="None" />
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x3" description="CH2" />
        <Enum name="CH3" start="0x4" description="CH3" />
      </BitField>
      <BitField start="28" size="1" name="OTP_KEY_READY" description="When set, it indicates that the OTP key is shifted from the fuse block and is ready for use." />
    </Register>
    <Register start="+0x18" size="4" name="DCP_STAT_CLR" access="Read/Write" description="DCP status register" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="IRQ" description="Indicates which channels have pending interrupt requests" />
      <BitField start="16" size="8" name="READY_CHANNELS" description="Indicates which channels are ready to proceed with a transfer (the active channel is also included)">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="24" size="4" name="CUR_CHANNEL" description="Current (active) channel (encoded)">
        <Enum name="None" start="0" description="None" />
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x3" description="CH2" />
        <Enum name="CH3" start="0x4" description="CH3" />
      </BitField>
      <BitField start="28" size="1" name="OTP_KEY_READY" description="When set, it indicates that the OTP key is shifted from the fuse block and is ready for use." />
    </Register>
    <Register start="+0x1C" size="4" name="DCP_STAT_TOG" access="Read/Write" description="DCP status register" reset_value="0x10000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="IRQ" description="Indicates which channels have pending interrupt requests" />
      <BitField start="16" size="8" name="READY_CHANNELS" description="Indicates which channels are ready to proceed with a transfer (the active channel is also included)">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="24" size="4" name="CUR_CHANNEL" description="Current (active) channel (encoded)">
        <Enum name="None" start="0" description="None" />
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x3" description="CH2" />
        <Enum name="CH3" start="0x4" description="CH3" />
      </BitField>
      <BitField start="28" size="1" name="OTP_KEY_READY" description="When set, it indicates that the OTP key is shifted from the fuse block and is ready for use." />
    </Register>
    <Register start="+0x20" size="4" name="DCP_CHANNELCTRL" access="Read/Write" description="DCP channel control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ENABLE_CHANNEL" description="Setting a bit in this field enables the DMA channel associated with it">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="8" size="8" name="HIGH_PRIORITY_CHANNEL" description="Setting a bit in this field causes the corresponding channel to have high-priority arbitration">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="16" size="1" name="CH0_IRQ_MERGED" description="Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt" />
    </Register>
    <Register start="+0x24" size="4" name="DCP_CHANNELCTRL_SET" access="Read/Write" description="DCP channel control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ENABLE_CHANNEL" description="Setting a bit in this field enables the DMA channel associated with it">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="8" size="8" name="HIGH_PRIORITY_CHANNEL" description="Setting a bit in this field causes the corresponding channel to have high-priority arbitration">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="16" size="1" name="CH0_IRQ_MERGED" description="Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt" />
    </Register>
    <Register start="+0x28" size="4" name="DCP_CHANNELCTRL_CLR" access="Read/Write" description="DCP channel control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ENABLE_CHANNEL" description="Setting a bit in this field enables the DMA channel associated with it">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="8" size="8" name="HIGH_PRIORITY_CHANNEL" description="Setting a bit in this field causes the corresponding channel to have high-priority arbitration">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="16" size="1" name="CH0_IRQ_MERGED" description="Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt" />
    </Register>
    <Register start="+0x2C" size="4" name="DCP_CHANNELCTRL_TOG" access="Read/Write" description="DCP channel control register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ENABLE_CHANNEL" description="Setting a bit in this field enables the DMA channel associated with it">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="8" size="8" name="HIGH_PRIORITY_CHANNEL" description="Setting a bit in this field causes the corresponding channel to have high-priority arbitration">
        <Enum name="CH0" start="0x1" description="CH0" />
        <Enum name="CH1" start="0x2" description="CH1" />
        <Enum name="CH2" start="0x4" description="CH2" />
        <Enum name="CH3" start="0x8" description="CH3" />
      </BitField>
      <BitField start="16" size="1" name="CH0_IRQ_MERGED" description="Indicates that the interrupt for channel 0 must be merged with the other interrupts on the shared dcp_irq interrupt" />
    </Register>
    <Register start="+0x30" size="4" name="DCP_CAPABILITY0" access="Read/Write" description="DCP capability 0 register" reset_value="0x404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="NUM_KEYS" description="Encoded value indicating the number of key-storage locations implemented in the design" />
      <BitField start="8" size="4" name="NUM_CHANNELS" description="Encoded value indicating the number of channels implemented in the design" />
      <BitField start="29" size="1" name="DISABLE_UNIQUE_KEY" description="Write to a 1 to disable the per-device unique key" />
      <BitField start="31" size="1" name="DISABLE_DECRYPT" description="Write to 1 to disable the decryption" />
    </Register>
    <Register start="+0x40" size="4" name="DCP_CAPABILITY1" access="ReadOnly" description="DCP capability 1 register" reset_value="0x70001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CIPHER_ALGORITHMS" description="One-hot field indicating which cipher algorithms are available">
        <Enum name="AES128" start="0x1" description="AES128" />
      </BitField>
      <BitField start="16" size="16" name="HASH_ALGORITHMS" description="One-hot field indicating which hashing features are implemented in the hardware">
        <Enum name="SHA1" start="0x1" description="SHA1" />
        <Enum name="CRC32" start="0x2" description="CRC32" />
        <Enum name="SHA256" start="0x4" description="SHA256" />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="DCP_CONTEXT" access="Read/Write" description="DCP context buffer pointer" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="Context pointer address" />
    </Register>
    <Register start="+0x60" size="4" name="DCP_KEY" access="Read/Write" description="DCP key index" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SUBWORD" description="Key subword pointer" />
      <BitField start="4" size="2" name="INDEX" description="Key index pointer. The valid indices are 0-[number_keys]." />
    </Register>
    <Register start="+0x70" size="4" name="DCP_KEYDATA" access="Read/Write" description="DCP key data" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Word 0 data for the key. This is the least-significant word." />
    </Register>
    <Register start="+0x80" size="4" name="DCP_PACKET0" access="ReadOnly" description="DCP work packet 0 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="Next pointer register" />
    </Register>
    <Register start="+0x90" size="4" name="DCP_PACKET1" access="ReadOnly" description="DCP work packet 1 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INTERRUPT" description="Reflects whether the channel must issue an interrupt upon the completion of the packet." />
      <BitField start="1" size="1" name="DECR_SEMAPHORE" description="Reflects whether the channel's semaphore must be decremented at the end of the current operation" />
      <BitField start="2" size="1" name="CHAIN" description="Reflects whether the next command pointer register must be loaded into the channel's current descriptor pointer" />
      <BitField start="3" size="1" name="CHAIN_CONTIGUOUS" description="Reflects whether the next packet's address is located following this packet's payload." />
      <BitField start="4" size="1" name="ENABLE_MEMCOPY" description="Reflects whether the selected hashing function should be enabled for this operation." />
      <BitField start="5" size="1" name="ENABLE_CIPHER" description="Reflects whether the selected cipher function must be enabled for this operation." />
      <BitField start="6" size="1" name="ENABLE_HASH" description="Reflects whether the selected hashing function must be enabled for this operation." />
      <BitField start="7" size="1" name="ENABLE_BLIT" description="Reflects whether the DCP must perform a blit operation" />
      <BitField start="8" size="1" name="CIPHER_ENCRYPT" description="When the cipher block is enabled, this bit indicates whether the operation is encryption or decryption">
        <Enum name="DECRYPT" start="0" description="DECRYPT" />
        <Enum name="ENCRYPT" start="0x1" description="ENCRYPT" />
      </BitField>
      <BitField start="9" size="1" name="CIPHER_INIT" description="Reflects whether the cipher block must load the initialization vector from the payload for this operation" />
      <BitField start="10" size="1" name="OTP_KEY" description="Reflects whether a hardware-based key must be used" />
      <BitField start="11" size="1" name="PAYLOAD_KEY" description="When set, it indicates the payload contains the key" />
      <BitField start="12" size="1" name="HASH_INIT" description="Reflects whether the current hashing block is the initial block in the hashing operation, so the hash registers must be initialized before the operation" />
      <BitField start="13" size="1" name="HASH_TERM" description="Reflects whether the current hashing block is the final block in the hashing operation, so the hash padding must be applied by the hardware" />
      <BitField start="14" size="1" name="CHECK_HASH" description="Reflects whether the calculated hash value must be compared to the hash provided in the payload." />
      <BitField start="15" size="1" name="HASH_OUTPUT" description="When the hashing is enabled, this bit controls whether the input or output data is hashed.">
        <Enum name="INPUT" start="0" description="INPUT" />
        <Enum name="OUTPUT" start="0x1" description="OUTPUT" />
      </BitField>
      <BitField start="16" size="1" name="CONSTANT_FILL" description="When this bit is set (MEMCOPY and BLIT modes only), the DCP simply fills the destination buffer with the value found in the source address field" />
      <BitField start="17" size="1" name="TEST_SEMA_IRQ" description="This bit is used to test the channel semaphore transition to 0. FOR TEST USE ONLY!" />
      <BitField start="18" size="1" name="KEY_BYTESWAP" description="Reflects whether the DCP engine swaps the key bytes (big-endian key)." />
      <BitField start="19" size="1" name="KEY_WORDSWAP" description="Reflects whether the DCP engine swaps the key words (big-endian key)." />
      <BitField start="20" size="1" name="INPUT_BYTESWAP" description="Reflects whether the DCP engine byteswaps the input data (big-endian data)." />
      <BitField start="21" size="1" name="INPUT_WORDSWAP" description="Reflects whether the DCP engine wordswaps the input data (big-endian data)." />
      <BitField start="22" size="1" name="OUTPUT_BYTESWAP" description="Reflects whether the DCP engine byteswaps the output data (big-endian data)." />
      <BitField start="23" size="1" name="OUTPUT_WORDSWAP" description="Reflects whether the DCP engine wordswaps the output data (big-endian data)." />
      <BitField start="24" size="8" name="TAG" description="Packet Tag" />
    </Register>
    <Register start="+0xA0" size="4" name="DCP_PACKET2" access="ReadOnly" description="DCP work packet 2 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CIPHER_SELECT" description="Cipher selection field">
        <Enum name="AES128" start="0" description="AES128" />
      </BitField>
      <BitField start="4" size="4" name="CIPHER_MODE" description="Cipher mode selection field. Reflects the mode of operation for the cipher operations.">
        <Enum name="ECB" start="0" description="ECB" />
        <Enum name="CBC" start="0x1" description="CBC" />
      </BitField>
      <BitField start="8" size="8" name="KEY_SELECT" description="Key selection field">
        <Enum name="KEY0" start="0" description="KEY0" />
        <Enum name="KEY1" start="0x1" description="KEY1" />
        <Enum name="KEY2" start="0x2" description="KEY2" />
        <Enum name="KEY3" start="0x3" description="KEY3" />
        <Enum name="UNIQUE_KEY" start="0xFE" description="UNIQUE_KEY" />
        <Enum name="OTP_KEY" start="0xFF" description="OTP_KEY" />
      </BitField>
      <BitField start="16" size="4" name="HASH_SELECT" description="Hash Selection Field">
        <Enum name="SHA1" start="0" description="SHA1" />
        <Enum name="CRC32" start="0x1" description="CRC32" />
        <Enum name="SHA256" start="0x2" description="SHA256" />
      </BitField>
      <BitField start="24" size="8" name="CIPHER_CFG" description="Cipher configuration bits. Optional configuration bits are required for the ciphers." />
    </Register>
    <Register start="+0xB0" size="4" name="DCP_PACKET3" access="ReadOnly" description="DCP work packet 3 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="Source buffer address pointer" />
    </Register>
    <Register start="+0xC0" size="4" name="DCP_PACKET4" access="ReadOnly" description="DCP work packet 4 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="Destination buffer address pointer" />
    </Register>
    <Register start="+0xD0" size="4" name="DCP_PACKET5" access="ReadOnly" description="DCP work packet 5 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COUNT" description="Byte count register. This value is the working value and updates as the operation proceeds." />
    </Register>
    <Register start="+0xE0" size="4" name="DCP_PACKET6" access="ReadOnly" description="DCP work packet 6 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="This regiser reflects the payload pointer for the current control packet." />
    </Register>
    <Register start="+0x100" size="4" name="DCP_CH0CMDPTR" access="Read/Write" description="DCP channel 0 command pointer address register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="Pointer to the descriptor structure to be processed for channel 0." />
    </Register>
    <Register start="+0x110" size="4" name="DCP_CH0SEMA" access="Read/Write" description="DCP channel 0 semaphore register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="INCREMENT" description="The value written to this field is added to the semaphore count in an atomic way such that the simultaneous software adds and DCP hardware substracts happening on the same clock are protected" />
      <BitField start="16" size="8" name="VALUE" description="This read-only field shows the current (instantaneous) value of the semaphore counter." />
    </Register>
    <Register start="+0x120" size="4" name="DCP_CH0STAT" access="Read/Write" description="DCP channel 0 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates the additional error codes for some of the error conditions">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error signalled because the next pointer is 0x00000000" />
        <Enum name="NO_CHAIN" start="0x2" description="Error signalled because the semaphore is non-zero and neither chain bit is set" />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error signalled because an error is reported reading/writing the context buffer" />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error signalled because an error is reported reading/writing the payload" />
        <Enum name="INVALID_MODE" start="0x5" description="Error signalled because the control packet specifies an invalid mode select (for instance, blit + hash)" />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure" />
    </Register>
    <Register start="+0x124" size="4" name="DCP_CH0STAT_SET" access="Read/Write" description="DCP channel 0 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates the additional error codes for some of the error conditions">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error signalled because the next pointer is 0x00000000" />
        <Enum name="NO_CHAIN" start="0x2" description="Error signalled because the semaphore is non-zero and neither chain bit is set" />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error signalled because an error is reported reading/writing the context buffer" />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error signalled because an error is reported reading/writing the payload" />
        <Enum name="INVALID_MODE" start="0x5" description="Error signalled because the control packet specifies an invalid mode select (for instance, blit + hash)" />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure" />
    </Register>
    <Register start="+0x128" size="4" name="DCP_CH0STAT_CLR" access="Read/Write" description="DCP channel 0 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates the additional error codes for some of the error conditions">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error signalled because the next pointer is 0x00000000" />
        <Enum name="NO_CHAIN" start="0x2" description="Error signalled because the semaphore is non-zero and neither chain bit is set" />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error signalled because an error is reported reading/writing the context buffer" />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error signalled because an error is reported reading/writing the payload" />
        <Enum name="INVALID_MODE" start="0x5" description="Error signalled because the control packet specifies an invalid mode select (for instance, blit + hash)" />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure" />
    </Register>
    <Register start="+0x12C" size="4" name="DCP_CH0STAT_TOG" access="Read/Write" description="DCP channel 0 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet payload" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates the additional error codes for some of the error conditions">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error signalled because the next pointer is 0x00000000" />
        <Enum name="NO_CHAIN" start="0x2" description="Error signalled because the semaphore is non-zero and neither chain bit is set" />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error signalled because an error is reported reading/writing the context buffer" />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error signalled because an error is reported reading/writing the payload" />
        <Enum name="INVALID_MODE" start="0x5" description="Error signalled because the control packet specifies an invalid mode select (for instance, blit + hash)" />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure" />
    </Register>
    <Register start="+0x130" size="4" name="DCP_CH0OPTS" access="Read/Write" description="DCP channel 0 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x134" size="4" name="DCP_CH0OPTS_SET" access="Read/Write" description="DCP channel 0 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x138" size="4" name="DCP_CH0OPTS_CLR" access="Read/Write" description="DCP channel 0 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x13C" size="4" name="DCP_CH0OPTS_TOG" access="Read/Write" description="DCP channel 0 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x140" size="4" name="DCP_CH1CMDPTR" access="Read/Write" description="DCP channel 1 command pointer address register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="Pointer to the descriptor structure to be processed for channel 1." />
    </Register>
    <Register start="+0x150" size="4" name="DCP_CH1SEMA" access="Read/Write" description="DCP channel 1 semaphore register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="INCREMENT" description="The value written to this field is added to the semaphore count in an atomic way, such that the simultaneous software adds and the DCP hardware substracts happening on the same clock are protected" />
      <BitField start="16" size="8" name="VALUE" description="This read-only field shows the current (instantaneous) value of the semaphore counter." />
    </Register>
    <Register start="+0x160" size="4" name="DCP_CH1STAT" access="Read/Write" description="DCP channel 1 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates the additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported when reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported when reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x164" size="4" name="DCP_CH1STAT_SET" access="Read/Write" description="DCP channel 1 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates the additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported when reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported when reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x168" size="4" name="DCP_CH1STAT_CLR" access="Read/Write" description="DCP channel 1 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates the additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported when reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported when reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x16C" size="4" name="DCP_CH1STAT_TOG" access="Read/Write" description="DCP channel 1 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates the additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported when reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported when reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x170" size="4" name="DCP_CH1OPTS" access="Read/Write" description="DCP channel 1 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x174" size="4" name="DCP_CH1OPTS_SET" access="Read/Write" description="DCP channel 1 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x178" size="4" name="DCP_CH1OPTS_CLR" access="Read/Write" description="DCP channel 1 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x17C" size="4" name="DCP_CH1OPTS_TOG" access="Read/Write" description="DCP channel 1 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x180" size="4" name="DCP_CH2CMDPTR" access="Read/Write" description="DCP channel 2 command pointer address register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="Pointer to the descriptor structure to be processed for channel 2." />
    </Register>
    <Register start="+0x190" size="4" name="DCP_CH2SEMA" access="Read/Write" description="DCP channel 2 semaphore register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="INCREMENT" description="The value written to this field is added to the semaphore count in an atomic way, such that the simultaneous software adds and DCP hardware substracts happening on the same clock are protected" />
      <BitField start="16" size="8" name="VALUE" description="This read-only field shows the current (instantaneous) value of the semaphore counter." />
    </Register>
    <Register start="+0x1A0" size="4" name="DCP_CH2STAT" access="Read/Write" description="DCP channel 2 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported while reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported while reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for instance, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x1A4" size="4" name="DCP_CH2STAT_SET" access="Read/Write" description="DCP channel 2 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported while reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported while reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for instance, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x1A8" size="4" name="DCP_CH2STAT_CLR" access="Read/Write" description="DCP channel 2 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported while reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported while reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for instance, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x1AC" size="4" name="DCP_CH2STAT_TOG" access="Read/Write" description="DCP channel 2 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload, or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported while reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported while reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for instance, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x1B0" size="4" name="DCP_CH2OPTS" access="Read/Write" description="DCP channel 2 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x1B4" size="4" name="DCP_CH2OPTS_SET" access="Read/Write" description="DCP channel 2 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x1B8" size="4" name="DCP_CH2OPTS_CLR" access="Read/Write" description="DCP channel 2 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x1BC" size="4" name="DCP_CH2OPTS_TOG" access="Read/Write" description="DCP channel 2 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x1C0" size="4" name="DCP_CH3CMDPTR" access="Read/Write" description="DCP channel 3 command pointer address register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDR" description="Pointer to the descriptor structure to be processed for channel 3." />
    </Register>
    <Register start="+0x1D0" size="4" name="DCP_CH3SEMA" access="Read/Write" description="DCP channel 3 semaphore register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="INCREMENT" description="The value written to this field is added to the semaphore count in an atomic way, such that the simultaneous software adds and DCP hardware substracts happening on the same clock are protected" />
      <BitField start="16" size="8" name="VALUE" description="This read-only field shows the current (instantaneous) value of the semaphore counter." />
    </Register>
    <Register start="+0x1E0" size="4" name="DCP_CH3STAT" access="Read/Write" description="DCP channel 3 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported while reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported while reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x1E4" size="4" name="DCP_CH3STAT_SET" access="Read/Write" description="DCP channel 3 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported while reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported while reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x1E8" size="4" name="DCP_CH3STAT_CLR" access="Read/Write" description="DCP channel 3 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported while reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported while reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x1EC" size="4" name="DCP_CH3STAT_TOG" access="Read/Write" description="DCP channel 3 status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="HASH_MISMATCH" description="This bit indicates that a hashing check operation is mismatched for the control packets that enable the HASH_CHECK bit" />
      <BitField start="2" size="1" name="ERROR_SETUP" description="This bit indicates that the hardware detected an invalid programming configuration (such as a buffer length that is not a multiple of the natural data size for the operation)" />
      <BitField start="3" size="1" name="ERROR_PACKET" description="This bit indicates that a bus error occurred when reading the packet or payload or when writing the status back to the packet paylaod" />
      <BitField start="4" size="1" name="ERROR_SRC" description="This bit indicates that a bus error occurred when reading from the source buffer" />
      <BitField start="5" size="1" name="ERROR_DST" description="This bit indicates that a bus error occurred when storing to the destination buffer" />
      <BitField start="6" size="1" name="ERROR_PAGEFAULT" description="This bit indicates that a page fault occurred while converting a virtual address to a physical address" />
      <BitField start="16" size="8" name="ERROR_CODE" description="Indicates additional error codes for some of the error conditions.">
        <Enum name="NEXT_CHAIN_IS_0" start="0x1" description="Error is signalled because the next pointer is 0x00000000." />
        <Enum name="NO_CHAIN" start="0x2" description="Error is signalled because the semaphore is of a non-zero value and neither of the chain bits is set." />
        <Enum name="CONTEXT_ERROR" start="0x3" description="Error is signalled because an error was reported while reading/writing the context buffer." />
        <Enum name="PAYLOAD_ERROR" start="0x4" description="Error is signalled because an error was reported while reading/writing the payload." />
        <Enum name="INVALID_MODE" start="0x5" description="Error is signalled because the control packet specifies an invalid mode select (for example, blit + hash)." />
      </BitField>
      <BitField start="24" size="8" name="TAG" description="Indicates the tag from the last completed packet in the command structure." />
    </Register>
    <Register start="+0x1F0" size="4" name="DCP_CH3OPTS" access="Read/Write" description="DCP channel 3 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x1F4" size="4" name="DCP_CH3OPTS_SET" access="Read/Write" description="DCP channel 3 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x1F8" size="4" name="DCP_CH3OPTS_CLR" access="Read/Write" description="DCP channel 3 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x1FC" size="4" name="DCP_CH3OPTS_TOG" access="Read/Write" description="DCP channel 3 options register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RECOVERY_TIMER" description="This field indicates the recovery time for the channel" />
    </Register>
    <Register start="+0x400" size="4" name="DCP_DBGSELECT" access="Read/Write" description="DCP debug select register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="INDEX" description="Selects a value to read via the debug data register.">
        <Enum name="CONTROL" start="0x1" description="CONTROL" />
        <Enum name="OTPKEY0" start="0x10" description="OTPKEY0" />
        <Enum name="OTPKEY1" start="0x11" description="OTPKEY1" />
        <Enum name="OTPKEY2" start="0x12" description="OTPKEY2" />
        <Enum name="OTPKEY3" start="0x13" description="OTPKEY3" />
      </BitField>
    </Register>
    <Register start="+0x410" size="4" name="DCP_DBGDATA" access="ReadOnly" description="DCP debug data register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Debug data" />
    </Register>
    <Register start="+0x420" size="4" name="DCP_PAGETABLE" access="Read/Write" description="DCP page table register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="Page table enable control" />
      <BitField start="1" size="1" name="FLUSH" description="Page table flush control. To flush the TLB, write this bit to 1 and then back to 0." />
      <BitField start="2" size="30" name="BASE" description="Page table base address" />
    </Register>
    <Register start="+0x430" size="4" name="DCP_VERSION" access="ReadOnly" description="DCP version register" reset_value="0x2010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="STEP" description="Fixed read-only value reflecting the stepping of the version of the design implementation." />
      <BitField start="16" size="8" name="MINOR" description="Fixed read-only value reflecting the MINOR version of the design implementation." />
      <BitField start="24" size="8" name="MAJOR" description="Fixed read-only value reflecting the MAJOR version of the design implementation." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPC" start="0x400F4000" description="GPC">
    <Register start="+0" size="4" name="GPC_CNTR" access="Read/Write" description="GPC Interface control register" reset_value="0x520000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="MEGA_PDN_REQ" description="MEGA domain power down request">
        <Enum name="MEGA_PDN_REQ_0" start="0" description="No Request" />
        <Enum name="MEGA_PDN_REQ_1" start="0x1" description="Request power down sequence" />
      </BitField>
      <BitField start="3" size="1" name="MEGA_PUP_REQ" description="MEGA domain power up request">
        <Enum name="MEGA_PUP_REQ_0" start="0" description="No Request" />
        <Enum name="MEGA_PUP_REQ_1" start="0x1" description="Request power up sequence" />
      </BitField>
      <BitField start="22" size="1" name="PDRAM0_PGE" description="FlexRAM PDRAM0 Power Gate Enable">
        <Enum name="PDRAM0_PGE_0" start="0" description="FlexRAM PDRAM0 domain will keep power even if the CPU core is powered down." />
        <Enum name="PDRAM0_PGE_1" start="0x1" description="FlexRAM PDRAM0 domain will be powered down when the CPU core is powered down.." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPC_IMR1" access="Read/Write" description="IRQ masking register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IMR1" description="IRQ[31:0] masking bits: 1-irq masked, 0-irq is not masked" />
    </Register>
    <Register start="+0xC" size="4" name="GPC_IMR2" access="Read/Write" description="IRQ masking register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IMR2" description="IRQ[63:32] masking bits: 1-irq masked, 0-irq is not masked" />
    </Register>
    <Register start="+0x10" size="4" name="GPC_IMR3" access="Read/Write" description="IRQ masking register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IMR3" description="IRQ[95:64] masking bits: 1-irq masked, 0-irq is not masked" />
    </Register>
    <Register start="+0x14" size="4" name="GPC_IMR4" access="Read/Write" description="IRQ masking register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IMR4" description="IRQ[127:96] masking bits: 1-irq masked, 0-irq is not masked" />
    </Register>
    <Register start="+0x18" size="4" name="GPC_ISR1" access="ReadOnly" description="IRQ status resister 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISR1" description="IRQ[31:0] status, read only" />
    </Register>
    <Register start="+0x1C" size="4" name="GPC_ISR2" access="ReadOnly" description="IRQ status resister 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISR2" description="IRQ[63:32] status, read only" />
    </Register>
    <Register start="+0x20" size="4" name="GPC_ISR3" access="ReadOnly" description="IRQ status resister 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISR3" description="IRQ[95:64] status, read only" />
    </Register>
    <Register start="+0x24" size="4" name="GPC_ISR4" access="ReadOnly" description="IRQ status resister 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISR4" description="IRQ[127:96] status, read only" />
    </Register>
    <Register start="+0x34" size="4" name="GPC_IMR5" access="Read/Write" description="IRQ masking register 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IMR5" description="IRQ[159:128] masking bits: 1-irq masked, 0-irq is not masked" />
    </Register>
    <Register start="+0x38" size="4" name="GPC_ISR5" access="ReadOnly" description="IRQ status resister 5" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISR4" description="IRQ[159:128] status, read only" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PGC" start="0x400F4000" description="PGC">
    <Register start="+0x220" size="4" name="PGC_MEGA_CTRL" access="Read/Write" description="PGC Mega Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PCR" description="Power Control PCR must not change from power-down request (pdn_req) assertion until the target subsystem is completely powered up">
        <Enum name="PCR_0" start="0" description="Do not switch off power even if pdn_req is asserted." />
        <Enum name="PCR_1" start="0x1" description="Switch off power when pdn_req is asserted." />
      </BitField>
    </Register>
    <Register start="+0x224" size="4" name="PGC_MEGA_PUPSCR" access="Read/Write" description="PGC Mega Power Up Sequence Control Register" reset_value="0xF01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SW" description="After a power-up request (pup_req assertion), the PGC waits a number of IPG clocks equal to the value of SW before asserting power toggle on/off signal (switch_b)" />
      <BitField start="8" size="6" name="SW2ISO" description="After asserting power toggle on/off signal (switch_b), the PGC waits a number of IPG clocks equal to the value of SW2ISO before negating isolation" />
    </Register>
    <Register start="+0x228" size="4" name="PGC_MEGA_PDNSCR" access="Read/Write" description="PGC Mega Pull Down Sequence Control Register" reset_value="0x101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="ISO" description="After a power-down request (pdn_req assertion), the PGC waits a number of IPG clocks equal to the value of ISO before asserting isolation" />
      <BitField start="8" size="6" name="ISO2SW" description="After asserting isolation, the PGC waits a number of IPG clocks equal to the value of ISO2SW before negating power toggle on/off signal (switch_b)" />
    </Register>
    <Register start="+0x22C" size="4" name="PGC_MEGA_SR" access="Read/Write" description="PGC Mega Power Gating Controller Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PSR" description="Power status">
        <Enum name="PSR_0" start="0" description="The target subsystem was not powered down for the previous power-down request." />
        <Enum name="PSR_1" start="0x1" description="The target subsystem was powered down for the previous power-down request." />
      </BitField>
    </Register>
    <Register start="+0x2A0" size="4" name="PGC_CPU_CTRL" access="Read/Write" description="PGC CPU Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PCR" description="Power Control PCR must not change from power-down request (pdn_req) assertion until the target subsystem is completely powered up">
        <Enum name="PCR_0" start="0" description="Do not switch off power even if pdn_req is asserted." />
        <Enum name="PCR_1" start="0x1" description="Switch off power when pdn_req is asserted." />
      </BitField>
    </Register>
    <Register start="+0x2A4" size="4" name="PGC_CPU_PUPSCR" access="Read/Write" description="PGC CPU Power Up Sequence Control Register" reset_value="0xF01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SW" description="There are two different silicon revisions: 1" />
      <BitField start="8" size="6" name="SW2ISO" description="There are two different silicon revisions: 1" />
    </Register>
    <Register start="+0x2A8" size="4" name="PGC_CPU_PDNSCR" access="Read/Write" description="PGC CPU Pull Down Sequence Control Register" reset_value="0x101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="ISO" description="After a power-down request (pdn_req assertion), the PGC waits a number of 32k clocks equal to the value of ISO before asserting isolation" />
      <BitField start="8" size="6" name="ISO2SW" description="After asserting isolation, the PGC waits a number of 32k clocks equal to the value of ISO2SW before negating" />
    </Register>
    <Register start="+0x2AC" size="4" name="PGC_CPU_SR" access="Read/Write" description="PGC CPU Power Gating Controller Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PSR" description="Power status">
        <Enum name="PSR_0" start="0" description="The target subsystem was not powered down for the previous power-down request." />
        <Enum name="PSR_1" start="0x1" description="The target subsystem was powered down for the previous power-down request." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SRC" start="0x400F8000" description="SRC">
    <Register start="+0" size="4" name="SRC_SCR" access="Read/Write" description="SRC Control Register" reset_value="0xA0480520" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="lockup_rst" description="lockup reset enable bit">
        <Enum name="lockup_rst_0" start="0" description="disabled" />
        <Enum name="lockup_rst_1" start="0x1" description="enabled" />
      </BitField>
      <BitField start="7" size="4" name="mask_wdog_rst" description="Mask wdog_rst_b source">
        <Enum name="mask_wdog_rst_5" start="0x5" description="wdog_rst_b is masked" />
        <Enum name="mask_wdog_rst_10" start="0xA" description="wdog_rst_b is not masked (default)" />
      </BitField>
      <BitField start="13" size="1" name="core0_rst" description="Software reset for core0 only">
        <Enum name="core0_rst_0" start="0" description="do not assert core0 reset" />
        <Enum name="core0_rst_1" start="0x1" description="assert core0 reset" />
      </BitField>
      <BitField start="17" size="1" name="core0_dbg_rst" description="Software reset for core0 debug only">
        <Enum name="core0_dbg_rst_0" start="0" description="do not assert core0 debug reset" />
        <Enum name="core0_dbg_rst_1" start="0x1" description="assert core0 debug reset" />
      </BitField>
      <BitField start="25" size="1" name="dbg_rst_msk_pg" description="Do not assert debug resets after power gating event of core">
        <Enum name="dbg_rst_msk_pg_0" start="0" description="do not mask core debug resets (debug resets will be asserted after power gating event)" />
        <Enum name="dbg_rst_msk_pg_1" start="0x1" description="mask core debug resets (debug resets won't be asserted after power gating event)" />
      </BitField>
      <BitField start="28" size="4" name="mask_wdog3_rst" description="Mask wdog3_rst_b source">
        <Enum name="mask_wdog3_rst_5" start="0x5" description="wdog3_rst_b is masked" />
        <Enum name="mask_wdog3_rst_10" start="0xA" description="wdog3_rst_b is not masked" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="SRC_SBMR1" access="ReadOnly" description="SRC Boot Mode Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BOOT_CFG1" description="Refer to fusemap." />
      <BitField start="8" size="8" name="BOOT_CFG2" description="Refer to fusemap." />
      <BitField start="16" size="8" name="BOOT_CFG3" description="Refer to fusemap." />
      <BitField start="24" size="8" name="BOOT_CFG4" description="Refer to fusemap." />
    </Register>
    <Register start="+0x8" size="4" name="SRC_SRSR" access="Read/Write" description="SRC Reset Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ipp_reset_b" description="Indicates whether reset was the result of ipp_reset_b pin (Power-up sequence)">
        <Enum name="ipp_reset_b_0" start="0" description="Reset is not a result of ipp_reset_b pin." />
        <Enum name="ipp_reset_b_1" start="0x1" description="Reset is a result of ipp_reset_b pin." />
      </BitField>
      <BitField start="1" size="1" name="lockup" description="Indicates a reset has been caused by CPU lockup.">
        <Enum name="lockup_0" start="0" description="Reset is not a result of the mentioned case." />
        <Enum name="lockup_1" start="0x1" description="Reset is a result of the mentioned case." />
      </BitField>
      <BitField start="2" size="1" name="csu_reset_b" description="Indicates whether the reset was the result of the csu_reset_b input.">
        <Enum name="csu_reset_b_0" start="0" description="Reset is not a result of the csu_reset_b event." />
        <Enum name="csu_reset_b_1" start="0x1" description="Reset is a result of the csu_reset_b event." />
      </BitField>
      <BitField start="3" size="1" name="ipp_user_reset_b" description="Indicates whether the reset was the result of the ipp_user_reset_b qualified reset.">
        <Enum name="ipp_user_reset_b_0" start="0" description="Reset is not a result of the ipp_user_reset_b qualified as COLD reset event." />
        <Enum name="ipp_user_reset_b_1" start="0x1" description="Reset is a result of the ipp_user_reset_b qualified as COLD reset event." />
      </BitField>
      <BitField start="4" size="1" name="wdog_rst_b" description="IC Watchdog Time-out reset">
        <Enum name="wdog_rst_b_0" start="0" description="Reset is not a result of the watchdog time-out event." />
        <Enum name="wdog_rst_b_1" start="0x1" description="Reset is a result of the watchdog time-out event." />
      </BitField>
      <BitField start="5" size="1" name="jtag_rst_b" description="HIGH - Z JTAG reset. Indicates whether the reset was the result of HIGH-Z reset from JTAG.">
        <Enum name="jtag_rst_b_0" start="0" description="Reset is not a result of HIGH-Z reset from JTAG." />
        <Enum name="jtag_rst_b_1" start="0x1" description="Reset is a result of HIGH-Z reset from JTAG." />
      </BitField>
      <BitField start="6" size="1" name="jtag_sw_rst" description="JTAG software reset">
        <Enum name="jtag_sw_rst_0" start="0" description="Reset is not a result of the mentioned case." />
        <Enum name="jtag_sw_rst_1" start="0x1" description="Reset is not a result of the mentioned case." />
      </BitField>
      <BitField start="7" size="1" name="wdog3_rst_b" description="IC Watchdog3 Time-out reset">
        <Enum name="wdog3_rst_b_0" start="0" description="Reset is not a result of the watchdog3 time-out event." />
        <Enum name="wdog3_rst_b_1" start="0x1" description="Reset is a result of the watchdog3 time-out event." />
      </BitField>
      <BitField start="8" size="1" name="tempsense_rst_b" description="Temper Sensor software reset">
        <Enum name="tempsense_rst_b_0" start="0" description="Reset is not a result of software reset from Temperature Sensor." />
        <Enum name="tempsense_rst_b_1" start="0x1" description="Reset is a result of software reset from Temperature Sensor." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="SRC_SBMR2" access="ReadOnly" description="SRC Boot Mode Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SEC_CONFIG" description="SECONFIG[1] shows the state of the SECONFIG[1] fuse" />
      <BitField start="3" size="1" name="DIR_BT_DIS" description="DIR_BT_DIS shows the state of the DIR_BT_DIS fuse" />
      <BitField start="4" size="1" name="BT_FUSE_SEL" description="BT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the state of the BT_FUSE_SEL fuse" />
      <BitField start="24" size="2" name="BMOD" description="BMOD[1:0] shows the latched state of the BOOT_MODE1 and BOOT_MODE0 signals on the rising edge of POR_B" />
    </Register>
    <Register start="+0x20" size="4" name="SRC_GPR1" access="Read/Write" description="SRC General Purpose Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PERSISTENT_ENTRY0" description="Holds entry function for core0 for waking-up from low power mode" />
    </Register>
    <Register start="+0x24" size="4" name="SRC_GPR2" access="Read/Write" description="SRC General Purpose Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PERSISTENT_ARG0" description="Holds argument of entry function for core0 for waking-up from low power mode" />
    </Register>
    <Register start="+0x28" size="4" name="SRC_GPR3" access="Read/Write" description="SRC General Purpose Register 3" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x2C" size="4" name="SRC_GPR4" access="Read/Write" description="SRC General Purpose Register 4" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x30" size="4" name="SRC_GPR5" access="Read/Write" description="SRC General Purpose Register 5" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x34" size="4" name="SRC_GPR6" access="Read/Write" description="SRC General Purpose Register 6" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x38" size="4" name="SRC_GPR7" access="Read/Write" description="SRC General Purpose Register 7" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x3C" size="4" name="SRC_GPR8" access="Read/Write" description="SRC General Purpose Register 8" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x40" size="4" name="SRC_GPR9" access="ReadOnly" description="SRC General Purpose Register 9" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0x44" size="4" name="SRC_GPR10" access="Read/Write" description="SRC General Purpose Register 10" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="26" size="2" name="PERSIST_REDUNDANT_BOOT" description="This field identifies which image must be used - 0/1/2/3" />
      <BitField start="30" size="1" name="PERSIST_SECONDARY_BOOT" description="This bit identifies which image must be used - primary and secondary" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CCM" start="0x400FC000" description="CCM">
    <Register start="+0" size="4" name="CCM_CCR" access="Read/Write" description="CCM Control Register" reset_value="0x401107F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OSCNT" description="Oscillator ready counter value. These bits define value of 32KHz counter, that serve as counter for oscillator lock time (count to n+1 ckil's). This is used for oscillator lock time. Current estimation is ~5ms. This counter will be used in ignition sequence and in wake from stop sequence if sbyos bit was defined, to notify that on chip oscillator output is ready for the dpll_ip to use and only then the gate in dpll_ip can be opened." />
      <BitField start="12" size="1" name="COSC_EN" description="On chip oscillator enable bit - this bit value is reflected on the output cosc_en">
        <Enum name="COSC_EN_0" start="0" description="disable on chip oscillator" />
        <Enum name="COSC_EN_1" start="0x1" description="enable on chip oscillator" />
      </BitField>
      <BitField start="21" size="6" name="REG_BYPASS_COUNT" description="Counter for analog_reg_bypass signal assertion after standby voltage request by PMIC_STBY_REQ">
        <Enum name="REG_BYPASS_COUNT_0" start="0" description="no delay" />
        <Enum name="REG_BYPASS_COUNT_1" start="0x1" description="1 CKIL clock period delay" />
        <Enum name="REG_BYPASS_COUNT_63" start="0x3F" description="63 CKIL clock periods delay" />
      </BitField>
      <BitField start="27" size="1" name="RBC_EN" description="Enable for REG_BYPASS_COUNTER">
        <Enum name="RBC_EN_0" start="0" description="REG_BYPASS_COUNTER disabled" />
        <Enum name="RBC_EN_1" start="0x1" description="REG_BYPASS_COUNTER enabled." />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CCM_CSR" access="ReadOnly" description="CCM Status Register" reset_value="0x10" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="REF_EN_B" description="Status of the value of CCM_REF_EN_B output of ccm">
        <Enum name="REF_EN_B_0" start="0" description="value of CCM_REF_EN_B is '0'" />
        <Enum name="REF_EN_B_1" start="0x1" description="value of CCM_REF_EN_B is '1'" />
      </BitField>
      <BitField start="3" size="1" name="CAMP2_READY" description="Status indication of CAMP2.">
        <Enum name="CAMP2_READY_0" start="0" description="CAMP2 is not ready." />
        <Enum name="CAMP2_READY_1" start="0x1" description="CAMP2 is ready." />
      </BitField>
      <BitField start="5" size="1" name="COSC_READY" description="Status indication of on board oscillator">
        <Enum name="COSC_READY_0" start="0" description="on board oscillator is not ready." />
        <Enum name="COSC_READY_1" start="0x1" description="on board oscillator is ready." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="CCM_CCSR" access="Read/Write" description="CCM Clock Switcher Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLL3_SW_CLK_SEL" description="Selects source to generate pll3_sw_clk. This bit should only be used for testing purposes.">
        <Enum name="PLL3_SW_CLK_SEL_0" start="0" description="pll3_main_clk" />
        <Enum name="PLL3_SW_CLK_SEL_1" start="0x1" description="pll3 bypass clock" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="CCM_CBCDR" access="Read/Write" description="CCM Bus Clock Divider Register" reset_value="0x28000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="2" name="IPG_PODF" description="Divider for ipg podf.">
        <Enum name="IPG_PODF_0" start="0" description="divide by 1" />
        <Enum name="IPG_PODF_1" start="0x1" description="divide by 2" />
        <Enum name="IPG_PODF_2" start="0x2" description="divide by 3" />
        <Enum name="IPG_PODF_3" start="0x3" description="divide by 4" />
      </BitField>
      <BitField start="10" size="3" name="AHB_PODF" description="Divider for AHB PODF">
        <Enum name="AHB_PODF_0" start="0" description="divide by 1" />
        <Enum name="AHB_PODF_1" start="0x1" description="divide by 2" />
        <Enum name="AHB_PODF_2" start="0x2" description="divide by 3" />
        <Enum name="AHB_PODF_3" start="0x3" description="divide by 4" />
        <Enum name="AHB_PODF_4" start="0x4" description="divide by 5" />
        <Enum name="AHB_PODF_5" start="0x5" description="divide by 6" />
        <Enum name="AHB_PODF_6" start="0x6" description="divide by 7" />
        <Enum name="AHB_PODF_7" start="0x7" description="divide by 8" />
      </BitField>
      <BitField start="25" size="1" name="PERIPH_CLK_SEL" description="Selector for peripheral main clock">
        <Enum name="PERIPH_CLK_SEL_0" start="0" description="derive clock selected by CCM_CBCMR[CORE_CLK_PRE_SEL]" />
        <Enum name="PERIPH_CLK_SEL_1" start="0x1" description="derive clock selected by CCM_CBCMR[PERIPH_CLK2_SEL]" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CCM_CBCMR" access="Read/Write" description="CCM Bus Clock Multiplexer Register" reset_value="0xC088020" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="LPSPI_CLK_SEL" description="Selector for lpspi clock multiplexer">
        <Enum name="LPSPI_CLK_SEL_0" start="0" description="derive clock from PLL3 PFD1 clk" />
        <Enum name="LPSPI_CLK_SEL_1" start="0x1" description="derive clock from PLL3 PFD0" />
        <Enum name="LPSPI_CLK_SEL_2" start="0x2" description="derive clock from PLL2" />
        <Enum name="LPSPI_CLK_SEL_3" start="0x3" description="derive clock from PLL2 PFD2" />
      </BitField>
      <BitField start="12" size="2" name="PERIPH_CLK2_SEL" description="Selector for peripheral clk2 clock multiplexer">
        <Enum name="PERIPH_CLK2_SEL_0" start="0" description="derive clock from pll3_sw_clk" />
        <Enum name="PERIPH_CLK2_SEL_1" start="0x1" description="derive clock from osc_clk" />
        <Enum name="PERIPH_CLK2_SEL_2" start="0x2" description="derive clock from pll2_bypass_clk" />
      </BitField>
      <BitField start="14" size="2" name="TRACE_CLK_SEL" description="Selector for Trace clock multiplexer">
        <Enum name="TRACE_CLK_SEL_0" start="0" description="derive clock from PLL2" />
        <Enum name="TRACE_CLK_SEL_1" start="0x1" description="derive clock from PLL2 PFD2" />
        <Enum name="TRACE_CLK_SEL_2" start="0x2" description="derive clock from PLL2 PFD0" />
        <Enum name="TRACE_CLK_SEL_3" start="0x3" description="derive clock from PLL2 PFD1" />
      </BitField>
      <BitField start="18" size="2" name="PRE_PERIPH_CLK_SEL" description="Selector for pre_periph clock multiplexer">
        <Enum name="PRE_PERIPH_CLK_SEL_0" start="0" description="derive clock from PLL2" />
        <Enum name="PRE_PERIPH_CLK_SEL_1" start="0x1" description="derive clock from PLL3 PFD3" />
        <Enum name="PRE_PERIPH_CLK_SEL_2" start="0x2" description="derive clock from PLL2 PFD3" />
        <Enum name="PRE_PERIPH_CLK_SEL_3" start="0x3" description="derive clock from PLL6" />
      </BitField>
      <BitField start="26" size="4" name="LPSPI_PODF" description="Divider for LPSPI. Divider should be updated when output clock is gated.">
        <Enum name="LPSPI_PODF_0" start="0" description="divide by 1" />
        <Enum name="LPSPI_PODF_1" start="0x1" description="divide by 2" />
        <Enum name="LPSPI_PODF_2" start="0x2" description="divide by 3" />
        <Enum name="LPSPI_PODF_3" start="0x3" description="divide by 4" />
        <Enum name="LPSPI_PODF_4" start="0x4" description="divide by 5" />
        <Enum name="LPSPI_PODF_5" start="0x5" description="divide by 6" />
        <Enum name="LPSPI_PODF_6" start="0x6" description="divide by 7" />
        <Enum name="LPSPI_PODF_7" start="0x7" description="divide by 8" />
        <Enum name="LPSPI_PODF_8" start="0x8" description="divide by 9" />
        <Enum name="LPSPI_PODF_9" start="0x9" description="divide by 10" />
        <Enum name="LPSPI_PODF_10" start="0xA" description="divide by 11" />
        <Enum name="LPSPI_PODF_11" start="0xB" description="divide by 12" />
        <Enum name="LPSPI_PODF_12" start="0xC" description="divide by 13" />
        <Enum name="LPSPI_PODF_13" start="0xD" description="divide by 14" />
        <Enum name="LPSPI_PODF_14" start="0xE" description="divide by 15" />
        <Enum name="LPSPI_PODF_15" start="0xF" description="divide by 16" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="CCM_CSCMR1" access="Read/Write" description="CCM Serial Clock Multiplexer Register 1" reset_value="0x80FC00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="PERCLK_PODF" description="Divider for perclk podf.">
        <Enum name="DIVIDE_1" start="0" description="Divide by 1" />
        <Enum name="DIVIDE_2" start="0x1" description="Divide by 2" />
        <Enum name="DIVIDE_3" start="0x2" description="Divide by 3" />
        <Enum name="DIVIDE_4" start="0x3" description="Divide by 4" />
        <Enum name="DIVIDE_5" start="0x4" description="Divide by 5" />
        <Enum name="DIVIDE_6" start="0x5" description="Divide by 6" />
        <Enum name="DIVIDE_7" start="0x6" description="Divide by 7" />
        <Enum name="DIVIDE_8" start="0x7" description="Divide by 8" />
        <Enum name="DIVIDE_9" start="0x8" description="Divide by 9" />
        <Enum name="DIVIDE_10" start="0x9" description="Divide by 10" />
        <Enum name="DIVIDE_11" start="0xA" description="Divide by 11" />
        <Enum name="DIVIDE_12" start="0xB" description="Divide by 12" />
        <Enum name="DIVIDE_13" start="0xC" description="Divide by 13" />
        <Enum name="DIVIDE_14" start="0xD" description="Divide by 14" />
        <Enum name="DIVIDE_15" start="0xE" description="Divide by 15" />
        <Enum name="DIVIDE_16" start="0xF" description="Divide by 16" />
        <Enum name="DIVIDE_17" start="0x10" description="Divide by 17" />
        <Enum name="DIVIDE_18" start="0x11" description="Divide by 18" />
        <Enum name="DIVIDE_19" start="0x12" description="Divide by 19" />
        <Enum name="DIVIDE_20" start="0x13" description="Divide by 20" />
        <Enum name="DIVIDE_21" start="0x14" description="Divide by 21" />
        <Enum name="DIVIDE_22" start="0x15" description="Divide by 22" />
        <Enum name="DIVIDE_23" start="0x16" description="Divide by 23" />
        <Enum name="DIVIDE_24" start="0x17" description="Divide by 24" />
        <Enum name="DIVIDE_25" start="0x18" description="Divide by 25" />
        <Enum name="DIVIDE_26" start="0x19" description="Divide by 26" />
        <Enum name="DIVIDE_27" start="0x1A" description="Divide by 27" />
        <Enum name="DIVIDE_28" start="0x1B" description="Divide by 28" />
        <Enum name="DIVIDE_29" start="0x1C" description="Divide by 29" />
        <Enum name="DIVIDE_30" start="0x1D" description="Divide by 30" />
        <Enum name="DIVIDE_31" start="0x1E" description="Divide by 31" />
        <Enum name="DIVIDE_32" start="0x1F" description="Divide by 32" />
        <Enum name="DIVIDE_33" start="0x20" description="Divide by 33" />
        <Enum name="DIVIDE_34" start="0x21" description="Divide by 34" />
        <Enum name="DIVIDE_35" start="0x22" description="Divide by 35" />
        <Enum name="DIVIDE_36" start="0x23" description="Divide by 36" />
        <Enum name="DIVIDE_37" start="0x24" description="Divide by 37" />
        <Enum name="DIVIDE_38" start="0x25" description="Divide by 38" />
        <Enum name="DIVIDE_39" start="0x26" description="Divide by 39" />
        <Enum name="DIVIDE_40" start="0x27" description="Divide by 40" />
        <Enum name="DIVIDE_41" start="0x28" description="Divide by 41" />
        <Enum name="DIVIDE_42" start="0x29" description="Divide by 42" />
        <Enum name="DIVIDE_43" start="0x2A" description="Divide by 43" />
        <Enum name="DIVIDE_44" start="0x2B" description="Divide by 44" />
        <Enum name="DIVIDE_45" start="0x2C" description="Divide by 45" />
        <Enum name="DIVIDE_46" start="0x2D" description="Divide by 46" />
        <Enum name="DIVIDE_47" start="0x2E" description="Divide by 47" />
        <Enum name="DIVIDE_48" start="0x2F" description="Divide by 48" />
        <Enum name="DIVIDE_49" start="0x30" description="Divide by 49" />
        <Enum name="DIVIDE_50" start="0x31" description="Divide by 50" />
        <Enum name="DIVIDE_51" start="0x32" description="Divide by 51" />
        <Enum name="DIVIDE_52" start="0x33" description="Divide by 52" />
        <Enum name="DIVIDE_53" start="0x34" description="Divide by 53" />
        <Enum name="DIVIDE_54" start="0x35" description="Divide by 54" />
        <Enum name="DIVIDE_55" start="0x36" description="Divide by 55" />
        <Enum name="DIVIDE_56" start="0x37" description="Divide by 56" />
        <Enum name="DIVIDE_57" start="0x38" description="Divide by 57" />
        <Enum name="DIVIDE_58" start="0x39" description="Divide by 58" />
        <Enum name="DIVIDE_59" start="0x3A" description="Divide by 59" />
        <Enum name="DIVIDE_60" start="0x3B" description="Divide by 60" />
        <Enum name="DIVIDE_61" start="0x3C" description="Divide by 61" />
        <Enum name="DIVIDE_62" start="0x3D" description="Divide by 62" />
        <Enum name="DIVIDE_63" start="0x3E" description="Divide by 63" />
        <Enum name="DIVIDE_64" start="0x3F" description="Divide by 64" />
      </BitField>
      <BitField start="6" size="1" name="PERCLK_CLK_SEL" description="Selector for the perclk clock multiplexor">
        <Enum name="PERCLK_CLK_SEL_0" start="0" description="derive clock from ipg clk root" />
        <Enum name="PERCLK_CLK_SEL_1" start="0x1" description="derive clock from osc_clk" />
      </BitField>
      <BitField start="10" size="2" name="SAI1_CLK_SEL" description="Selector for sai1 clock multiplexer">
        <Enum name="SAI1_CLK_SEL_0" start="0" description="derive clock from PLL3 PFD2" />
        <Enum name="SAI1_CLK_SEL_1" start="0x1" description="derive from pll3_sw_clk" />
        <Enum name="SAI1_CLK_SEL_2" start="0x2" description="derive clock from PLL4" />
      </BitField>
      <BitField start="14" size="2" name="SAI3_CLK_SEL" description="Selector for sai3 clock multiplexer">
        <Enum name="SAI3_CLK_SEL_0" start="0" description="derive clock from PLL3 PFD2" />
        <Enum name="SAI3_CLK_SEL_1" start="0x1" description="derive from pll3_sw_clk" />
        <Enum name="SAI3_CLK_SEL_2" start="0x2" description="derive clock from PLL4" />
      </BitField>
      <BitField start="23" size="3" name="FLEXSPI_PODF" description="Divider for flexspi clock root.">
        <Enum name="FLEXSPI_PODF_0" start="0" description="divide by 1" />
        <Enum name="FLEXSPI_PODF_1" start="0x1" description="divide by 2" />
        <Enum name="FLEXSPI_PODF_2" start="0x2" description="divide by 3" />
        <Enum name="FLEXSPI_PODF_3" start="0x3" description="divide by 4" />
        <Enum name="FLEXSPI_PODF_4" start="0x4" description="divide by 5" />
        <Enum name="FLEXSPI_PODF_5" start="0x5" description="divide by 6" />
        <Enum name="FLEXSPI_PODF_6" start="0x6" description="divide by 7" />
        <Enum name="FLEXSPI_PODF_7" start="0x7" description="divide by 8" />
      </BitField>
      <BitField start="29" size="2" name="FLEXSPI_CLK_SEL" description="Selector for flexspi clock multiplexer">
        <Enum name="FLEXSPI_CLK_SEL_0" start="0" description="derive clock from PLL2" />
        <Enum name="FLEXSPI_CLK_SEL_1" start="0x1" description="derive clock from pll3_sw_clk" />
        <Enum name="FLEXSPI_CLK_SEL_2" start="0x2" description="derive clock from PLL2 PFD2" />
        <Enum name="FLEXSPI_CLK_SEL_3" start="0x3" description="derive clock from PLL3 PFD0" />
      </BitField>
      <BitField start="31" size="1" name="FLEXSPI_CLK_SRC" description="Select for source of flexspi_clk_root">
        <Enum name="FLEXSPI_CLK_SRC_0" start="0" description="derive clock selected by CCM_CSCMR1[FLEXSPI_CLK_SEL]" />
        <Enum name="FLEXSPI_CLK_SRC_1" start="0x1" description="derive clock selected by CCM_CBCMR[PERIPH_CLK2_ SEL]" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CCM_CSCMR2" access="Read/Write" description="CCM Serial Clock Multiplexer Register 2" reset_value="0x180000" reset_mask="0xFFFFFFFF">
      <BitField start="19" size="2" name="FLEXIO1_CLK_SEL" description="Selector for flexio1 clock multiplexer">
        <Enum name="FLEXIO1_CLK_SEL_0" start="0" description="derive clock from PLL4 divided clock" />
        <Enum name="FLEXIO1_CLK_SEL_1" start="0x1" description="derive clock from PLL3 PFD2 clock" />
        <Enum name="FLEXIO1_CLK_SEL_2" start="0x2" description="derive from PLL2" />
        <Enum name="FLEXIO1_CLK_SEL_3" start="0x3" description="derive clock from pll3_sw_clk" />
      </BitField>
      <BitField start="27" size="4" name="ADC_ACLK_PODF" description="Divider for ADC alt_clk, as the list below (other values reserved).">
        <Enum name="ADC_ACLK_PODF_7" start="0x7" description="pll3_sw_clk / 8" />
        <Enum name="ADC_ACLK_PODF_11" start="0xB" description="pll3_sw_clk / 12" />
        <Enum name="ADC_ACLK_PODF_15" start="0xF" description="pll3_sw_clk / 16" />
      </BitField>
      <BitField start="31" size="1" name="ADC_ACLK_EN" description="Enable ADC alt_clk, so that ADC alt_clk can be driven be divided pll3_sw_clk.">
        <Enum name="ADC_ACLK_EN_0" start="0" description="ADC alt_clk source is disabled" />
        <Enum name="ADC_ACLK_EN_1" start="0x1" description="ADC alt_clk source is enabled" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="CCM_CSCDR1" access="Read/Write" description="CCM Serial Clock Divider Register 1" reset_value="0x6000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="UART_CLK_PODF" description="Divider for uart clock podf.">
        <Enum name="DIVIDE_1" start="0" description="Divide by 1" />
        <Enum name="DIVIDE_2" start="0x1" description="Divide by 2" />
        <Enum name="DIVIDE_3" start="0x2" description="Divide by 3" />
        <Enum name="DIVIDE_4" start="0x3" description="Divide by 4" />
        <Enum name="DIVIDE_5" start="0x4" description="Divide by 5" />
        <Enum name="DIVIDE_6" start="0x5" description="Divide by 6" />
        <Enum name="DIVIDE_7" start="0x6" description="Divide by 7" />
        <Enum name="DIVIDE_8" start="0x7" description="Divide by 8" />
        <Enum name="DIVIDE_9" start="0x8" description="Divide by 9" />
        <Enum name="DIVIDE_10" start="0x9" description="Divide by 10" />
        <Enum name="DIVIDE_11" start="0xA" description="Divide by 11" />
        <Enum name="DIVIDE_12" start="0xB" description="Divide by 12" />
        <Enum name="DIVIDE_13" start="0xC" description="Divide by 13" />
        <Enum name="DIVIDE_14" start="0xD" description="Divide by 14" />
        <Enum name="DIVIDE_15" start="0xE" description="Divide by 15" />
        <Enum name="DIVIDE_16" start="0xF" description="Divide by 16" />
        <Enum name="DIVIDE_17" start="0x10" description="Divide by 17" />
        <Enum name="DIVIDE_18" start="0x11" description="Divide by 18" />
        <Enum name="DIVIDE_19" start="0x12" description="Divide by 19" />
        <Enum name="DIVIDE_20" start="0x13" description="Divide by 20" />
        <Enum name="DIVIDE_21" start="0x14" description="Divide by 21" />
        <Enum name="DIVIDE_22" start="0x15" description="Divide by 22" />
        <Enum name="DIVIDE_23" start="0x16" description="Divide by 23" />
        <Enum name="DIVIDE_24" start="0x17" description="Divide by 24" />
        <Enum name="DIVIDE_25" start="0x18" description="Divide by 25" />
        <Enum name="DIVIDE_26" start="0x19" description="Divide by 26" />
        <Enum name="DIVIDE_27" start="0x1A" description="Divide by 27" />
        <Enum name="DIVIDE_28" start="0x1B" description="Divide by 28" />
        <Enum name="DIVIDE_29" start="0x1C" description="Divide by 29" />
        <Enum name="DIVIDE_30" start="0x1D" description="Divide by 30" />
        <Enum name="DIVIDE_31" start="0x1E" description="Divide by 31" />
        <Enum name="DIVIDE_32" start="0x1F" description="Divide by 32" />
        <Enum name="DIVIDE_33" start="0x20" description="Divide by 33" />
        <Enum name="DIVIDE_34" start="0x21" description="Divide by 34" />
        <Enum name="DIVIDE_35" start="0x22" description="Divide by 35" />
        <Enum name="DIVIDE_36" start="0x23" description="Divide by 36" />
        <Enum name="DIVIDE_37" start="0x24" description="Divide by 37" />
        <Enum name="DIVIDE_38" start="0x25" description="Divide by 38" />
        <Enum name="DIVIDE_39" start="0x26" description="Divide by 39" />
        <Enum name="DIVIDE_40" start="0x27" description="Divide by 40" />
        <Enum name="DIVIDE_41" start="0x28" description="Divide by 41" />
        <Enum name="DIVIDE_42" start="0x29" description="Divide by 42" />
        <Enum name="DIVIDE_43" start="0x2A" description="Divide by 43" />
        <Enum name="DIVIDE_44" start="0x2B" description="Divide by 44" />
        <Enum name="DIVIDE_45" start="0x2C" description="Divide by 45" />
        <Enum name="DIVIDE_46" start="0x2D" description="Divide by 46" />
        <Enum name="DIVIDE_47" start="0x2E" description="Divide by 47" />
        <Enum name="DIVIDE_48" start="0x2F" description="Divide by 48" />
        <Enum name="DIVIDE_49" start="0x30" description="Divide by 49" />
        <Enum name="DIVIDE_50" start="0x31" description="Divide by 50" />
        <Enum name="DIVIDE_51" start="0x32" description="Divide by 51" />
        <Enum name="DIVIDE_52" start="0x33" description="Divide by 52" />
        <Enum name="DIVIDE_53" start="0x34" description="Divide by 53" />
        <Enum name="DIVIDE_54" start="0x35" description="Divide by 54" />
        <Enum name="DIVIDE_55" start="0x36" description="Divide by 55" />
        <Enum name="DIVIDE_56" start="0x37" description="Divide by 56" />
        <Enum name="DIVIDE_57" start="0x38" description="Divide by 57" />
        <Enum name="DIVIDE_58" start="0x39" description="Divide by 58" />
        <Enum name="DIVIDE_59" start="0x3A" description="Divide by 59" />
        <Enum name="DIVIDE_60" start="0x3B" description="Divide by 60" />
        <Enum name="DIVIDE_61" start="0x3C" description="Divide by 61" />
        <Enum name="DIVIDE_62" start="0x3D" description="Divide by 62" />
        <Enum name="DIVIDE_63" start="0x3E" description="Divide by 63" />
        <Enum name="DIVIDE_64" start="0x3F" description="Divide by 64" />
      </BitField>
      <BitField start="6" size="2" name="UART_CLK_SEL" description="Selector for the UART clock multiplexor">
        <Enum name="UART_CLK_SEL_0" start="0" description="derive clock from pll3_80m" />
        <Enum name="UART_CLK_SEL_1" start="0x1" description="derive clock from osc_clk" />
        <Enum name="UART_CLK_SEL_2" start="0x2" description="derive clock from per_clk_root" />
      </BitField>
      <BitField start="25" size="4" name="TRACE_PODF" description="Divider for trace clock. Divider should be updated when output clock is gated.">
        <Enum name="TRACE_PODF_0" start="0" description="divide by 1" />
        <Enum name="TRACE_PODF_1" start="0x1" description="divide by 2" />
        <Enum name="TRACE_PODF_2" start="0x2" description="divide by 3" />
        <Enum name="TRACE_PODF_3" start="0x3" description="divide by 4" />
        <Enum name="TRACE_PODF_4" start="0x4" description="divide by 5" />
        <Enum name="TRACE_PODF_5" start="0x5" description="divide by 6" />
        <Enum name="TRACE_PODF_6" start="0x6" description="divide by 7" />
        <Enum name="TRACE_PODF_7" start="0x7" description="divide by 8" />
        <Enum name="TRACE_PODF_8" start="0x8" description="divide by 9" />
        <Enum name="TRACE_PODF_9" start="0x9" description="divide by 10" />
        <Enum name="TRACE_PODF_10" start="0xA" description="divide by 11" />
        <Enum name="TRACE_PODF_11" start="0xB" description="divide by 12" />
        <Enum name="TRACE_PODF_12" start="0xC" description="divide by 13" />
        <Enum name="TRACE_PODF_13" start="0xD" description="divide by 14" />
        <Enum name="TRACE_PODF_14" start="0xE" description="divide by 15" />
        <Enum name="TRACE_PODF_15" start="0xF" description="divide by 16" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="CCM_CS1CDR" access="Read/Write" description="CCM Clock Divider Register" reset_value="0xEC102C1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SAI1_CLK_PODF" description="Divider for sai1 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this.">
        <Enum name="DIVIDE_1" start="0" description="Divide by 1" />
        <Enum name="DIVIDE_2" start="0x1" description="Divide by 2" />
        <Enum name="DIVIDE_3" start="0x2" description="Divide by 3" />
        <Enum name="DIVIDE_4" start="0x3" description="Divide by 4" />
        <Enum name="DIVIDE_5" start="0x4" description="Divide by 5" />
        <Enum name="DIVIDE_6" start="0x5" description="Divide by 6" />
        <Enum name="DIVIDE_7" start="0x6" description="Divide by 7" />
        <Enum name="DIVIDE_8" start="0x7" description="Divide by 8" />
        <Enum name="DIVIDE_9" start="0x8" description="Divide by 9" />
        <Enum name="DIVIDE_10" start="0x9" description="Divide by 10" />
        <Enum name="DIVIDE_11" start="0xA" description="Divide by 11" />
        <Enum name="DIVIDE_12" start="0xB" description="Divide by 12" />
        <Enum name="DIVIDE_13" start="0xC" description="Divide by 13" />
        <Enum name="DIVIDE_14" start="0xD" description="Divide by 14" />
        <Enum name="DIVIDE_15" start="0xE" description="Divide by 15" />
        <Enum name="DIVIDE_16" start="0xF" description="Divide by 16" />
        <Enum name="DIVIDE_17" start="0x10" description="Divide by 17" />
        <Enum name="DIVIDE_18" start="0x11" description="Divide by 18" />
        <Enum name="DIVIDE_19" start="0x12" description="Divide by 19" />
        <Enum name="DIVIDE_20" start="0x13" description="Divide by 20" />
        <Enum name="DIVIDE_21" start="0x14" description="Divide by 21" />
        <Enum name="DIVIDE_22" start="0x15" description="Divide by 22" />
        <Enum name="DIVIDE_23" start="0x16" description="Divide by 23" />
        <Enum name="DIVIDE_24" start="0x17" description="Divide by 24" />
        <Enum name="DIVIDE_25" start="0x18" description="Divide by 25" />
        <Enum name="DIVIDE_26" start="0x19" description="Divide by 26" />
        <Enum name="DIVIDE_27" start="0x1A" description="Divide by 27" />
        <Enum name="DIVIDE_28" start="0x1B" description="Divide by 28" />
        <Enum name="DIVIDE_29" start="0x1C" description="Divide by 29" />
        <Enum name="DIVIDE_30" start="0x1D" description="Divide by 30" />
        <Enum name="DIVIDE_31" start="0x1E" description="Divide by 31" />
        <Enum name="DIVIDE_32" start="0x1F" description="Divide by 32" />
        <Enum name="DIVIDE_33" start="0x20" description="Divide by 33" />
        <Enum name="DIVIDE_34" start="0x21" description="Divide by 34" />
        <Enum name="DIVIDE_35" start="0x22" description="Divide by 35" />
        <Enum name="DIVIDE_36" start="0x23" description="Divide by 36" />
        <Enum name="DIVIDE_37" start="0x24" description="Divide by 37" />
        <Enum name="DIVIDE_38" start="0x25" description="Divide by 38" />
        <Enum name="DIVIDE_39" start="0x26" description="Divide by 39" />
        <Enum name="DIVIDE_40" start="0x27" description="Divide by 40" />
        <Enum name="DIVIDE_41" start="0x28" description="Divide by 41" />
        <Enum name="DIVIDE_42" start="0x29" description="Divide by 42" />
        <Enum name="DIVIDE_43" start="0x2A" description="Divide by 43" />
        <Enum name="DIVIDE_44" start="0x2B" description="Divide by 44" />
        <Enum name="DIVIDE_45" start="0x2C" description="Divide by 45" />
        <Enum name="DIVIDE_46" start="0x2D" description="Divide by 46" />
        <Enum name="DIVIDE_47" start="0x2E" description="Divide by 47" />
        <Enum name="DIVIDE_48" start="0x2F" description="Divide by 48" />
        <Enum name="DIVIDE_49" start="0x30" description="Divide by 49" />
        <Enum name="DIVIDE_50" start="0x31" description="Divide by 50" />
        <Enum name="DIVIDE_51" start="0x32" description="Divide by 51" />
        <Enum name="DIVIDE_52" start="0x33" description="Divide by 52" />
        <Enum name="DIVIDE_53" start="0x34" description="Divide by 53" />
        <Enum name="DIVIDE_54" start="0x35" description="Divide by 54" />
        <Enum name="DIVIDE_55" start="0x36" description="Divide by 55" />
        <Enum name="DIVIDE_56" start="0x37" description="Divide by 56" />
        <Enum name="DIVIDE_57" start="0x38" description="Divide by 57" />
        <Enum name="DIVIDE_58" start="0x39" description="Divide by 58" />
        <Enum name="DIVIDE_59" start="0x3A" description="Divide by 59" />
        <Enum name="DIVIDE_60" start="0x3B" description="Divide by 60" />
        <Enum name="DIVIDE_61" start="0x3C" description="Divide by 61" />
        <Enum name="DIVIDE_62" start="0x3D" description="Divide by 62" />
        <Enum name="DIVIDE_63" start="0x3E" description="Divide by 63" />
        <Enum name="DIVIDE_64" start="0x3F" description="Divide by 64" />
      </BitField>
      <BitField start="6" size="3" name="SAI1_CLK_PRED" description="Divider for sai1 clock pred.">
        <Enum name="SAI1_CLK_PRED_0" start="0" description="divide by 1" />
        <Enum name="SAI1_CLK_PRED_1" start="0x1" description="divide by 2" />
        <Enum name="SAI1_CLK_PRED_2" start="0x2" description="divide by 3" />
        <Enum name="SAI1_CLK_PRED_3" start="0x3" description="divide by 4" />
        <Enum name="SAI1_CLK_PRED_4" start="0x4" description="divide by 5" />
        <Enum name="SAI1_CLK_PRED_5" start="0x5" description="divide by 6" />
        <Enum name="SAI1_CLK_PRED_6" start="0x6" description="divide by 7" />
        <Enum name="SAI1_CLK_PRED_7" start="0x7" description="divide by 8" />
      </BitField>
      <BitField start="9" size="3" name="FLEXIO1_CLK_PRED" description="Divider for flexio1 clock.">
        <Enum name="FLEXIO1_CLK_PRED_0" start="0" description="divide by 1" />
        <Enum name="FLEXIO1_CLK_PRED_1" start="0x1" description="divide by 2" />
        <Enum name="FLEXIO1_CLK_PRED_2" start="0x2" description="divide by 3" />
        <Enum name="FLEXIO1_CLK_PRED_3" start="0x3" description="divide by 4" />
        <Enum name="FLEXIO1_CLK_PRED_4" start="0x4" description="divide by 5" />
        <Enum name="FLEXIO1_CLK_PRED_5" start="0x5" description="divide by 6" />
        <Enum name="FLEXIO1_CLK_PRED_6" start="0x6" description="divide by 7" />
        <Enum name="FLEXIO1_CLK_PRED_7" start="0x7" description="divide by 8" />
      </BitField>
      <BitField start="16" size="6" name="SAI3_CLK_PODF" description="Divider for sai3 clock podf. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this.">
        <Enum name="DIVIDE_1" start="0" description="Divide by 1" />
        <Enum name="DIVIDE_2" start="0x1" description="Divide by 2" />
        <Enum name="DIVIDE_3" start="0x2" description="Divide by 3" />
        <Enum name="DIVIDE_4" start="0x3" description="Divide by 4" />
        <Enum name="DIVIDE_5" start="0x4" description="Divide by 5" />
        <Enum name="DIVIDE_6" start="0x5" description="Divide by 6" />
        <Enum name="DIVIDE_7" start="0x6" description="Divide by 7" />
        <Enum name="DIVIDE_8" start="0x7" description="Divide by 8" />
        <Enum name="DIVIDE_9" start="0x8" description="Divide by 9" />
        <Enum name="DIVIDE_10" start="0x9" description="Divide by 10" />
        <Enum name="DIVIDE_11" start="0xA" description="Divide by 11" />
        <Enum name="DIVIDE_12" start="0xB" description="Divide by 12" />
        <Enum name="DIVIDE_13" start="0xC" description="Divide by 13" />
        <Enum name="DIVIDE_14" start="0xD" description="Divide by 14" />
        <Enum name="DIVIDE_15" start="0xE" description="Divide by 15" />
        <Enum name="DIVIDE_16" start="0xF" description="Divide by 16" />
        <Enum name="DIVIDE_17" start="0x10" description="Divide by 17" />
        <Enum name="DIVIDE_18" start="0x11" description="Divide by 18" />
        <Enum name="DIVIDE_19" start="0x12" description="Divide by 19" />
        <Enum name="DIVIDE_20" start="0x13" description="Divide by 20" />
        <Enum name="DIVIDE_21" start="0x14" description="Divide by 21" />
        <Enum name="DIVIDE_22" start="0x15" description="Divide by 22" />
        <Enum name="DIVIDE_23" start="0x16" description="Divide by 23" />
        <Enum name="DIVIDE_24" start="0x17" description="Divide by 24" />
        <Enum name="DIVIDE_25" start="0x18" description="Divide by 25" />
        <Enum name="DIVIDE_26" start="0x19" description="Divide by 26" />
        <Enum name="DIVIDE_27" start="0x1A" description="Divide by 27" />
        <Enum name="DIVIDE_28" start="0x1B" description="Divide by 28" />
        <Enum name="DIVIDE_29" start="0x1C" description="Divide by 29" />
        <Enum name="DIVIDE_30" start="0x1D" description="Divide by 30" />
        <Enum name="DIVIDE_31" start="0x1E" description="Divide by 31" />
        <Enum name="DIVIDE_32" start="0x1F" description="Divide by 32" />
        <Enum name="DIVIDE_33" start="0x20" description="Divide by 33" />
        <Enum name="DIVIDE_34" start="0x21" description="Divide by 34" />
        <Enum name="DIVIDE_35" start="0x22" description="Divide by 35" />
        <Enum name="DIVIDE_36" start="0x23" description="Divide by 36" />
        <Enum name="DIVIDE_37" start="0x24" description="Divide by 37" />
        <Enum name="DIVIDE_38" start="0x25" description="Divide by 38" />
        <Enum name="DIVIDE_39" start="0x26" description="Divide by 39" />
        <Enum name="DIVIDE_40" start="0x27" description="Divide by 40" />
        <Enum name="DIVIDE_41" start="0x28" description="Divide by 41" />
        <Enum name="DIVIDE_42" start="0x29" description="Divide by 42" />
        <Enum name="DIVIDE_43" start="0x2A" description="Divide by 43" />
        <Enum name="DIVIDE_44" start="0x2B" description="Divide by 44" />
        <Enum name="DIVIDE_45" start="0x2C" description="Divide by 45" />
        <Enum name="DIVIDE_46" start="0x2D" description="Divide by 46" />
        <Enum name="DIVIDE_47" start="0x2E" description="Divide by 47" />
        <Enum name="DIVIDE_48" start="0x2F" description="Divide by 48" />
        <Enum name="DIVIDE_49" start="0x30" description="Divide by 49" />
        <Enum name="DIVIDE_50" start="0x31" description="Divide by 50" />
        <Enum name="DIVIDE_51" start="0x32" description="Divide by 51" />
        <Enum name="DIVIDE_52" start="0x33" description="Divide by 52" />
        <Enum name="DIVIDE_53" start="0x34" description="Divide by 53" />
        <Enum name="DIVIDE_54" start="0x35" description="Divide by 54" />
        <Enum name="DIVIDE_55" start="0x36" description="Divide by 55" />
        <Enum name="DIVIDE_56" start="0x37" description="Divide by 56" />
        <Enum name="DIVIDE_57" start="0x38" description="Divide by 57" />
        <Enum name="DIVIDE_58" start="0x39" description="Divide by 58" />
        <Enum name="DIVIDE_59" start="0x3A" description="Divide by 59" />
        <Enum name="DIVIDE_60" start="0x3B" description="Divide by 60" />
        <Enum name="DIVIDE_61" start="0x3C" description="Divide by 61" />
        <Enum name="DIVIDE_62" start="0x3D" description="Divide by 62" />
        <Enum name="DIVIDE_63" start="0x3E" description="Divide by 63" />
        <Enum name="DIVIDE_64" start="0x3F" description="Divide by 64" />
      </BitField>
      <BitField start="22" size="3" name="SAI3_CLK_PRED" description="Divider for sai3 clock pred.">
        <Enum name="SAI3_CLK_PRED_0" start="0" description="divide by 1" />
        <Enum name="SAI3_CLK_PRED_1" start="0x1" description="divide by 2" />
        <Enum name="SAI3_CLK_PRED_2" start="0x2" description="divide by 3" />
        <Enum name="SAI3_CLK_PRED_3" start="0x3" description="divide by 4" />
        <Enum name="SAI3_CLK_PRED_4" start="0x4" description="divide by 5" />
        <Enum name="SAI3_CLK_PRED_5" start="0x5" description="divide by 6" />
        <Enum name="SAI3_CLK_PRED_6" start="0x6" description="divide by 7" />
        <Enum name="SAI3_CLK_PRED_7" start="0x7" description="divide by 8" />
      </BitField>
      <BitField start="25" size="4" name="FLEXIO1_CLK_PODF" description="Divider for flexio1 clock. Divider should be updated when output clock is gated.">
        <Enum name="DIVIDE_1" start="0" description="Divide by 1" />
        <Enum name="DIVIDE_2" start="0x1" description="Divide by 2" />
        <Enum name="DIVIDE_3" start="0x2" description="Divide by 3" />
        <Enum name="DIVIDE_4" start="0x3" description="Divide by 4" />
        <Enum name="DIVIDE_5" start="0x4" description="Divide by 5" />
        <Enum name="DIVIDE_6" start="0x5" description="Divide by 6" />
        <Enum name="DIVIDE_7" start="0x6" description="Divide by 7" />
        <Enum name="DIVIDE_8" start="0x7" description="Divide by 8" />
        <Enum name="DIVIDE_9" start="0x8" description="Divide by 9" />
        <Enum name="DIVIDE_10" start="0x9" description="Divide by 10" />
        <Enum name="DIVIDE_11" start="0xA" description="Divide by 11" />
        <Enum name="DIVIDE_12" start="0xB" description="Divide by 12" />
        <Enum name="DIVIDE_13" start="0xC" description="Divide by 13" />
        <Enum name="DIVIDE_14" start="0xD" description="Divide by 14" />
        <Enum name="DIVIDE_15" start="0xE" description="Divide by 15" />
        <Enum name="DIVIDE_16" start="0xF" description="Divide by 16" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="CCM_CDCDR" access="Read/Write" description="CCM D1 Clock Divider Register" reset_value="0x3F00000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="2" name="SPDIF0_CLK_SEL" description="Selector for spdif0 clock multiplexer">
        <Enum name="SPDIF0_CLK_SEL_0" start="0" description="derive clock from PLL4" />
        <Enum name="SPDIF0_CLK_SEL_1" start="0x1" description="derive clock from PLL3 PFD2" />
        <Enum name="SPDIF0_CLK_SEL_3" start="0x3" description="derive clock from pll3_sw_clk" />
      </BitField>
      <BitField start="22" size="3" name="SPDIF0_CLK_PODF" description="Divider for spdif0 clock podf. Divider should be updated when output clock is gated.">
        <Enum name="DIVIDE_1" start="0" description="Divide by 1" />
        <Enum name="DIVIDE_2" start="0x1" description="Divide by 2" />
        <Enum name="DIVIDE_3" start="0x2" description="Divide by 3" />
        <Enum name="DIVIDE_4" start="0x3" description="Divide by 4" />
        <Enum name="DIVIDE_5" start="0x4" description="Divide by 5" />
        <Enum name="DIVIDE_6" start="0x5" description="Divide by 6" />
        <Enum name="DIVIDE_7" start="0x6" description="Divide by 7" />
        <Enum name="DIVIDE_8" start="0x7" description="Divide by 8" />
      </BitField>
      <BitField start="25" size="3" name="SPDIF0_CLK_PRED" description="Divider for spdif0 clock pred. Divider should be updated when output clock is gated.">
        <Enum name="DIVIDE_1" start="0" description="Divide by 1" />
        <Enum name="DIVIDE_2" start="0x1" description="Divide by 2" />
        <Enum name="DIVIDE_3" start="0x2" description="Divide by 3" />
        <Enum name="DIVIDE_4" start="0x3" description="Divide by 4" />
        <Enum name="DIVIDE_5" start="0x4" description="Divide by 5" />
        <Enum name="DIVIDE_6" start="0x5" description="Divide by 6" />
        <Enum name="DIVIDE_7" start="0x6" description="Divide by 7" />
        <Enum name="DIVIDE_8" start="0x7" description="Divide by 8" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="CCM_CSCDR2" access="Read/Write" description="CCM Serial Clock Divider Register 2" reset_value="0x39000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="LPI2C_CLK_SEL" description="Selector for the LPI2C clock multiplexor">
        <Enum name="LPI2C_CLK_SEL_0" start="0" description="derive clock from pll3_60m" />
        <Enum name="LPI2C_CLK_SEL_1" start="0x1" description="derive clock from osc_clk" />
      </BitField>
      <BitField start="19" size="6" name="LPI2C_CLK_PODF" description="Divider for lpi2c clock podf. Divider should be updated when output clock is gated. The input clock to this divider should be lower than 300Mhz, the predivider can be used to achieve this.">
        <Enum name="DIVIDE_1" start="0" description="Divide by 1" />
        <Enum name="DIVIDE_2" start="0x1" description="Divide by 2" />
        <Enum name="DIVIDE_3" start="0x2" description="Divide by 3" />
        <Enum name="DIVIDE_4" start="0x3" description="Divide by 4" />
        <Enum name="DIVIDE_5" start="0x4" description="Divide by 5" />
        <Enum name="DIVIDE_6" start="0x5" description="Divide by 6" />
        <Enum name="DIVIDE_7" start="0x6" description="Divide by 7" />
        <Enum name="DIVIDE_8" start="0x7" description="Divide by 8" />
        <Enum name="DIVIDE_9" start="0x8" description="Divide by 9" />
        <Enum name="DIVIDE_10" start="0x9" description="Divide by 10" />
        <Enum name="DIVIDE_11" start="0xA" description="Divide by 11" />
        <Enum name="DIVIDE_12" start="0xB" description="Divide by 12" />
        <Enum name="DIVIDE_13" start="0xC" description="Divide by 13" />
        <Enum name="DIVIDE_14" start="0xD" description="Divide by 14" />
        <Enum name="DIVIDE_15" start="0xE" description="Divide by 15" />
        <Enum name="DIVIDE_16" start="0xF" description="Divide by 16" />
        <Enum name="DIVIDE_17" start="0x10" description="Divide by 17" />
        <Enum name="DIVIDE_18" start="0x11" description="Divide by 18" />
        <Enum name="DIVIDE_19" start="0x12" description="Divide by 19" />
        <Enum name="DIVIDE_20" start="0x13" description="Divide by 20" />
        <Enum name="DIVIDE_21" start="0x14" description="Divide by 21" />
        <Enum name="DIVIDE_22" start="0x15" description="Divide by 22" />
        <Enum name="DIVIDE_23" start="0x16" description="Divide by 23" />
        <Enum name="DIVIDE_24" start="0x17" description="Divide by 24" />
        <Enum name="DIVIDE_25" start="0x18" description="Divide by 25" />
        <Enum name="DIVIDE_26" start="0x19" description="Divide by 26" />
        <Enum name="DIVIDE_27" start="0x1A" description="Divide by 27" />
        <Enum name="DIVIDE_28" start="0x1B" description="Divide by 28" />
        <Enum name="DIVIDE_29" start="0x1C" description="Divide by 29" />
        <Enum name="DIVIDE_30" start="0x1D" description="Divide by 30" />
        <Enum name="DIVIDE_31" start="0x1E" description="Divide by 31" />
        <Enum name="DIVIDE_32" start="0x1F" description="Divide by 32" />
        <Enum name="DIVIDE_33" start="0x20" description="Divide by 33" />
        <Enum name="DIVIDE_34" start="0x21" description="Divide by 34" />
        <Enum name="DIVIDE_35" start="0x22" description="Divide by 35" />
        <Enum name="DIVIDE_36" start="0x23" description="Divide by 36" />
        <Enum name="DIVIDE_37" start="0x24" description="Divide by 37" />
        <Enum name="DIVIDE_38" start="0x25" description="Divide by 38" />
        <Enum name="DIVIDE_39" start="0x26" description="Divide by 39" />
        <Enum name="DIVIDE_40" start="0x27" description="Divide by 40" />
        <Enum name="DIVIDE_41" start="0x28" description="Divide by 41" />
        <Enum name="DIVIDE_42" start="0x29" description="Divide by 42" />
        <Enum name="DIVIDE_43" start="0x2A" description="Divide by 43" />
        <Enum name="DIVIDE_44" start="0x2B" description="Divide by 44" />
        <Enum name="DIVIDE_45" start="0x2C" description="Divide by 45" />
        <Enum name="DIVIDE_46" start="0x2D" description="Divide by 46" />
        <Enum name="DIVIDE_47" start="0x2E" description="Divide by 47" />
        <Enum name="DIVIDE_48" start="0x2F" description="Divide by 48" />
        <Enum name="DIVIDE_49" start="0x30" description="Divide by 49" />
        <Enum name="DIVIDE_50" start="0x31" description="Divide by 50" />
        <Enum name="DIVIDE_51" start="0x32" description="Divide by 51" />
        <Enum name="DIVIDE_52" start="0x33" description="Divide by 52" />
        <Enum name="DIVIDE_53" start="0x34" description="Divide by 53" />
        <Enum name="DIVIDE_54" start="0x35" description="Divide by 54" />
        <Enum name="DIVIDE_55" start="0x36" description="Divide by 55" />
        <Enum name="DIVIDE_56" start="0x37" description="Divide by 56" />
        <Enum name="DIVIDE_57" start="0x38" description="Divide by 57" />
        <Enum name="DIVIDE_58" start="0x39" description="Divide by 58" />
        <Enum name="DIVIDE_59" start="0x3A" description="Divide by 59" />
        <Enum name="DIVIDE_60" start="0x3B" description="Divide by 60" />
        <Enum name="DIVIDE_61" start="0x3C" description="Divide by 61" />
        <Enum name="DIVIDE_62" start="0x3D" description="Divide by 62" />
        <Enum name="DIVIDE_63" start="0x3E" description="Divide by 63" />
        <Enum name="DIVIDE_64" start="0x3F" description="Divide by 64" />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="CCM_CDHIPR" access="ReadOnly" description="CCM Divider Handshake In-Process Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="AHB_PODF_BUSY" description="Busy indicator for ahb_podf.">
        <Enum name="AHB_PODF_BUSY_0" start="0" description="divider is not busy and its value represents the actual division." />
        <Enum name="AHB_PODF_BUSY_1" start="0x1" description="divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the ahb_podf will be applied." />
      </BitField>
      <BitField start="3" size="1" name="FLEXSPI_PODF_BUSY" description="Busy indicator for flexspi_podf.">
        <Enum name="FLEXSPI_PODF_BUSY_0" start="0" description="divider is not busy and its value represents the actual division." />
        <Enum name="FLEXSPI_PODF_BUSY_1" start="0x1" description="divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the flexspi_podf will be applied." />
      </BitField>
      <BitField start="4" size="1" name="PERCLK_PODF_BUSY" description="Busy indicator for perclk_podf.">
        <Enum name="PERCLK_PODF_BUSY_0" start="0" description="divider is not busy and its value represents the actual division." />
        <Enum name="PERCLK_PODF_BUSY_1" start="0x1" description="divider is busy with handshake process with module. The value read in the divider represents the previous value of the division factor, and after the handshake the written value of the perclk_podf will be applied." />
      </BitField>
      <BitField start="5" size="1" name="PERIPH_CLK_SEL_BUSY" description="Busy indicator for periph_clk_sel mux control.">
        <Enum name="PERIPH_CLK_SEL_BUSY_0" start="0" description="mux is not busy and its value represents the actual division." />
        <Enum name="PERIPH_CLK_SEL_BUSY_1" start="0x1" description="mux is busy with handshake process with module. The value read in the periph_clk_sel represents the previous value of select, and after the handshake periph_clk_sel value will be applied." />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="CCM_CLPCR" access="Read/Write" description="CCM Low Power Control Register" reset_value="0x79" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LPM" description="Setting the low power mode that system will enter on next assertion of dsm_request signal.">
        <Enum name="LPM_0" start="0" description="Remain in run mode" />
        <Enum name="LPM_1" start="0x1" description="Transfer to wait mode" />
        <Enum name="LPM_2" start="0x2" description="Transfer to stop mode" />
      </BitField>
      <BitField start="5" size="1" name="ARM_CLK_DIS_ON_LPM" description="Define if ARM clocks (arm_clk, soc_mxclk, soc_pclk, soc_dbg_pclk, vl_wrck) will be disabled on wait mode">
        <Enum name="ARM_CLK_DIS_ON_LPM_0" start="0" description="ARM clock enabled on wait mode." />
        <Enum name="ARM_CLK_DIS_ON_LPM_1" start="0x1" description="ARM clock disabled on wait mode. ." />
      </BitField>
      <BitField start="6" size="1" name="SBYOS" description="Standby clock oscillator bit">
        <Enum name="SBYOS_0" start="0" description="On-chip oscillator will not be powered down, after next entrance to STOP mode. (CCM_REF_EN_B will remain asserted - '0' and cosc_pwrdown will remain de asserted - '0')" />
        <Enum name="SBYOS_1" start="0x1" description="On-chip oscillator will be powered down, after next entrance to STOP mode. (CCM_REF_EN_B will be deasserted - '1' and cosc_pwrdown will be asserted - '1'). When returning from STOP mode, external oscillator will be enabled again, on-chip oscillator will return to oscillator mode, and after oscnt count, CCM will continue with the exit from the STOP mode process." />
      </BitField>
      <BitField start="7" size="1" name="DIS_REF_OSC" description="dis_ref_osc - in run mode, software can manually control closing of external reference oscillator clock, i">
        <Enum name="DIS_REF_OSC_0" start="0" description="external high frequency oscillator will be enabled, i.e. CCM_REF_EN_B = '0'." />
        <Enum name="DIS_REF_OSC_1" start="0x1" description="external high frequency oscillator will be disabled, i.e. CCM_REF_EN_B = '1'" />
      </BitField>
      <BitField start="8" size="1" name="VSTBY" description="Voltage standby request bit">
        <Enum name="VSTBY_0" start="0" description="Voltage will not be changed to standby voltage after next entrance to STOP mode. ( PMIC_STBY_REQ will remain negated - '0')" />
        <Enum name="VSTBY_1" start="0x1" description="Voltage will be requested to change to standby voltage after next entrance to stop mode. ( PMIC_STBY_REQ will be asserted - '1')." />
      </BitField>
      <BitField start="9" size="2" name="STBY_COUNT" description="Standby counter definition">
        <Enum name="STBY_COUNT_0" start="0" description="CCM will wait (1*pmic_delay_scaler)+1 ckil clock cycles" />
        <Enum name="STBY_COUNT_1" start="0x1" description="CCM will wait (3*pmic_delay_scaler)+1 ckil clock cycles" />
        <Enum name="STBY_COUNT_2" start="0x2" description="CCM will wait (7*pmic_delay_scaler)+1 ckil clock cycles" />
        <Enum name="STBY_COUNT_3" start="0x3" description="CCM will wait (15*pmic_delay_scaler)+1 ckil clock cycles" />
      </BitField>
      <BitField start="11" size="1" name="COSC_PWRDOWN" description="In run mode, software can manually control powering down of on chip oscillator, i">
        <Enum name="COSC_PWRDOWN_0" start="0" description="On chip oscillator will not be powered down, i.e. cosc_pwrdown = '0'." />
        <Enum name="COSC_PWRDOWN_1" start="0x1" description="On chip oscillator will be powered down, i.e. cosc_pwrdown = '1'." />
      </BitField>
      <BitField start="22" size="1" name="MASK_CORE0_WFI" description="Mask WFI of core0 for entering low power mode Assertion of all bits[27:22] will generate low power mode request">
        <Enum name="MASK_CORE0_WFI_0" start="0" description="WFI of core0 is not masked" />
        <Enum name="MASK_CORE0_WFI_1" start="0x1" description="WFI of core0 is masked" />
      </BitField>
      <BitField start="26" size="1" name="MASK_SCU_IDLE" description="Mask SCU IDLE for entering low power mode Assertion of all bits[27:22] will generate low power mode request">
        <Enum name="MASK_SCU_IDLE_0" start="0" description="SCU IDLE is not masked" />
        <Enum name="MASK_SCU_IDLE_1" start="0x1" description="SCU IDLE is masked" />
      </BitField>
      <BitField start="27" size="1" name="MASK_L2CC_IDLE" description="Mask L2CC IDLE for entering low power mode">
        <Enum name="MASK_L2CC_IDLE_0" start="0" description="L2CC IDLE is not masked" />
        <Enum name="MASK_L2CC_IDLE_1" start="0x1" description="L2CC IDLE is masked" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="CCM_CISR" access="Read/Write" description="CCM Interrupt Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LRF_PLL" description="CCM interrupt request 2 generated due to lock of all enabled and not bypaseed PLLs">
        <Enum name="LRF_PLL_0" start="0" description="interrupt is not generated due to lock ready of all enabled and not bypaseed PLLs" />
        <Enum name="LRF_PLL_1" start="0x1" description="interrupt generated due to lock ready of all enabled and not bypaseed PLLs" />
      </BitField>
      <BitField start="6" size="1" name="COSC_READY" description="CCM interrupt request 2 generated due to on board oscillator ready, i">
        <Enum name="COSC_READY_0" start="0" description="interrupt is not generated due to on board oscillator ready" />
        <Enum name="COSC_READY_1" start="0x1" description="interrupt generated due to on board oscillator ready" />
      </BitField>
      <BitField start="16" size="1" name="FLEXSPI_PODF_LOADED" description="CCM interrupt request 1 generated due to frequency change of flexspi_podf">
        <Enum name="FLEXSPI_PODF_LOADED_0" start="0" description="interrupt is not generated due to frequency change of flexspi_podf" />
        <Enum name="FLEXSPI_PODF_LOADED_1" start="0x1" description="interrupt generated due to frequency change of flexspi_podf" />
      </BitField>
      <BitField start="18" size="1" name="PERCLK_PODF_LOADED" description="CCM interrupt request 1 generated due to frequency change of perclk_podf">
        <Enum name="PERCLK_PODF_LOADED_0" start="0" description="interrupt is not generated due to frequency change of perclk_podf" />
        <Enum name="PERCLK_PODF_LOADED_1" start="0x1" description="interrupt generated due to frequency change of perclk_podf" />
      </BitField>
      <BitField start="20" size="1" name="AHB_PODF_LOADED" description="CCM interrupt request 1 generated due to frequency change of ahb_podf">
        <Enum name="AHB_PODF_LOADED_0" start="0" description="interrupt is not generated due to frequency change of ahb_podf" />
        <Enum name="AHB_PODF_LOADED_1" start="0x1" description="interrupt generated due to frequency change of ahb_podf" />
      </BitField>
      <BitField start="22" size="1" name="PERIPH_CLK_SEL_LOADED" description="CCM interrupt request 1 generated due to update of periph_clk_sel.">
        <Enum name="PERIPH_CLK_SEL_LOADED_0" start="0" description="interrupt is not generated due to update of periph_clk_sel." />
        <Enum name="PERIPH_CLK_SEL_LOADED_1" start="0x1" description="interrupt generated due to update of periph_clk_sel." />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="CCM_CIMR" access="Read/Write" description="CCM Interrupt Mask Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASK_LRF_PLL" description="mask interrupt generation due to lrf of PLLs">
        <Enum name="MASK_LRF_PLL_0" start="0" description="don't mask interrupt due to lrf of PLLs - interrupt will be created" />
        <Enum name="MASK_LRF_PLL_1" start="0x1" description="mask interrupt due to lrf of PLLs" />
      </BitField>
      <BitField start="6" size="1" name="MASK_COSC_READY" description="mask interrupt generation due to on board oscillator ready">
        <Enum name="MASK_COSC_READY_0" start="0" description="don't mask interrupt due to on board oscillator ready - interrupt will be created" />
        <Enum name="MASK_COSC_READY_1" start="0x1" description="mask interrupt due to on board oscillator ready" />
      </BitField>
      <BitField start="16" size="1" name="MASK_FLEXSPI_PODF_LOADED" description="mask interrupt generation due to update of flexspi_podf">
        <Enum name="MASK_FLEXSPI_PODF_LOADED_0" start="0" description="don't mask interrupt due to update of flexspi_podf" />
        <Enum name="MASK_FLEXSPI_PODF_LOADED_1" start="0x1" description="mask interrupt due to update of flexspi_podf" />
      </BitField>
      <BitField start="18" size="1" name="MASK_PERCLK_PODF_LOADED" description="mask interrupt generation due to update of perclk_podf">
        <Enum name="MASK_PERCLK_PODF_LOADED_0" start="0" description="don't mask interrupt due to update of perclk_podf" />
        <Enum name="MASK_PERCLK_PODF_LOADED_1" start="0x1" description="mask interrupt due to update of perclk_podf" />
      </BitField>
      <BitField start="20" size="1" name="MASK_AHB_PODF_LOADED" description="mask interrupt generation due to frequency change of ahb_podf">
        <Enum name="MASK_AHB_PODF_LOADED_0" start="0" description="don't mask interrupt due to frequency change of ahb_podf - interrupt will be created" />
        <Enum name="MASK_AHB_PODF_LOADED_1" start="0x1" description="mask interrupt due to frequency change of ahb_podf" />
      </BitField>
      <BitField start="22" size="1" name="MASK_PERIPH_CLK_SEL_LOADED" description="mask interrupt generation due to update of periph_clk_sel.">
        <Enum name="MASK_PERIPH_CLK_SEL_LOADED_0" start="0" description="don't mask interrupt due to update of periph_clk_sel - interrupt will be created" />
        <Enum name="MASK_PERIPH_CLK_SEL_LOADED_1" start="0x1" description="mask interrupt due to update of periph_clk_sel" />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="CCM_CCOSR" access="Read/Write" description="CCM Clock Output Source Register" reset_value="0xA0001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKO1_SEL" description="Selection of the clock to be generated on CCM_CLKO1">
        <Enum name="CLKO1_SEL_0" start="0" description="pll3_sw_clk (divided by 2)" />
        <Enum name="CLKO1_SEL_1" start="0x1" description="PLL2 (divided by 2)" />
        <Enum name="CLKO1_SEL_2" start="0x2" description="ENET PLL (divided by 2)" />
        <Enum name="CLKO1_SEL_11" start="0xB" description="core_clk_root" />
        <Enum name="CLKO1_SEL_12" start="0xC" description="ipg_clk_root" />
        <Enum name="CLKO1_SEL_13" start="0xD" description="perclk_root" />
        <Enum name="CLKO1_SEL_15" start="0xF" description="pll4_main_clk" />
      </BitField>
      <BitField start="4" size="3" name="CLKO1_DIV" description="Setting the divider of CCM_CLKO1">
        <Enum name="CLKO1_DIV_0" start="0" description="divide by 1" />
        <Enum name="CLKO1_DIV_1" start="0x1" description="divide by 2" />
        <Enum name="CLKO1_DIV_2" start="0x2" description="divide by 3" />
        <Enum name="CLKO1_DIV_3" start="0x3" description="divide by 4" />
        <Enum name="CLKO1_DIV_4" start="0x4" description="divide by 5" />
        <Enum name="CLKO1_DIV_5" start="0x5" description="divide by 6" />
        <Enum name="CLKO1_DIV_6" start="0x6" description="divide by 7" />
        <Enum name="CLKO1_DIV_7" start="0x7" description="divide by 8" />
      </BitField>
      <BitField start="7" size="1" name="CLKO1_EN" description="Enable of CCM_CLKO1 clock">
        <Enum name="CLKO1_EN_0" start="0" description="CCM_CLKO1 disabled." />
        <Enum name="CLKO1_EN_1" start="0x1" description="CCM_CLKO1 enabled." />
      </BitField>
      <BitField start="8" size="1" name="CLK_OUT_SEL" description="CCM_CLKO1 output to reflect CCM_CLKO1 or CCM_CLKO2 clocks">
        <Enum name="CLK_OUT_SEL_0" start="0" description="CCM_CLKO1 output drives CCM_CLKO1 clock" />
        <Enum name="CLK_OUT_SEL_1" start="0x1" description="CCM_CLKO1 output drives CCM_CLKO2 clock" />
      </BitField>
      <BitField start="16" size="5" name="CLKO2_SEL" description="Selection of the clock to be generated on CCM_CLKO2">
        <Enum name="CLKO2_SEL_6" start="0x6" description="lpi2c_clk_root" />
        <Enum name="CLKO2_SEL_14" start="0xE" description="osc_clk" />
        <Enum name="CLKO2_SEL_16" start="0x10" description="lpspi_clk_root" />
        <Enum name="CLKO2_SEL_18" start="0x12" description="sai1_clk_root" />
        <Enum name="CLKO2_SEL_20" start="0x14" description="sai3_clk_root" />
        <Enum name="CLKO2_SEL_22" start="0x16" description="trace_clk_root" />
        <Enum name="CLKO2_SEL_27" start="0x1B" description="flexspi_clk_root" />
        <Enum name="CLKO2_SEL_28" start="0x1C" description="uart_clk_root" />
        <Enum name="CLKO2_SEL_29" start="0x1D" description="spdif0_clk_root" />
      </BitField>
      <BitField start="21" size="3" name="CLKO2_DIV" description="Setting the divider of CCM_CLKO2">
        <Enum name="CLKO2_DIV_0" start="0" description="divide by 1" />
        <Enum name="CLKO2_DIV_1" start="0x1" description="divide by 2" />
        <Enum name="CLKO2_DIV_2" start="0x2" description="divide by 3" />
        <Enum name="CLKO2_DIV_3" start="0x3" description="divide by 4" />
        <Enum name="CLKO2_DIV_4" start="0x4" description="divide by 5" />
        <Enum name="CLKO2_DIV_5" start="0x5" description="divide by 6" />
        <Enum name="CLKO2_DIV_6" start="0x6" description="divide by 7" />
        <Enum name="CLKO2_DIV_7" start="0x7" description="divide by 8" />
      </BitField>
      <BitField start="24" size="1" name="CLKO2_EN" description="Enable of CCM_CLKO2 clock">
        <Enum name="CLKO2_EN_0" start="0" description="CCM_CLKO2 disabled." />
        <Enum name="CLKO2_EN_1" start="0x1" description="CCM_CLKO2 enabled." />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="CCM_CGPR" access="Read/Write" description="CCM General Purpose Register" reset_value="0xC000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PMIC_DELAY_SCALER" description="Defines clock dividion of clock for stby_count (pmic delay counter)">
        <Enum name="PMIC_DELAY_SCALER_0" start="0" description="clock is not divided" />
        <Enum name="PMIC_DELAY_SCALER_1" start="0x1" description="clock is divided /8" />
      </BitField>
      <BitField start="4" size="1" name="EFUSE_PROG_SUPPLY_GATE" description="Defines the value of the output signal cgpr_dout[4]. Gate of program supply for efuse programing">
        <Enum name="EFUSE_PROG_SUPPLY_GATE_0" start="0" description="fuse programing supply voltage is gated off to the efuse module" />
        <Enum name="EFUSE_PROG_SUPPLY_GATE_1" start="0x1" description="allow fuse programing." />
      </BitField>
      <BitField start="14" size="2" name="SYS_MEM_DS_CTRL" description="System memory DS control">
        <Enum name="SYS_MEM_DS_CTRL_0" start="0" description="Disable memory DS mode always" />
        <Enum name="SYS_MEM_DS_CTRL_1" start="0x1" description="Enable memory (outside ARM platform) DS mode when system STOP and PLL are disabled" />
        <Enum name="SYS_MEM_DS_CTRL_2" start="0b1x" description="enable memory (outside ARM platform) DS mode when system is in STOP mode" />
      </BitField>
      <BitField start="16" size="1" name="FPL" description="Fast PLL enable.">
        <Enum name="FPL_0" start="0" description="Engage PLL enable default way." />
        <Enum name="FPL_1" start="0x1" description="Engage PLL enable 3 CKIL clocks earlier at exiting low power mode (STOP). Should be used only if 24MHz OSC was active in low power mode." />
      </BitField>
      <BitField start="17" size="1" name="INT_MEM_CLK_LPM" description="Control for the Deep Sleep signal to the ARM Platform memories with additional control logic based on the ARM WFI signal">
        <Enum name="INT_MEM_CLK_LPM_0" start="0" description="Disable the clock to the ARM platform memories when entering Low Power Mode" />
        <Enum name="INT_MEM_CLK_LPM_1" start="0x1" description="Keep the clocks to the ARM platform memories enabled only if an interrupt is pending when entering Low Power Modes (WAIT and STOP without power gating)" />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="CCM_CCGR0" access="Read/Write" description="CCM Clock Gating Register 0" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CG0" description="aips_tz1 clocks (aips_tz1_clk_enable)" />
      <BitField start="2" size="2" name="CG1" description="aips_tz2 clocks (aips_tz2_clk_enable)" />
      <BitField start="4" size="2" name="CG2" description="mqs clock ( mqs_hmclk_clock_enable)" />
      <BitField start="6" size="2" name="CG3" description="flexspi_exsc clock (flexspi_exsc_clk_enable)" />
      <BitField start="8" size="2" name="CG4" description="sim_m_clk_r_clk_enable" />
      <BitField start="10" size="2" name="CG5" description="dcp clock (dcp_clk_enable)" />
      <BitField start="12" size="2" name="CG6" description="lpuart3 clock (lpuart3_clk_enable)" />
      <BitField start="14" size="2" name="CG7" description="Reserved" />
      <BitField start="16" size="2" name="CG8" description="Reserved" />
      <BitField start="18" size="2" name="CG9" description="Reserved" />
      <BitField start="20" size="2" name="CG10" description="Reserved" />
      <BitField start="22" size="2" name="CG11" description="trace clock (trace_clk_enable)" />
      <BitField start="24" size="2" name="CG12" description="gpt2 bus clocks (gpt2_bus_clk_enable)" />
      <BitField start="26" size="2" name="CG13" description="gpt2 serial clocks (gpt2_serial_clk_enable)" />
      <BitField start="28" size="2" name="CG14" description="lpuart2 clock (lpuart2_clk_enable)" />
      <BitField start="30" size="2" name="CG15" description="gpio2_clocks (gpio2_clk_enable)" />
    </Register>
    <Register start="+0x6C" size="4" name="CCM_CCGR1" access="Read/Write" description="CCM Clock Gating Register 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CG0" description="lpspi1 clocks (lpspi1_clk_enable)" />
      <BitField start="2" size="2" name="CG1" description="lpspi2 clocks (lpspi2_clk_enable)" />
      <BitField start="4" size="2" name="CG2" description="Reserved" />
      <BitField start="6" size="2" name="CG3" description="Reserved" />
      <BitField start="8" size="2" name="CG4" description="Reserved" />
      <BitField start="10" size="2" name="CG5" description="Reserved" />
      <BitField start="12" size="2" name="CG6" description="pit clocks (pit_clk_enable)" />
      <BitField start="14" size="2" name="CG7" description="Reserved" />
      <BitField start="16" size="2" name="CG8" description="adc1 clock (adc1_clk_enable)" />
      <BitField start="18" size="2" name="CG9" description="Reserved" />
      <BitField start="20" size="2" name="CG10" description="gpt1 bus clock (gpt_clk_enable)" />
      <BitField start="22" size="2" name="CG11" description="gpt1 serial clock (gpt_serial_clk_enable)" />
      <BitField start="24" size="2" name="CG12" description="lpuart4 clock (lpuart4_clk_enable)" />
      <BitField start="26" size="2" name="CG13" description="gpio1 clock (gpio1_clk_enable)" />
      <BitField start="28" size="2" name="CG14" description="csu clock (csu_clk_enable)" />
      <BitField start="30" size="2" name="CG15" description="gpio5 clock (gpio5_clk_enable)" />
    </Register>
    <Register start="+0x70" size="4" name="CCM_CCGR2" access="Read/Write" description="CCM Clock Gating Register 2" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CG0" description="ocram_exsc clock (ocram_exsc_clk_enable)" />
      <BitField start="2" size="2" name="CG1" description="Reserved" />
      <BitField start="4" size="2" name="CG2" description="iomuxc_snvs clock (iomuxc_snvs_clk_enable)" />
      <BitField start="6" size="2" name="CG3" description="lpi2c1 clock (lpi2c1_clk_enable)" />
      <BitField start="8" size="2" name="CG4" description="lpi2c2 clock (lpi2c2_clk_enable)" />
      <BitField start="10" size="2" name="CG5" description="Reserved" />
      <BitField start="12" size="2" name="CG6" description="OCOTP_CTRL clock (iim_clk_enable)" />
      <BitField start="14" size="2" name="CG7" description="Reserved" />
      <BitField start="16" size="2" name="CG8" description="Reserved" />
      <BitField start="18" size="2" name="CG9" description="Reserved" />
      <BitField start="20" size="2" name="CG10" description="Reserved" />
      <BitField start="22" size="2" name="CG11" description="xbar1 clock (xbar1_clk_enable)" />
      <BitField start="24" size="2" name="CG12" description="Reserved" />
      <BitField start="26" size="2" name="CG13" description="Reserved" />
      <BitField start="28" size="2" name="CG14" description="Reserved" />
      <BitField start="30" size="2" name="CG15" description="Reserved" />
    </Register>
    <Register start="+0x74" size="4" name="CCM_CCGR3" access="Read/Write" description="CCM Clock Gating Register 3" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CG0" description="Reserved" />
      <BitField start="2" size="2" name="CG1" description="Reserved" />
      <BitField start="4" size="2" name="CG2" description="Reserved" />
      <BitField start="6" size="2" name="CG3" description="Reserved" />
      <BitField start="8" size="2" name="CG4" description="aoi1 clock (aoi1_clk_enable)" />
      <BitField start="10" size="2" name="CG5" description="Reserved" />
      <BitField start="12" size="2" name="CG6" description="Reserved" />
      <BitField start="14" size="2" name="CG7" description="ewm clocks (ewm_clk_enable)" />
      <BitField start="16" size="2" name="CG8" description="wdog1 clock (wdog1_clk_enable)" />
      <BitField start="18" size="2" name="CG9" description="flexram clock (flexram_clk_enable)" />
      <BitField start="20" size="2" name="CG10" description="Reserved" />
      <BitField start="22" size="2" name="CG11" description="Reserved" />
      <BitField start="24" size="2" name="CG12" description="Reserved" />
      <BitField start="26" size="2" name="CG13" description="Reserved" />
      <BitField start="28" size="2" name="CG14" description="The OCRAM clock cannot be turned off when the CM cache is running on this device." />
      <BitField start="30" size="2" name="CG15" description="iomuxc_snvs_gpr clock (iomuxc_snvs_gpr_clk_enable)" />
    </Register>
    <Register start="+0x78" size="4" name="CCM_CCGR4" access="Read/Write" description="CCM Clock Gating Register 4" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CG0" description="sim_m7_clk_r_enable" />
      <BitField start="2" size="2" name="CG1" description="iomuxc clock (iomuxc_clk_enable)" />
      <BitField start="4" size="2" name="CG2" description="iomuxc gpr clock (iomuxc_gpr_clk_enable)" />
      <BitField start="6" size="2" name="CG3" description="Reserved" />
      <BitField start="8" size="2" name="CG4" description="sim_m7 clock (sim_m7_clk_enable)" />
      <BitField start="10" size="2" name="CG5" description="Reserved" />
      <BitField start="12" size="2" name="CG6" description="sim_m clocks (sim_m_clk_enable)" />
      <BitField start="14" size="2" name="CG7" description="sim_ems clocks (sim_ems_clk_enable)" />
      <BitField start="16" size="2" name="CG8" description="pwm1 clocks (pwm1_clk_enable)" />
      <BitField start="18" size="2" name="CG9" description="Reserved" />
      <BitField start="20" size="2" name="CG10" description="Reserved" />
      <BitField start="22" size="2" name="CG11" description="Reserved" />
      <BitField start="24" size="2" name="CG12" description="Reserved" />
      <BitField start="26" size="2" name="CG13" description="Reserved" />
      <BitField start="28" size="2" name="CG14" description="Reserved" />
      <BitField start="30" size="2" name="CG15" description="dma_ps clocks (dma_ps_clk_enable)" />
    </Register>
    <Register start="+0x7C" size="4" name="CCM_CCGR5" access="Read/Write" description="CCM Clock Gating Register 5" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CG0" description="rom clock (rom_clk_enable)" />
      <BitField start="2" size="2" name="CG1" description="flexio1 clock (flexio1_clk_enable)" />
      <BitField start="4" size="2" name="CG2" description="wdog3 clock (wdog3_clk_enable)" />
      <BitField start="6" size="2" name="CG3" description="dma clock (dma_clk_enable)" />
      <BitField start="8" size="2" name="CG4" description="kpp clock (kpp_clk_enable)" />
      <BitField start="10" size="2" name="CG5" description="wdog2 clock (wdog2_clk_enable)" />
      <BitField start="12" size="2" name="CG6" description="Reserved" />
      <BitField start="14" size="2" name="CG7" description="spdif clock (spdif_clk_enable)" />
      <BitField start="16" size="2" name="CG8" description="Reserved" />
      <BitField start="18" size="2" name="CG9" description="sai1 clock (sai1_clk_enable)" />
      <BitField start="20" size="2" name="CG10" description="Reserved" />
      <BitField start="22" size="2" name="CG11" description="sai3 clock (sai3_clk_enable)" />
      <BitField start="24" size="2" name="CG12" description="lpuart1 clock (lpuart1_clk_enable)" />
      <BitField start="26" size="2" name="CG13" description="Reserved" />
      <BitField start="28" size="2" name="CG14" description="snvs_hp clock (snvs_hp_clk_enable)" />
      <BitField start="30" size="2" name="CG15" description="snvs_lp clock (snvs_lp_clk_enable)" />
    </Register>
    <Register start="+0x80" size="4" name="CCM_CCGR6" access="Read/Write" description="CCM Clock Gating Register 6" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CG0" description="usboh3 clock (usboh3_clk_enable)" />
      <BitField start="2" size="2" name="CG1" description="Reserved" />
      <BitField start="4" size="2" name="CG2" description="Reserved" />
      <BitField start="6" size="2" name="CG3" description="dcdc clocks (dcdc_clk_enable)" />
      <BitField start="8" size="2" name="CG4" description="Reserved" />
      <BitField start="10" size="2" name="CG5" description="flexspi clocks (flexspi_clk_enable) sim_ems_clk_enable must also be cleared, when flexspi_clk_enable is cleared" />
      <BitField start="12" size="2" name="CG6" description="trng clock (trng_clk_enable)" />
      <BitField start="14" size="2" name="CG7" description="Reserved" />
      <BitField start="16" size="2" name="CG8" description="Reserved" />
      <BitField start="18" size="2" name="CG9" description="Reserved" />
      <BitField start="20" size="2" name="CG10" description="sim_per clock (sim_per_clk_enable)" />
      <BitField start="22" size="2" name="CG11" description="anadig clocks (anadig_clk_enable)" />
      <BitField start="24" size="2" name="CG12" description="Reserved" />
      <BitField start="26" size="2" name="CG13" description="Reserved" />
      <BitField start="28" size="2" name="CG14" description="Reserved" />
      <BitField start="30" size="2" name="CG15" description="Reserved" />
    </Register>
    <Register start="+0x88" size="4" name="CCM_CMEOR" access="Read/Write" description="CCM Module Enable Overide Register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="MOD_EN_OV_GPT" description="Overide clock enable signal from GPT - clock will not be gated based on GPT's signal 'ipg_enable_clk'">
        <Enum name="MOD_EN_OV_GPT_0" start="0" description="don't override module enable signal" />
        <Enum name="MOD_EN_OV_GPT_1" start="0x1" description="override module enable signal" />
      </BitField>
      <BitField start="6" size="1" name="MOD_EN_OV_PIT" description="Overide clock enable signal from PIT - clock will not be gated based on PIT's signal 'ipg_enable_clk'">
        <Enum name="MOD_EN_OV_PIT_0" start="0" description="don't override module enable signal" />
        <Enum name="MOD_EN_OV_PIT_1" start="0x1" description="override module enable signal" />
      </BitField>
      <BitField start="9" size="1" name="MOD_EN_OV_TRNG" description="Overide clock enable signal from TRNG">
        <Enum name="MOD_EN_OV_TRNG_0" start="0" description="don't override module enable signal" />
        <Enum name="MOD_EN_OV_TRNG_1" start="0x1" description="override module enable signal" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ROMC" start="0x40180000" description="ROMC">
    <Register start="+0xD4+0" size="4" name="ROMC_ROMPATCH7D" access="Read/Write" description="ROMC Data Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAX" description="Data Fix Registers - Stores the data used for 1-word data fix operations" />
    </Register>
    <Register start="+0xD4+4" size="4" name="ROMC_ROMPATCH6D" access="Read/Write" description="ROMC Data Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAX" description="Data Fix Registers - Stores the data used for 1-word data fix operations" />
    </Register>
    <Register start="+0xD4+8" size="4" name="ROMC_ROMPATCH5D" access="Read/Write" description="ROMC Data Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAX" description="Data Fix Registers - Stores the data used for 1-word data fix operations" />
    </Register>
    <Register start="+0xD4+12" size="4" name="ROMC_ROMPATCH4D" access="Read/Write" description="ROMC Data Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAX" description="Data Fix Registers - Stores the data used for 1-word data fix operations" />
    </Register>
    <Register start="+0xD4+16" size="4" name="ROMC_ROMPATCH3D" access="Read/Write" description="ROMC Data Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAX" description="Data Fix Registers - Stores the data used for 1-word data fix operations" />
    </Register>
    <Register start="+0xD4+20" size="4" name="ROMC_ROMPATCH2D" access="Read/Write" description="ROMC Data Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAX" description="Data Fix Registers - Stores the data used for 1-word data fix operations" />
    </Register>
    <Register start="+0xD4+24" size="4" name="ROMC_ROMPATCH1D" access="Read/Write" description="ROMC Data Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAX" description="Data Fix Registers - Stores the data used for 1-word data fix operations" />
    </Register>
    <Register start="+0xD4+28" size="4" name="ROMC_ROMPATCH0D" access="Read/Write" description="ROMC Data Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAX" description="Data Fix Registers - Stores the data used for 1-word data fix operations" />
    </Register>
    <Register start="+0xF4" size="4" name="ROMC_ROMPATCHCNTL" access="Read/Write" description="ROMC Control Register" reset_value="0x8400000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATAFIX" description="Data Fix Enable - Controls the use of the first 8 address comparators for 1-word data fix or for code patch routine">
        <Enum name="DATAFIX_0" start="0" description="Address comparator triggers a opcode patch" />
        <Enum name="DATAFIX_1" start="0x1" description="Address comparator triggers a data fix" />
      </BitField>
      <BitField start="29" size="1" name="DIS" description="ROMC Disable -- This bit, when set, disables all ROMC operations">
        <Enum name="DIS_0" start="0" description="Does not affect any ROMC functions (default)" />
        <Enum name="DIS_1" start="0x1" description="Disable all ROMC functions: data fixing, and opcode patching" />
      </BitField>
    </Register>
    <Register start="+0xF8" size="4" name="ROMC_ROMPATCHENH" access="ReadOnly" description="ROMC Enable Register High" reset_value="0" reset_mask="0xFFFFFFFF" />
    <Register start="+0xFC" size="4" name="ROMC_ROMPATCHENL" access="Read/Write" description="ROMC Enable Register Low" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ENABLE" description="Enable Address Comparator - This bit enables the corresponding address comparator to trigger an event">
        <Enum name="ENABLE_0" start="0" description="Address comparator disabled" />
        <Enum name="ENABLE_1" start="0x1" description="Address comparator enabled, ROMC will trigger a opcode patch or data fix event upon matching of the associated address" />
      </BitField>
    </Register>
    <Register start="+0x100+0" size="4" name="ROMC_ROMPATCH0A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+4" size="4" name="ROMC_ROMPATCH1A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+8" size="4" name="ROMC_ROMPATCH2A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+12" size="4" name="ROMC_ROMPATCH3A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+16" size="4" name="ROMC_ROMPATCH4A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+20" size="4" name="ROMC_ROMPATCH5A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+24" size="4" name="ROMC_ROMPATCH6A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+28" size="4" name="ROMC_ROMPATCH7A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+32" size="4" name="ROMC_ROMPATCH8A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+36" size="4" name="ROMC_ROMPATCH9A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+40" size="4" name="ROMC_ROMPATCH10A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+44" size="4" name="ROMC_ROMPATCH11A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+48" size="4" name="ROMC_ROMPATCH12A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+52" size="4" name="ROMC_ROMPATCH13A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+56" size="4" name="ROMC_ROMPATCH14A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x100+60" size="4" name="ROMC_ROMPATCH15A" access="Read/Write" description="ROMC Address Registers" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="THUMBX" description="THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an Arm opcode patch">
        <Enum name="THUMBX_0" start="0" description="Arm patch" />
        <Enum name="THUMBX_1" start="0x1" description="THUMB patch (ignore if data fix)" />
      </BitField>
      <BitField start="1" size="22" name="ADDRX" description="Address Comparator Registers - Indicates the memory address to be watched" />
    </Register>
    <Register start="+0x208" size="4" name="ROMC_ROMPATCHSR" access="Read/Write" description="ROMC Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="SOURCE" description="ROMC Source Number - Binary encoding of the number of the address comparator which has an address match in the most recent patch event on ROMC AHB">
        <Enum name="SOURCE_0" start="0" description="Address Comparator 0 matched" />
        <Enum name="SOURCE_1" start="0x1" description="Address Comparator 1 matched" />
        <Enum name="SOURCE_15" start="0xF" description="Address Comparator 15 matched" />
      </BitField>
      <BitField start="17" size="1" name="SW" description="ROMC AHB Multiple Address Comparator matches Indicator - Indicates that multiple address comparator matches occurred">
        <Enum name="SW_0" start="0" description="no event or comparator collisions" />
        <Enum name="SW_1" start="0x1" description="a collision has occurred" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" start="0x40184000" description="LPUART">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is ANDed with the input trigger." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from STAT[RXEDGIF] are disabled." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt is requested when STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio">
        <Enum name="OSR_0" start="0" description="Writing 0 to this field will result in an oversampling ratio of 16" />
        <Enum name="OSR_3" start="0x3" description="Oversampling ratio of 4, requires BOTHEDGE to be set." />
        <Enum name="OSR_4" start="0x4" description="Oversampling ratio of 5, requires BOTHEDGE to be set." />
        <Enum name="OSR_5" start="0x5" description="Oversampling ratio of 6, requires BOTHEDGE to be set." />
        <Enum name="OSR_6" start="0x6" description="Oversampling ratio of 7, requires BOTHEDGE to be set." />
        <Enum name="OSR_7" start="0x7" description="Oversampling ratio of 8." />
        <Enum name="OSR_8" start="0x8" description="Oversampling ratio of 9." />
        <Enum name="OSR_9" start="0x9" description="Oversampling ratio of 10." />
        <Enum name="OSR_10" start="0xA" description="Oversampling ratio of 11." />
        <Enum name="OSR_11" start="0xB" description="Oversampling ratio of 12." />
        <Enum name="OSR_12" start="0xC" description="Oversampling ratio of 13." />
        <Enum name="OSR_13" start="0xD" description="Oversampling ratio of 14." />
        <Enum name="OSR_14" start="0xE" description="Oversampling ratio of 15." />
        <Enum name="OSR_15" start="0xF" description="Oversampling ratio of 16." />
        <Enum name="OSR_16" start="0x10" description="Oversampling ratio of 17." />
        <Enum name="OSR_17" start="0x11" description="Oversampling ratio of 18." />
        <Enum name="OSR_18" start="0x12" description="Oversampling ratio of 19." />
        <Enum name="OSR_19" start="0x13" description="Oversampling ratio of 20." />
        <Enum name="OSR_20" start="0x14" description="Oversampling ratio of 21." />
        <Enum name="OSR_21" start="0x15" description="Oversampling ratio of 22." />
        <Enum name="OSR_22" start="0x16" description="Oversampling ratio of 23." />
        <Enum name="OSR_23" start="0x17" description="Oversampling ratio of 24." />
        <Enum name="OSR_24" start="0x18" description="Oversampling ratio of 25." />
        <Enum name="OSR_25" start="0x19" description="Oversampling ratio of 26." />
        <Enum name="OSR_26" start="0x1A" description="Oversampling ratio of 27." />
        <Enum name="OSR_27" start="0x1B" description="Oversampling ratio of 28." />
        <Enum name="OSR_28" start="0x1C" description="Oversampling ratio of 29." />
        <Enum name="OSR_29" start="0x1D" description="Oversampling ratio of 30." />
        <Enum name="OSR_30" start="0x1E" description="Oversampling ratio of 31." />
        <Enum name="OSR_31" start="0x1F" description="Oversampling ratio of 32." />
      </BitField>
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in the DATA register." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, or transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, or transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="2" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1." />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="3" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="2" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="3" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART2" start="0x40188000" description="LPUART">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is ANDed with the input trigger." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from STAT[RXEDGIF] are disabled." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt is requested when STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio">
        <Enum name="OSR_0" start="0" description="Writing 0 to this field will result in an oversampling ratio of 16" />
        <Enum name="OSR_3" start="0x3" description="Oversampling ratio of 4, requires BOTHEDGE to be set." />
        <Enum name="OSR_4" start="0x4" description="Oversampling ratio of 5, requires BOTHEDGE to be set." />
        <Enum name="OSR_5" start="0x5" description="Oversampling ratio of 6, requires BOTHEDGE to be set." />
        <Enum name="OSR_6" start="0x6" description="Oversampling ratio of 7, requires BOTHEDGE to be set." />
        <Enum name="OSR_7" start="0x7" description="Oversampling ratio of 8." />
        <Enum name="OSR_8" start="0x8" description="Oversampling ratio of 9." />
        <Enum name="OSR_9" start="0x9" description="Oversampling ratio of 10." />
        <Enum name="OSR_10" start="0xA" description="Oversampling ratio of 11." />
        <Enum name="OSR_11" start="0xB" description="Oversampling ratio of 12." />
        <Enum name="OSR_12" start="0xC" description="Oversampling ratio of 13." />
        <Enum name="OSR_13" start="0xD" description="Oversampling ratio of 14." />
        <Enum name="OSR_14" start="0xE" description="Oversampling ratio of 15." />
        <Enum name="OSR_15" start="0xF" description="Oversampling ratio of 16." />
        <Enum name="OSR_16" start="0x10" description="Oversampling ratio of 17." />
        <Enum name="OSR_17" start="0x11" description="Oversampling ratio of 18." />
        <Enum name="OSR_18" start="0x12" description="Oversampling ratio of 19." />
        <Enum name="OSR_19" start="0x13" description="Oversampling ratio of 20." />
        <Enum name="OSR_20" start="0x14" description="Oversampling ratio of 21." />
        <Enum name="OSR_21" start="0x15" description="Oversampling ratio of 22." />
        <Enum name="OSR_22" start="0x16" description="Oversampling ratio of 23." />
        <Enum name="OSR_23" start="0x17" description="Oversampling ratio of 24." />
        <Enum name="OSR_24" start="0x18" description="Oversampling ratio of 25." />
        <Enum name="OSR_25" start="0x19" description="Oversampling ratio of 26." />
        <Enum name="OSR_26" start="0x1A" description="Oversampling ratio of 27." />
        <Enum name="OSR_27" start="0x1B" description="Oversampling ratio of 28." />
        <Enum name="OSR_28" start="0x1C" description="Oversampling ratio of 29." />
        <Enum name="OSR_29" start="0x1D" description="Oversampling ratio of 30." />
        <Enum name="OSR_30" start="0x1E" description="Oversampling ratio of 31." />
        <Enum name="OSR_31" start="0x1F" description="Oversampling ratio of 32." />
      </BitField>
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in the DATA register." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, or transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, or transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="2" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1." />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="3" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="2" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="3" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART3" start="0x4018C000" description="LPUART">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is ANDed with the input trigger." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from STAT[RXEDGIF] are disabled." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt is requested when STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio">
        <Enum name="OSR_0" start="0" description="Writing 0 to this field will result in an oversampling ratio of 16" />
        <Enum name="OSR_3" start="0x3" description="Oversampling ratio of 4, requires BOTHEDGE to be set." />
        <Enum name="OSR_4" start="0x4" description="Oversampling ratio of 5, requires BOTHEDGE to be set." />
        <Enum name="OSR_5" start="0x5" description="Oversampling ratio of 6, requires BOTHEDGE to be set." />
        <Enum name="OSR_6" start="0x6" description="Oversampling ratio of 7, requires BOTHEDGE to be set." />
        <Enum name="OSR_7" start="0x7" description="Oversampling ratio of 8." />
        <Enum name="OSR_8" start="0x8" description="Oversampling ratio of 9." />
        <Enum name="OSR_9" start="0x9" description="Oversampling ratio of 10." />
        <Enum name="OSR_10" start="0xA" description="Oversampling ratio of 11." />
        <Enum name="OSR_11" start="0xB" description="Oversampling ratio of 12." />
        <Enum name="OSR_12" start="0xC" description="Oversampling ratio of 13." />
        <Enum name="OSR_13" start="0xD" description="Oversampling ratio of 14." />
        <Enum name="OSR_14" start="0xE" description="Oversampling ratio of 15." />
        <Enum name="OSR_15" start="0xF" description="Oversampling ratio of 16." />
        <Enum name="OSR_16" start="0x10" description="Oversampling ratio of 17." />
        <Enum name="OSR_17" start="0x11" description="Oversampling ratio of 18." />
        <Enum name="OSR_18" start="0x12" description="Oversampling ratio of 19." />
        <Enum name="OSR_19" start="0x13" description="Oversampling ratio of 20." />
        <Enum name="OSR_20" start="0x14" description="Oversampling ratio of 21." />
        <Enum name="OSR_21" start="0x15" description="Oversampling ratio of 22." />
        <Enum name="OSR_22" start="0x16" description="Oversampling ratio of 23." />
        <Enum name="OSR_23" start="0x17" description="Oversampling ratio of 24." />
        <Enum name="OSR_24" start="0x18" description="Oversampling ratio of 25." />
        <Enum name="OSR_25" start="0x19" description="Oversampling ratio of 26." />
        <Enum name="OSR_26" start="0x1A" description="Oversampling ratio of 27." />
        <Enum name="OSR_27" start="0x1B" description="Oversampling ratio of 28." />
        <Enum name="OSR_28" start="0x1C" description="Oversampling ratio of 29." />
        <Enum name="OSR_29" start="0x1D" description="Oversampling ratio of 30." />
        <Enum name="OSR_30" start="0x1E" description="Oversampling ratio of 31." />
        <Enum name="OSR_31" start="0x1F" description="Oversampling ratio of 32." />
      </BitField>
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in the DATA register." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, or transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, or transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="2" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1." />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="3" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="2" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="3" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART4" start="0x40190000" description="LPUART">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x4010003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Identification Number">
        <Enum name="FEATURE_1" start="0x1" description="Standard feature set." />
        <Enum name="FEATURE_3" start="0x3" description="Standard feature set with MODEM/IrDA support." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
    </Register>
    <Register start="+0x8" size="4" name="GLOBAL" access="Read/Write" description="LPUART Global Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset." />
        <Enum name="RST_1" start="0x1" description="Module is reset." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PINCFG" access="Read/Write" description="LPUART Pin Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TRGSEL" description="Trigger Select">
        <Enum name="TRGSEL_0" start="0" description="Input trigger is disabled." />
        <Enum name="TRGSEL_1" start="0x1" description="Input trigger is used instead of RXD pin input." />
        <Enum name="TRGSEL_2" start="0x2" description="Input trigger is used instead of CTS_B pin input." />
        <Enum name="TRGSEL_3" start="0x3" description="Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is ANDed with the input trigger." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="BAUD" access="Read/Write" description="LPUART Baud Rate Register" reset_value="0xF000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SBR" description="Baud Rate Modulo Divisor." />
      <BitField start="13" size="1" name="SBNS" description="Stop Bit Number Select">
        <Enum name="SBNS_0" start="0" description="One stop bit." />
        <Enum name="SBNS_1" start="0x1" description="Two stop bits." />
      </BitField>
      <BitField start="14" size="1" name="RXEDGIE" description="RX Input Active Edge Interrupt Enable">
        <Enum name="RXEDGIE_0" start="0" description="Hardware interrupts from STAT[RXEDGIF] are disabled." />
        <Enum name="RXEDGIE_1" start="0x1" description="Hardware interrupt is requested when STAT[RXEDGIF] flag is 1." />
      </BitField>
      <BitField start="15" size="1" name="LBKDIE" description="LIN Break Detect Interrupt Enable">
        <Enum name="LBKDIE_0" start="0" description="Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling)." />
        <Enum name="LBKDIE_1" start="0x1" description="Hardware interrupt requested when STAT[LBKDIF] flag is 1." />
      </BitField>
      <BitField start="16" size="1" name="RESYNCDIS" description="Resynchronization Disable">
        <Enum name="RESYNCDIS_0" start="0" description="Resynchronization during received data word is supported" />
        <Enum name="RESYNCDIS_1" start="0x1" description="Resynchronization during received data word is disabled" />
      </BitField>
      <BitField start="17" size="1" name="BOTHEDGE" description="Both Edge Sampling">
        <Enum name="BOTHEDGE_0" start="0" description="Receiver samples input data using the rising edge of the baud rate clock." />
        <Enum name="BOTHEDGE_1" start="0x1" description="Receiver samples input data using the rising and falling edge of the baud rate clock." />
      </BitField>
      <BitField start="18" size="2" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Address Match Wakeup" />
        <Enum name="MATCFG_1" start="0x1" description="Idle Match Wakeup" />
        <Enum name="MATCFG_2" start="0x2" description="Match On and Match Off" />
        <Enum name="MATCFG_3" start="0x3" description="Enables RWU on Data Match and Match On/Off for transmitter CTS input" />
      </BitField>
      <BitField start="20" size="1" name="RIDMAE" description="Receiver Idle DMA Enable">
        <Enum name="RIDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RIDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="21" size="1" name="RDMAE" description="Receiver Full DMA Enable">
        <Enum name="RDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="RDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="23" size="1" name="TDMAE" description="Transmitter DMA Enable">
        <Enum name="TDMAE_0" start="0" description="DMA request disabled." />
        <Enum name="TDMAE_1" start="0x1" description="DMA request enabled." />
      </BitField>
      <BitField start="24" size="5" name="OSR" description="Oversampling Ratio">
        <Enum name="OSR_0" start="0" description="Writing 0 to this field will result in an oversampling ratio of 16" />
        <Enum name="OSR_3" start="0x3" description="Oversampling ratio of 4, requires BOTHEDGE to be set." />
        <Enum name="OSR_4" start="0x4" description="Oversampling ratio of 5, requires BOTHEDGE to be set." />
        <Enum name="OSR_5" start="0x5" description="Oversampling ratio of 6, requires BOTHEDGE to be set." />
        <Enum name="OSR_6" start="0x6" description="Oversampling ratio of 7, requires BOTHEDGE to be set." />
        <Enum name="OSR_7" start="0x7" description="Oversampling ratio of 8." />
        <Enum name="OSR_8" start="0x8" description="Oversampling ratio of 9." />
        <Enum name="OSR_9" start="0x9" description="Oversampling ratio of 10." />
        <Enum name="OSR_10" start="0xA" description="Oversampling ratio of 11." />
        <Enum name="OSR_11" start="0xB" description="Oversampling ratio of 12." />
        <Enum name="OSR_12" start="0xC" description="Oversampling ratio of 13." />
        <Enum name="OSR_13" start="0xD" description="Oversampling ratio of 14." />
        <Enum name="OSR_14" start="0xE" description="Oversampling ratio of 15." />
        <Enum name="OSR_15" start="0xF" description="Oversampling ratio of 16." />
        <Enum name="OSR_16" start="0x10" description="Oversampling ratio of 17." />
        <Enum name="OSR_17" start="0x11" description="Oversampling ratio of 18." />
        <Enum name="OSR_18" start="0x12" description="Oversampling ratio of 19." />
        <Enum name="OSR_19" start="0x13" description="Oversampling ratio of 20." />
        <Enum name="OSR_20" start="0x14" description="Oversampling ratio of 21." />
        <Enum name="OSR_21" start="0x15" description="Oversampling ratio of 22." />
        <Enum name="OSR_22" start="0x16" description="Oversampling ratio of 23." />
        <Enum name="OSR_23" start="0x17" description="Oversampling ratio of 24." />
        <Enum name="OSR_24" start="0x18" description="Oversampling ratio of 25." />
        <Enum name="OSR_25" start="0x19" description="Oversampling ratio of 26." />
        <Enum name="OSR_26" start="0x1A" description="Oversampling ratio of 27." />
        <Enum name="OSR_27" start="0x1B" description="Oversampling ratio of 28." />
        <Enum name="OSR_28" start="0x1C" description="Oversampling ratio of 29." />
        <Enum name="OSR_29" start="0x1D" description="Oversampling ratio of 30." />
        <Enum name="OSR_30" start="0x1E" description="Oversampling ratio of 31." />
        <Enum name="OSR_31" start="0x1F" description="Oversampling ratio of 32." />
      </BitField>
      <BitField start="29" size="1" name="M10" description="10-bit Mode select">
        <Enum name="M10_0" start="0" description="Receiver and transmitter use 7-bit to 9-bit data characters." />
        <Enum name="M10_1" start="0x1" description="Receiver and transmitter use 10-bit data characters." />
      </BitField>
      <BitField start="30" size="1" name="MAEN2" description="Match Address Mode Enable 2">
        <Enum name="MAEN2_0" start="0" description="Normal operation." />
        <Enum name="MAEN2_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA2]." />
      </BitField>
      <BitField start="31" size="1" name="MAEN1" description="Match Address Mode Enable 1">
        <Enum name="MAEN1_0" start="0" description="Normal operation." />
        <Enum name="MAEN1_1" start="0x1" description="Enables automatic address matching or data matching mode for MATCH[MA1]." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="STAT" access="Read/Write" description="LPUART Status Register" reset_value="0xC00000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="MA2F" description="Match 2 Flag">
        <Enum name="MA2F_0" start="0" description="Received data is not equal to MA2" />
        <Enum name="MA2F_1" start="0x1" description="Received data is equal to MA2" />
      </BitField>
      <BitField start="15" size="1" name="MA1F" description="Match 1 Flag">
        <Enum name="MA1F_0" start="0" description="Received data is not equal to MA1" />
        <Enum name="MA1F_1" start="0x1" description="Received data is equal to MA1" />
      </BitField>
      <BitField start="16" size="1" name="PF" description="Parity Error Flag">
        <Enum name="PF_0" start="0" description="No parity error." />
        <Enum name="PF_1" start="0x1" description="Parity error." />
      </BitField>
      <BitField start="17" size="1" name="FE" description="Framing Error Flag">
        <Enum name="FE_0" start="0" description="No framing error detected. This does not guarantee the framing is correct." />
        <Enum name="FE_1" start="0x1" description="Framing error." />
      </BitField>
      <BitField start="18" size="1" name="NF" description="Noise Flag">
        <Enum name="NF_0" start="0" description="No noise detected." />
        <Enum name="NF_1" start="0x1" description="Noise detected in the received character in the DATA register." />
      </BitField>
      <BitField start="19" size="1" name="OR" description="Receiver Overrun Flag">
        <Enum name="OR_0" start="0" description="No overrun." />
        <Enum name="OR_1" start="0x1" description="Receive overrun (new LPUART data lost)." />
      </BitField>
      <BitField start="20" size="1" name="IDLE" description="Idle Line Flag">
        <Enum name="IDLE_0" start="0" description="No idle line detected." />
        <Enum name="IDLE_1" start="0x1" description="Idle line was detected." />
      </BitField>
      <BitField start="21" size="1" name="RDRF" description="Receive Data Register Full Flag">
        <Enum name="RDRF_0" start="0" description="Receive data buffer empty." />
        <Enum name="RDRF_1" start="0x1" description="Receive data buffer full." />
      </BitField>
      <BitField start="22" size="1" name="TC" description="Transmission Complete Flag">
        <Enum name="TC_0" start="0" description="Transmitter active (sending data, a preamble, or a break)." />
        <Enum name="TC_1" start="0x1" description="Transmitter idle (transmission activity complete)." />
      </BitField>
      <BitField start="23" size="1" name="TDRE" description="Transmit Data Register Empty Flag">
        <Enum name="TDRE_0" start="0" description="Transmit data buffer full." />
        <Enum name="TDRE_1" start="0x1" description="Transmit data buffer empty." />
      </BitField>
      <BitField start="24" size="1" name="RAF" description="Receiver Active Flag">
        <Enum name="RAF_0" start="0" description="LPUART receiver idle waiting for a start bit." />
        <Enum name="RAF_1" start="0x1" description="LPUART receiver active (RXD input not idle)." />
      </BitField>
      <BitField start="25" size="1" name="LBKDE" description="LIN Break Detection Enable">
        <Enum name="LBKDE_0" start="0" description="LIN break detect is disabled, normal break character can be detected." />
        <Enum name="LBKDE_1" start="0x1" description="LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1)." />
      </BitField>
      <BitField start="26" size="1" name="BRK13" description="Break Character Generation Length">
        <Enum name="BRK13_0" start="0" description="Break character is transmitted with length of 9 to 13 bit times." />
        <Enum name="BRK13_1" start="0x1" description="Break character is transmitted with length of 12 to 15 bit times." />
      </BitField>
      <BitField start="27" size="1" name="RWUID" description="Receive Wake Up Idle Detect">
        <Enum name="RWUID_0" start="0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match." />
        <Enum name="RWUID_1" start="0x1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match." />
      </BitField>
      <BitField start="28" size="1" name="RXINV" description="Receive Data Inversion">
        <Enum name="RXINV_0" start="0" description="Receive data not inverted." />
        <Enum name="RXINV_1" start="0x1" description="Receive data inverted." />
      </BitField>
      <BitField start="29" size="1" name="MSBF" description="MSB First">
        <Enum name="MSBF_0" start="0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0." />
        <Enum name="MSBF_1" start="0x1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] and CTRL[PE]." />
      </BitField>
      <BitField start="30" size="1" name="RXEDGIF" description="RXD Pin Active Edge Interrupt Flag">
        <Enum name="RXEDGIF_0" start="0" description="No active edge on the receive pin has occurred." />
        <Enum name="RXEDGIF_1" start="0x1" description="An active edge on the receive pin has occurred." />
      </BitField>
      <BitField start="31" size="1" name="LBKDIF" description="LIN Break Detect Interrupt Flag">
        <Enum name="LBKDIF_0" start="0" description="No LIN break character has been detected." />
        <Enum name="LBKDIF_1" start="0x1" description="LIN break character has been detected." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CTRL" access="Read/Write" description="LPUART Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PT" description="Parity Type">
        <Enum name="PT_0" start="0" description="Even parity." />
        <Enum name="PT_1" start="0x1" description="Odd parity." />
      </BitField>
      <BitField start="1" size="1" name="PE" description="Parity Enable">
        <Enum name="PE_0" start="0" description="No hardware parity generation or checking." />
        <Enum name="PE_1" start="0x1" description="Parity enabled." />
      </BitField>
      <BitField start="2" size="1" name="ILT" description="Idle Line Type Select">
        <Enum name="ILT_0" start="0" description="Idle character bit count starts after start bit." />
        <Enum name="ILT_1" start="0x1" description="Idle character bit count starts after stop bit." />
      </BitField>
      <BitField start="3" size="1" name="WAKE" description="Receiver Wakeup Method Select">
        <Enum name="WAKE_0" start="0" description="Configures RWU for idle-line wakeup." />
        <Enum name="WAKE_1" start="0x1" description="Configures RWU with address-mark wakeup." />
      </BitField>
      <BitField start="4" size="1" name="M" description="9-Bit or 8-Bit Mode Select">
        <Enum name="M_0" start="0" description="Receiver and transmitter use 8-bit data characters." />
        <Enum name="M_1" start="0x1" description="Receiver and transmitter use 9-bit data characters." />
      </BitField>
      <BitField start="5" size="1" name="RSRC" description="Receiver Source Select">
        <Enum name="RSRC_0" start="0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin." />
        <Enum name="RSRC_1" start="0x1" description="Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input." />
      </BitField>
      <BitField start="6" size="1" name="DOZEEN" description="Doze Enable">
        <Enum name="DOZEEN_0" start="0" description="LPUART is enabled in Doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="LPUART is disabled in Doze mode." />
      </BitField>
      <BitField start="7" size="1" name="LOOPS" description="Loop Mode Select">
        <Enum name="LOOPS_0" start="0" description="Normal operation - RXD and TXD use separate pins." />
        <Enum name="LOOPS_1" start="0x1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit)." />
      </BitField>
      <BitField start="8" size="3" name="IDLECFG" description="Idle Configuration">
        <Enum name="IDLECFG_0" start="0" description="1 idle character" />
        <Enum name="IDLECFG_1" start="0x1" description="2 idle characters" />
        <Enum name="IDLECFG_2" start="0x2" description="4 idle characters" />
        <Enum name="IDLECFG_3" start="0x3" description="8 idle characters" />
        <Enum name="IDLECFG_4" start="0x4" description="16 idle characters" />
        <Enum name="IDLECFG_5" start="0x5" description="32 idle characters" />
        <Enum name="IDLECFG_6" start="0x6" description="64 idle characters" />
        <Enum name="IDLECFG_7" start="0x7" description="128 idle characters" />
      </BitField>
      <BitField start="11" size="1" name="M7" description="7-Bit Mode Select">
        <Enum name="M7_0" start="0" description="Receiver and transmitter use 8-bit to 10-bit data characters." />
        <Enum name="M7_1" start="0x1" description="Receiver and transmitter use 7-bit data characters." />
      </BitField>
      <BitField start="14" size="1" name="MA2IE" description="Match 2 Interrupt Enable">
        <Enum name="MA2IE_0" start="0" description="MA2F interrupt disabled" />
        <Enum name="MA2IE_1" start="0x1" description="MA2F interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="MA1IE" description="Match 1 Interrupt Enable">
        <Enum name="MA1IE_0" start="0" description="MA1F interrupt disabled" />
        <Enum name="MA1IE_1" start="0x1" description="MA1F interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="SBK" description="Send Break">
        <Enum name="SBK_0" start="0" description="Normal transmitter operation." />
        <Enum name="SBK_1" start="0x1" description="Queue break character(s) to be sent." />
      </BitField>
      <BitField start="17" size="1" name="RWU" description="Receiver Wakeup Control">
        <Enum name="RWU_0" start="0" description="Normal receiver operation." />
        <Enum name="RWU_1" start="0x1" description="LPUART receiver in standby waiting for wakeup condition." />
      </BitField>
      <BitField start="18" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver enabled." />
      </BitField>
      <BitField start="19" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter enabled." />
      </BitField>
      <BitField start="20" size="1" name="ILIE" description="Idle Line Interrupt Enable">
        <Enum name="ILIE_0" start="0" description="Hardware interrupts from IDLE disabled; use polling." />
        <Enum name="ILIE_1" start="0x1" description="Hardware interrupt requested when IDLE flag is 1." />
      </BitField>
      <BitField start="21" size="1" name="RIE" description="Receiver Interrupt Enable">
        <Enum name="RIE_0" start="0" description="Hardware interrupts from RDRF disabled; use polling." />
        <Enum name="RIE_1" start="0x1" description="Hardware interrupt requested when RDRF flag is 1." />
      </BitField>
      <BitField start="22" size="1" name="TCIE" description="Transmission Complete Interrupt Enable for">
        <Enum name="TCIE_0" start="0" description="Hardware interrupts from TC disabled; use polling." />
        <Enum name="TCIE_1" start="0x1" description="Hardware interrupt requested when TC flag is 1." />
      </BitField>
      <BitField start="23" size="1" name="TIE" description="Transmit Interrupt Enable">
        <Enum name="TIE_0" start="0" description="Hardware interrupts from TDRE disabled; use polling." />
        <Enum name="TIE_1" start="0x1" description="Hardware interrupt requested when TDRE flag is 1." />
      </BitField>
      <BitField start="24" size="1" name="PEIE" description="Parity Error Interrupt Enable">
        <Enum name="PEIE_0" start="0" description="PF interrupts disabled; use polling)." />
        <Enum name="PEIE_1" start="0x1" description="Hardware interrupt requested when PF is set." />
      </BitField>
      <BitField start="25" size="1" name="FEIE" description="Framing Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="FE interrupts disabled; use polling." />
        <Enum name="FEIE_1" start="0x1" description="Hardware interrupt requested when FE is set." />
      </BitField>
      <BitField start="26" size="1" name="NEIE" description="Noise Error Interrupt Enable">
        <Enum name="NEIE_0" start="0" description="NF interrupts disabled; use polling." />
        <Enum name="NEIE_1" start="0x1" description="Hardware interrupt requested when NF is set." />
      </BitField>
      <BitField start="27" size="1" name="ORIE" description="Overrun Interrupt Enable">
        <Enum name="ORIE_0" start="0" description="OR interrupts disabled; use polling." />
        <Enum name="ORIE_1" start="0x1" description="Hardware interrupt requested when OR is set." />
      </BitField>
      <BitField start="28" size="1" name="TXINV" description="Transmit Data Inversion">
        <Enum name="TXINV_0" start="0" description="Transmit data not inverted." />
        <Enum name="TXINV_1" start="0x1" description="Transmit data inverted." />
      </BitField>
      <BitField start="29" size="1" name="TXDIR" description="TXD Pin Direction in Single-Wire Mode">
        <Enum name="TXDIR_0" start="0" description="TXD pin is an input in single-wire mode." />
        <Enum name="TXDIR_1" start="0x1" description="TXD pin is an output in single-wire mode." />
      </BitField>
      <BitField start="30" size="1" name="R9T8" description="Receive Bit 9 / Transmit Bit 8" />
      <BitField start="31" size="1" name="R8T9" description="Receive Bit 8 / Transmit Bit 9" />
    </Register>
    <Register start="+0x1C" size="4" name="DATA" access="Read/Write" description="LPUART Data Register" reset_value="0x1000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="R0T0" description="R0T0" />
      <BitField start="1" size="1" name="R1T1" description="R1T1" />
      <BitField start="2" size="1" name="R2T2" description="R2T2" />
      <BitField start="3" size="1" name="R3T3" description="R3T3" />
      <BitField start="4" size="1" name="R4T4" description="R4T4" />
      <BitField start="5" size="1" name="R5T5" description="R5T5" />
      <BitField start="6" size="1" name="R6T6" description="R6T6" />
      <BitField start="7" size="1" name="R7T7" description="R7T7" />
      <BitField start="8" size="1" name="R8T8" description="R8T8" />
      <BitField start="9" size="1" name="R9T9" description="R9T9" />
      <BitField start="11" size="1" name="IDLINE" description="Idle Line">
        <Enum name="IDLINE_0" start="0" description="Receiver was not idle before receiving this character." />
        <Enum name="IDLINE_1" start="0x1" description="Receiver was idle before receiving this character." />
      </BitField>
      <BitField start="12" size="1" name="RXEMPT" description="Receive Buffer Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer contains valid data." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty, data returned on read is not valid." />
      </BitField>
      <BitField start="13" size="1" name="FRETSC" description="Frame Error / Transmit Special Character">
        <Enum name="FRETSC_0" start="0" description="The dataword was received without a frame error on read, or transmit a normal character on write." />
        <Enum name="FRETSC_1" start="0x1" description="The dataword was received with a frame error, or transmit an idle or break character on transmit." />
      </BitField>
      <BitField start="14" size="1" name="PARITYE" description="PARITYE">
        <Enum name="PARITYE_0" start="0" description="The dataword was received without a parity error." />
        <Enum name="PARITYE_1" start="0x1" description="The dataword was received with a parity error." />
      </BitField>
      <BitField start="15" size="1" name="NOISY" description="NOISY">
        <Enum name="NOISY_0" start="0" description="The dataword was received without noise." />
        <Enum name="NOISY_1" start="0x1" description="The data was received with noise." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MATCH" access="Read/Write" description="LPUART Match Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="MA1" description="Match Address 1" />
      <BitField start="16" size="10" name="MA2" description="Match Address 2" />
    </Register>
    <Register start="+0x24" size="4" name="MODIR" access="Read/Write" description="LPUART Modem IrDA Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXCTSE" description="Transmitter clear-to-send enable">
        <Enum name="TXCTSE_0" start="0" description="CTS has no effect on the transmitter." />
        <Enum name="TXCTSE_1" start="0x1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission." />
      </BitField>
      <BitField start="1" size="1" name="TXRTSE" description="Transmitter request-to-send enable">
        <Enum name="TXRTSE_0" start="0" description="The transmitter has no effect on RTS." />
        <Enum name="TXRTSE_1" start="0x1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit." />
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL" description="Transmitter request-to-send polarity">
        <Enum name="TXRTSPOL_0" start="0" description="Transmitter RTS is active low." />
        <Enum name="TXRTSPOL_1" start="0x1" description="Transmitter RTS is active high." />
      </BitField>
      <BitField start="3" size="1" name="RXRTSE" description="Receiver request-to-send enable">
        <Enum name="RXRTSE_0" start="0" description="The receiver has no effect on RTS." />
        <Enum name="RXRTSE_1" start="0x1" description="RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full." />
      </BitField>
      <BitField start="4" size="1" name="TXCTSC" description="Transmit CTS Configuration">
        <Enum name="TXCTSC_0" start="0" description="CTS input is sampled at the start of each character." />
        <Enum name="TXCTSC_1" start="0x1" description="CTS input is sampled when the transmitter is idle." />
      </BitField>
      <BitField start="5" size="1" name="TXCTSSRC" description="Transmit CTS Source">
        <Enum name="TXCTSSRC_0" start="0" description="CTS input is the CTS_B pin." />
        <Enum name="TXCTSSRC_1" start="0x1" description="CTS input is the inverted Receiver Match result." />
      </BitField>
      <BitField start="8" size="2" name="RTSWATER" description="Receive RTS Configuration" />
      <BitField start="16" size="2" name="TNP" description="Transmitter narrow pulse">
        <Enum name="TNP_0" start="0" description="1/OSR." />
        <Enum name="TNP_1" start="0x1" description="2/OSR." />
        <Enum name="TNP_2" start="0x2" description="3/OSR." />
        <Enum name="TNP_3" start="0x3" description="4/OSR." />
      </BitField>
      <BitField start="18" size="1" name="IREN" description="Infrared enable">
        <Enum name="IREN_0" start="0" description="IR disabled." />
        <Enum name="IREN_1" start="0x1" description="IR enabled." />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="FIFO" access="Read/Write" description="LPUART FIFO Register" reset_value="0xC00011" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RXFIFOSIZE" description="Receive FIFO Buffer Depth">
        <Enum name="RXFIFOSIZE_0" start="0" description="Receive FIFO/Buffer depth = 1 dataword." />
        <Enum name="RXFIFOSIZE_1" start="0x1" description="Receive FIFO/Buffer depth = 4 datawords." />
        <Enum name="RXFIFOSIZE_2" start="0x2" description="Receive FIFO/Buffer depth = 8 datawords." />
        <Enum name="RXFIFOSIZE_3" start="0x3" description="Receive FIFO/Buffer depth = 16 datawords." />
        <Enum name="RXFIFOSIZE_4" start="0x4" description="Receive FIFO/Buffer depth = 32 datawords." />
        <Enum name="RXFIFOSIZE_5" start="0x5" description="Receive FIFO/Buffer depth = 64 datawords." />
        <Enum name="RXFIFOSIZE_6" start="0x6" description="Receive FIFO/Buffer depth = 128 datawords." />
        <Enum name="RXFIFOSIZE_7" start="0x7" description="Receive FIFO/Buffer depth = 256 datawords." />
      </BitField>
      <BitField start="3" size="1" name="RXFE" description="Receive FIFO Enable">
        <Enum name="RXFE_0" start="0" description="Receive FIFO is not enabled. Buffer is depth 1." />
        <Enum name="RXFE_1" start="0x1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE." />
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE" description="Transmit FIFO Buffer Depth">
        <Enum name="TXFIFOSIZE_0" start="0" description="Transmit FIFO/Buffer depth = 1 dataword." />
        <Enum name="TXFIFOSIZE_1" start="0x1" description="Transmit FIFO/Buffer depth = 4 datawords." />
        <Enum name="TXFIFOSIZE_2" start="0x2" description="Transmit FIFO/Buffer depth = 8 datawords." />
        <Enum name="TXFIFOSIZE_3" start="0x3" description="Transmit FIFO/Buffer depth = 16 datawords." />
        <Enum name="TXFIFOSIZE_4" start="0x4" description="Transmit FIFO/Buffer depth = 32 datawords." />
        <Enum name="TXFIFOSIZE_5" start="0x5" description="Transmit FIFO/Buffer depth = 64 datawords." />
        <Enum name="TXFIFOSIZE_6" start="0x6" description="Transmit FIFO/Buffer depth = 128 datawords." />
        <Enum name="TXFIFOSIZE_7" start="0x7" description="Transmit FIFO/Buffer depth = 256 datawords" />
      </BitField>
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO Enable">
        <Enum name="TXFE_0" start="0" description="Transmit FIFO is not enabled. Buffer is depth 1." />
        <Enum name="TXFE_1" start="0x1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE." />
      </BitField>
      <BitField start="8" size="1" name="RXUFE" description="Receive FIFO Underflow Interrupt Enable">
        <Enum name="RXUFE_0" start="0" description="RXUF flag does not generate an interrupt to the host." />
        <Enum name="RXUFE_1" start="0x1" description="RXUF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="9" size="1" name="TXOFE" description="Transmit FIFO Overflow Interrupt Enable">
        <Enum name="TXOFE_0" start="0" description="TXOF flag does not generate an interrupt to the host." />
        <Enum name="TXOFE_1" start="0x1" description="TXOF flag generates an interrupt to the host." />
      </BitField>
      <BitField start="10" size="3" name="RXIDEN" description="Receiver Idle Empty Enable">
        <Enum name="RXIDEN_0" start="0" description="Disable RDRF assertion due to partially filled FIFO when receiver is idle." />
        <Enum name="RXIDEN_1" start="0x1" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character." />
        <Enum name="RXIDEN_2" start="0x2" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters." />
        <Enum name="RXIDEN_3" start="0x3" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters." />
        <Enum name="RXIDEN_4" start="0x4" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters." />
        <Enum name="RXIDEN_5" start="0x5" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters." />
        <Enum name="RXIDEN_6" start="0x6" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters." />
        <Enum name="RXIDEN_7" start="0x7" description="Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters." />
      </BitField>
      <BitField start="14" size="1" name="RXFLUSH" description="Receive FIFO/Buffer Flush">
        <Enum name="RXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="RXFLUSH_1" start="0x1" description="All data in the receive FIFO/buffer is cleared out." />
      </BitField>
      <BitField start="15" size="1" name="TXFLUSH" description="Transmit FIFO/Buffer Flush">
        <Enum name="TXFLUSH_0" start="0" description="No flush operation occurs." />
        <Enum name="TXFLUSH_1" start="0x1" description="All data in the transmit FIFO/Buffer is cleared out." />
      </BitField>
      <BitField start="16" size="1" name="RXUF" description="Receiver Buffer Underflow Flag">
        <Enum name="RXUF_0" start="0" description="No receive buffer underflow has occurred since the last time the flag was cleared." />
        <Enum name="RXUF_1" start="0x1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="17" size="1" name="TXOF" description="Transmitter Buffer Overflow Flag">
        <Enum name="TXOF_0" start="0" description="No transmit buffer overflow has occurred since the last time the flag was cleared." />
        <Enum name="TXOF_1" start="0x1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared." />
      </BitField>
      <BitField start="22" size="1" name="RXEMPT" description="Receive Buffer/FIFO Empty">
        <Enum name="RXEMPT_0" start="0" description="Receive buffer is not empty." />
        <Enum name="RXEMPT_1" start="0x1" description="Receive buffer is empty." />
      </BitField>
      <BitField start="23" size="1" name="TXEMPT" description="Transmit Buffer/FIFO Empty">
        <Enum name="TXEMPT_0" start="0" description="Transmit buffer is not empty." />
        <Enum name="TXEMPT_1" start="0x1" description="Transmit buffer is empty." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="WATER" access="Read/Write" description="LPUART Watermark Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit Watermark" />
      <BitField start="8" size="3" name="TXCOUNT" description="Transmit Counter" />
      <BitField start="16" size="2" name="RXWATER" description="Receive Watermark" />
      <BitField start="24" size="3" name="RXCOUNT" description="Receive Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI1" start="0x40194000" description="LPSPI">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1020004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="FEATURE_4" start="0x4" description="Standard feature set supporting a 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x40404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
      <BitField start="16" size="8" name="PCSNUM" description="PCS Number" />
    </Register>
    <Register start="+0x10" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="MEN_0" start="0" description="Module is disabled" />
        <Enum name="MEN_1" start="0x1" description="Module is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset" />
        <Enum name="RST_1" start="0x1" description="Module is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze Mode Enable">
        <Enum name="DOZEN_0" start="0" description="LPSPI module is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="LPSPI module is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="LPSPI module is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="LPSPI module is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="WCF_0" start="0" description="Transfer of a received word has not yet completed" />
        <Enum name="WCF_1" start="0x1" description="Transfer of a received word has completed" />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="FCF_0" start="0" description="Frame transfer has not completed" />
        <Enum name="FCF_1" start="0x1" description="Frame transfer has completed" />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="TCF_0" start="0" description="All transfers have not completed" />
        <Enum name="TCF_1" start="0x1" description="All transfers have completed" />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="TEF_0" start="0" description="Transmit FIFO underrun has not occurred" />
        <Enum name="TEF_1" start="0x1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="REF_0" start="0" description="Receive FIFO has not overflowed" />
        <Enum name="REF_1" start="0x1" description="Receive FIFO has overflowed" />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="MBF_0" start="0" description="LPSPI is idle" />
        <Enum name="MBF_1" start="0x1" description="LPSPI is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="WCIE_0" start="0" description="Disabled" />
        <Enum name="WCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="FCIE_0" start="0" description="Disabled" />
        <Enum name="FCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="TCIE_0" start="0" description="Disabled" />
        <Enum name="TCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="TEIE_0" start="0" description="Disabled" />
        <Enum name="TEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="Disabled" />
        <Enum name="REIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is the LPSPI_HREQ pin" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is the input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as in normal operations" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the Data Match Flag (DMF) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="MASTER_0" start="0" description="Slave mode" />
        <Enum name="MASTER_1" start="0x1" description="Master mode" />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="SAMPLE_0" start="0" description="Input data is sampled on SCK edge" />
        <Enum name="SAMPLE_1" start="0x1" description="Input data is sampled on delayed SCK edge" />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="AUTOPCS_0" start="0" description="Automatic PCS generation is disabled" />
        <Enum name="AUTOPCS_1" start="0x1" description="Automatic PCS generation is enabled" />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="NOSTALL_0" start="0" description="Transfers will stall when the transmit FIFO is empty or the receive FIFO is full" />
        <Enum name="NOSTALL_1" start="0x1" description="Transfers will not stall, allowing transmit FIFO underruns or receive FIFO overruns to occur" />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="PCSPOL_0" start="0" description="The Peripheral Chip Select pin PCSx is active low" />
        <Enum name="PCSPOL_1" start="0x1" description="The Peripheral Chip Select pin PCSx is active high" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="010b - Match is enabled, if 1st data word equals MATCH0 OR MATCH1, i.e., (1st data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="011b - Match is enabled, if any data word equals MATCH0 OR MATCH1, i.e., (any data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="100b - Match is enabled, if 1st data word equals MATCH0 AND 2nd data word equals MATCH1, i.e., [(1st data word = MATCH0) * (2nd data word = MATCH1)]" />
        <Enum name="MATCFG_5" start="0x5" description="101b - Match is enabled, if any data word equals MATCH0 AND the next data word equals MATCH1, i.e., [(any data word = MATCH0) * (next data word = MATCH1)]" />
        <Enum name="MATCFG_6" start="0x6" description="110b - Match is enabled, if (1st data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(1st data word * MATCH1) = (MATCH0 * MATCH1)]" />
        <Enum name="MATCFG_7" start="0x7" description="111b - Match is enabled, if (any data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(any data word * MATCH1) = (MATCH0 * MATCH1)]" />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="SIN is used for input data and SOUT is used for output data" />
        <Enum name="PINCFG_1" start="0x1" description="SIN is used for both input and output data" />
        <Enum name="PINCFG_2" start="0x2" description="SOUT is used for both input and output data" />
        <Enum name="PINCFG_3" start="0x3" description="SOUT is used for input data and SIN is used for output data" />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="OUTCFG_0" start="0" description="Output data retains last value when chip select is negated" />
        <Enum name="OUTCFG_1" start="0x1" description="Output data is tristated when chip select is negated" />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="PCSCFG_0" start="0" description="PCS[3:2] are enabled" />
        <Enum name="PCSCFG_1" start="0x1" description="PCS[3:2] are disabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS-to-SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK-to-PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="4" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="5" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="WIDTH_0" start="0" description="1 bit transfer" />
        <Enum name="WIDTH_1" start="0x1" description="2 bit transfer" />
        <Enum name="WIDTH_2" start="0x2" description="4 bit transfer" />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="TXMSK_0" start="0" description="Normal transfer" />
        <Enum name="TXMSK_1" start="0x1" description="Mask transmit data" />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="RXMSK_0" start="0" description="Normal transfer" />
        <Enum name="RXMSK_1" start="0x1" description="Receive data is masked" />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="CONTC_0" start="0" description="Command word for start of new transfer" />
        <Enum name="CONTC_1" start="0x1" description="Command word for continuing transfer" />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="CONT_0" start="0" description="Continuous transfer is disabled" />
        <Enum name="CONT_1" start="0x1" description="Continuous transfer is enabled" />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="BYSW_0" start="0" description="Byte swap is disabled" />
        <Enum name="BYSW_1" start="0x1" description="Byte swap is enabled" />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="LSBF_0" start="0" description="Data is transferred MSB first" />
        <Enum name="LSBF_1" start="0x1" description="Data is transferred LSB first" />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="PCS_0" start="0" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="PCS_1" start="0x1" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="PCS_2" start="0x2" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="PCS_3" start="0x3" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="CPHA_0" start="0" description="Data is captured on the leading edge of SCK and changed on the following edge of SCK" />
        <Enum name="CPHA_1" start="0x1" description="Data is changed on the leading edge of SCK and captured on the following edge of SCK" />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="CPOL_0" start="0" description="The inactive state value of SCK is low" />
        <Enum name="CPOL_1" start="0x1" description="The inactive state value of SCK is high" />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Subsequent data word received after LPSPI_PCS assertion" />
        <Enum name="SOF_1" start="0x1" description="First data word received after LPSPI_PCS assertion" />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="RXEMPTY_0" start="0" description="RX FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="RX FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPSPI2" start="0x40198000" description="LPSPI">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1020004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Module Identification Number">
        <Enum name="FEATURE_4" start="0x4" description="Standard feature set supporting a 32-bit shift register." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x40404" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXFIFO" description="Transmit FIFO Size" />
      <BitField start="8" size="8" name="RXFIFO" description="Receive FIFO Size" />
      <BitField start="16" size="8" name="PCSNUM" description="PCS Number" />
    </Register>
    <Register start="+0x10" size="4" name="CR" access="Read/Write" description="Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Module Enable">
        <Enum name="MEN_0" start="0" description="Module is disabled" />
        <Enum name="MEN_1" start="0x1" description="Module is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Module is not reset" />
        <Enum name="RST_1" start="0x1" description="Module is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze Mode Enable">
        <Enum name="DOZEN_0" start="0" description="LPSPI module is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="LPSPI module is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="LPSPI module is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="LPSPI module is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="SR" access="Read/Write" description="Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="WCF" description="Word Complete Flag">
        <Enum name="WCF_0" start="0" description="Transfer of a received word has not yet completed" />
        <Enum name="WCF_1" start="0x1" description="Transfer of a received word has completed" />
      </BitField>
      <BitField start="9" size="1" name="FCF" description="Frame Complete Flag">
        <Enum name="FCF_0" start="0" description="Frame transfer has not completed" />
        <Enum name="FCF_1" start="0x1" description="Frame transfer has completed" />
      </BitField>
      <BitField start="10" size="1" name="TCF" description="Transfer Complete Flag">
        <Enum name="TCF_0" start="0" description="All transfers have not completed" />
        <Enum name="TCF_1" start="0x1" description="All transfers have completed" />
      </BitField>
      <BitField start="11" size="1" name="TEF" description="Transmit Error Flag">
        <Enum name="TEF_0" start="0" description="Transmit FIFO underrun has not occurred" />
        <Enum name="TEF_1" start="0x1" description="Transmit FIFO underrun has occurred" />
      </BitField>
      <BitField start="12" size="1" name="REF" description="Receive Error Flag">
        <Enum name="REF_0" start="0" description="Receive FIFO has not overflowed" />
        <Enum name="REF_1" start="0x1" description="Receive FIFO has overflowed" />
      </BitField>
      <BitField start="13" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Module Busy Flag">
        <Enum name="MBF_0" start="0" description="LPSPI is idle" />
        <Enum name="MBF_1" start="0x1" description="LPSPI is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="WCIE" description="Word Complete Interrupt Enable">
        <Enum name="WCIE_0" start="0" description="Disabled" />
        <Enum name="WCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="FCIE" description="Frame Complete Interrupt Enable">
        <Enum name="FCIE_0" start="0" description="Disabled" />
        <Enum name="FCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="TCIE" description="Transfer Complete Interrupt Enable">
        <Enum name="TCIE_0" start="0" description="Disabled" />
        <Enum name="TCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="TEIE" description="Transmit Error Interrupt Enable">
        <Enum name="TEIE_0" start="0" description="Disabled" />
        <Enum name="TEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="REIE" description="Receive Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="Disabled" />
        <Enum name="REIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="13" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="DER" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="CFGR0" access="Read/Write" description="Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is the LPSPI_HREQ pin" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is the input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO as in normal operations" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the Data Match Flag (DMF) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="CFGR1" access="Read/Write" description="Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MASTER" description="Master Mode">
        <Enum name="MASTER_0" start="0" description="Slave mode" />
        <Enum name="MASTER_1" start="0x1" description="Master mode" />
      </BitField>
      <BitField start="1" size="1" name="SAMPLE" description="Sample Point">
        <Enum name="SAMPLE_0" start="0" description="Input data is sampled on SCK edge" />
        <Enum name="SAMPLE_1" start="0x1" description="Input data is sampled on delayed SCK edge" />
      </BitField>
      <BitField start="2" size="1" name="AUTOPCS" description="Automatic PCS">
        <Enum name="AUTOPCS_0" start="0" description="Automatic PCS generation is disabled" />
        <Enum name="AUTOPCS_1" start="0x1" description="Automatic PCS generation is enabled" />
      </BitField>
      <BitField start="3" size="1" name="NOSTALL" description="No Stall">
        <Enum name="NOSTALL_0" start="0" description="Transfers will stall when the transmit FIFO is empty or the receive FIFO is full" />
        <Enum name="NOSTALL_1" start="0x1" description="Transfers will not stall, allowing transmit FIFO underruns or receive FIFO overruns to occur" />
      </BitField>
      <BitField start="8" size="4" name="PCSPOL" description="Peripheral Chip Select Polarity">
        <Enum name="PCSPOL_0" start="0" description="The Peripheral Chip Select pin PCSx is active low" />
        <Enum name="PCSPOL_1" start="0x1" description="The Peripheral Chip Select pin PCSx is active high" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="010b - Match is enabled, if 1st data word equals MATCH0 OR MATCH1, i.e., (1st data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="011b - Match is enabled, if any data word equals MATCH0 OR MATCH1, i.e., (any data word = MATCH0 + MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="100b - Match is enabled, if 1st data word equals MATCH0 AND 2nd data word equals MATCH1, i.e., [(1st data word = MATCH0) * (2nd data word = MATCH1)]" />
        <Enum name="MATCFG_5" start="0x5" description="101b - Match is enabled, if any data word equals MATCH0 AND the next data word equals MATCH1, i.e., [(any data word = MATCH0) * (next data word = MATCH1)]" />
        <Enum name="MATCFG_6" start="0x6" description="110b - Match is enabled, if (1st data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(1st data word * MATCH1) = (MATCH0 * MATCH1)]" />
        <Enum name="MATCFG_7" start="0x7" description="111b - Match is enabled, if (any data word AND MATCH1) equals (MATCH0 AND MATCH1), i.e., [(any data word * MATCH1) = (MATCH0 * MATCH1)]" />
      </BitField>
      <BitField start="24" size="2" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="SIN is used for input data and SOUT is used for output data" />
        <Enum name="PINCFG_1" start="0x1" description="SIN is used for both input and output data" />
        <Enum name="PINCFG_2" start="0x2" description="SOUT is used for both input and output data" />
        <Enum name="PINCFG_3" start="0x3" description="SOUT is used for input data and SIN is used for output data" />
      </BitField>
      <BitField start="26" size="1" name="OUTCFG" description="Output Config">
        <Enum name="OUTCFG_0" start="0" description="Output data retains last value when chip select is negated" />
        <Enum name="OUTCFG_1" start="0x1" description="Output data is tristated when chip select is negated" />
      </BitField>
      <BitField start="27" size="1" name="PCSCFG" description="Peripheral Chip Select Configuration">
        <Enum name="PCSCFG_0" start="0" description="PCS[3:2] are enabled" />
        <Enum name="PCSCFG_1" start="0x1" description="PCS[3:2] are disabled" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="DMR0" access="Read/Write" description="Data Match Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH0" description="Match 0 Value" />
    </Register>
    <Register start="+0x34" size="4" name="DMR1" access="Read/Write" description="Data Match Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x40" size="4" name="CCR" access="Read/Write" description="Clock Configuration Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCKDIV" description="SCK Divider" />
      <BitField start="8" size="8" name="DBT" description="Delay Between Transfers" />
      <BitField start="16" size="8" name="PCSSCK" description="PCS-to-SCK Delay" />
      <BitField start="24" size="8" name="SCKPCS" description="SCK-to-PCS Delay" />
    </Register>
    <Register start="+0x58" size="4" name="FCR" access="Read/Write" description="FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="4" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="FSR" access="ReadOnly" description="FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="5" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="TCR" access="Read/Write" description="Transmit Command Register" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="FRAMESZ" description="Frame Size" />
      <BitField start="16" size="2" name="WIDTH" description="Transfer Width">
        <Enum name="WIDTH_0" start="0" description="1 bit transfer" />
        <Enum name="WIDTH_1" start="0x1" description="2 bit transfer" />
        <Enum name="WIDTH_2" start="0x2" description="4 bit transfer" />
      </BitField>
      <BitField start="18" size="1" name="TXMSK" description="Transmit Data Mask">
        <Enum name="TXMSK_0" start="0" description="Normal transfer" />
        <Enum name="TXMSK_1" start="0x1" description="Mask transmit data" />
      </BitField>
      <BitField start="19" size="1" name="RXMSK" description="Receive Data Mask">
        <Enum name="RXMSK_0" start="0" description="Normal transfer" />
        <Enum name="RXMSK_1" start="0x1" description="Receive data is masked" />
      </BitField>
      <BitField start="20" size="1" name="CONTC" description="Continuing Command">
        <Enum name="CONTC_0" start="0" description="Command word for start of new transfer" />
        <Enum name="CONTC_1" start="0x1" description="Command word for continuing transfer" />
      </BitField>
      <BitField start="21" size="1" name="CONT" description="Continuous Transfer">
        <Enum name="CONT_0" start="0" description="Continuous transfer is disabled" />
        <Enum name="CONT_1" start="0x1" description="Continuous transfer is enabled" />
      </BitField>
      <BitField start="22" size="1" name="BYSW" description="Byte Swap">
        <Enum name="BYSW_0" start="0" description="Byte swap is disabled" />
        <Enum name="BYSW_1" start="0x1" description="Byte swap is enabled" />
      </BitField>
      <BitField start="23" size="1" name="LSBF" description="LSB First">
        <Enum name="LSBF_0" start="0" description="Data is transferred MSB first" />
        <Enum name="LSBF_1" start="0x1" description="Data is transferred LSB first" />
      </BitField>
      <BitField start="24" size="2" name="PCS" description="Peripheral Chip Select">
        <Enum name="PCS_0" start="0" description="Transfer using LPSPI_PCS[0]" />
        <Enum name="PCS_1" start="0x1" description="Transfer using LPSPI_PCS[1]" />
        <Enum name="PCS_2" start="0x2" description="Transfer using LPSPI_PCS[2]" />
        <Enum name="PCS_3" start="0x3" description="Transfer using LPSPI_PCS[3]" />
      </BitField>
      <BitField start="27" size="3" name="PRESCALE" description="Prescaler Value">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="30" size="1" name="CPHA" description="Clock Phase">
        <Enum name="CPHA_0" start="0" description="Data is captured on the leading edge of SCK and changed on the following edge of SCK" />
        <Enum name="CPHA_1" start="0x1" description="Data is changed on the leading edge of SCK and captured on the following edge of SCK" />
      </BitField>
      <BitField start="31" size="1" name="CPOL" description="Clock Polarity">
        <Enum name="CPOL_0" start="0" description="The inactive state value of SCK is low" />
        <Enum name="CPOL_1" start="0x1" description="The inactive state value of SCK is high" />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="TDR" access="WriteOnly" description="Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x70" size="4" name="RSR" access="ReadOnly" description="Receive Status Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Subsequent data word received after LPSPI_PCS assertion" />
        <Enum name="SOF_1" start="0x1" description="First data word received after LPSPI_PCS assertion" />
      </BitField>
      <BitField start="1" size="1" name="RXEMPTY" description="RX FIFO Empty">
        <Enum name="RXEMPTY_0" start="0" description="RX FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="RX FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="RDR" access="ReadOnly" description="Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Receive Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C1" start="0x401A4000" description="LPI2C">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_2" start="0x2" description="Master only, with standard feature set" />
        <Enum name="FEATURE_3" start="0x3" description="Master and slave, with standard feature set" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="MEN_0" start="0" description="Master logic is disabled" />
        <Enum name="MEN_1" start="0x1" description="Master logic is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Master is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Master is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Master is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Master is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data is not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="EPF_0" start="0" description="Master has not generated a STOP or Repeated START condition" />
        <Enum name="EPF_1" start="0x1" description="Master has generated a STOP or Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Master has not generated a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Master has generated a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="NDF_0" start="0" description="Unexpected NACK was not detected" />
        <Enum name="NDF_1" start="0x1" description="Unexpected NACK was detected" />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="ALF_0" start="0" description="Master has not lost arbitration" />
        <Enum name="ALF_1" start="0x1" description="Master has lost arbitration" />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="No error" />
        <Enum name="FEF_1" start="0x1" description="Master sending or receiving data without a START condition" />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="PLTF_0" start="0" description="Pin low timeout has not occurred or is disabled" />
        <Enum name="PLTF_1" start="0x1" description="Pin low timeout has occurred" />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="MBF_0" start="0" description="I2C Master is idle" />
        <Enum name="MBF_1" start="0x1" description="I2C Master is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="EPIE_0" start="0" description="Disabled" />
        <Enum name="EPIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="NDIE_0" start="0" description="Disabled" />
        <Enum name="NDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="ALIE_0" start="0" description="Disabled" />
        <Enum name="ALIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Enabled" />
        <Enum name="FEIE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="PLTIE_0" start="0" description="Disabled" />
        <Enum name="PLTIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request input is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request input is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin HREQ" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the the Data Match Flag (MSR[DMF]) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="AUTOSTOP_0" start="0" description="No effect" />
        <Enum name="AUTOSTOP_1" start="0x1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and the LPI2C master is busy" />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="IGNACK">
        <Enum name="IGNACK_0" start="0" description="LPI2C Master will receive ACK and NACK normally" />
        <Enum name="IGNACK_1" start="0x1" description="LPI2C Master will treat a received NACK as if it (NACK) was an ACK" />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="TIMECFG_0" start="0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout" />
        <Enum name="TIMECFG_1" start="0x1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="Match is enabled (1st data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="Match is enabled (any data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="Match is enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)" />
        <Enum name="MATCFG_5" start="0x5" description="Match is enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="MATCFG_6" start="0x6" description="Match is enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="MATCFG_7" start="0x7" description="Match is enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)" />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="2-pin open drain mode" />
        <Enum name="PINCFG_1" start="0x1" description="2-pin output only mode (ultra-fast mode)" />
        <Enum name="PINCFG_2" start="0x2" description="2-pin push-pull mode" />
        <Enum name="PINCFG_3" start="0x3" description="4-pin push-pull mode" />
        <Enum name="PINCFG_4" start="0x4" description="2-pin open drain mode with separate LPI2C slave" />
        <Enum name="PINCFG_5" start="0x5" description="2-pin output only mode (ultra-fast mode) with separate LPI2C slave" />
        <Enum name="PINCFG_6" start="0x6" description="2-pin push-pull mode with separate LPI2C slave" />
        <Enum name="PINCFG_7" start="0x7" description="4-pin push-pull mode (inverted outputs)" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="MTDR" access="Read/Write" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="CMD_0" start="0" description="Transmit DATA[7:0]" />
        <Enum name="CMD_1" start="0x1" description="Receive (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_2" start="0x2" description="Generate STOP condition" />
        <Enum name="CMD_3" start="0x3" description="Receive and discard (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_4" start="0x4" description="Generate (repeated) START and transmit address in DATA[7:0]" />
        <Enum name="CMD_5" start="0x5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="CMD_6" start="0x6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode" />
        <Enum name="CMD_7" start="0x7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="Receive FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="Receive FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="SEN_0" start="0" description="I2C Slave mode is disabled" />
        <Enum name="SEN_1" start="0x1" description="I2C Slave mode is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Slave mode logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Slave mode logic is reset" />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="FILTEN_0" start="0" description="Disable digital filter and output delay counter for slave mode" />
        <Enum name="FILTEN_1" start="0x1" description="Enable digital filter and output delay counter for slave mode" />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="FILTDZ_0" start="0" description="Filter remains enabled in Doze mode" />
        <Enum name="FILTDZ_1" start="0x1" description="Filter is disabled in Doze mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit Data Register is now empty" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive Data Register is now empty" />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="AVF_0" start="0" description="Address Status Register is not valid" />
        <Enum name="AVF_1" start="0x1" description="Address Status Register is valid" />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="TAF_0" start="0" description="Transmit ACK/NACK is not required" />
        <Enum name="TAF_1" start="0x1" description="Transmit ACK/NACK is required" />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="RSF_0" start="0" description="Slave has not detected a Repeated START condition" />
        <Enum name="RSF_1" start="0x1" description="Slave has detected a Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Slave has not detected a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Slave has detected a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="BEF_0" start="0" description="Slave has not detected a bit error" />
        <Enum name="BEF_1" start="0x1" description="Slave has detected a bit error" />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="FIFO underflow or overflow was not detected" />
        <Enum name="FEF_1" start="0x1" description="FIFO underflow or overflow was detected" />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="AM0F_0" start="0" description="Have not received an ADDR0 matching address" />
        <Enum name="AM0F_1" start="0x1" description="Have received an ADDR0 matching address" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="AM1F_0" start="0" description="Have not received an ADDR1 or ADDR0/ADDR1 range matching address" />
        <Enum name="AM1F_1" start="0x1" description="Have received an ADDR1 or ADDR0/ADDR1 range matching address" />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="GCF_0" start="0" description="Slave has not detected the General Call Address or the General Call Address is disabled" />
        <Enum name="GCF_1" start="0x1" description="Slave has detected the General Call Address" />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="SARF_0" start="0" description="SMBus Alert Response is disabled or not detected" />
        <Enum name="SARF_1" start="0x1" description="SMBus Alert Response is enabled and detected" />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="SBF_0" start="0" description="I2C Slave is idle" />
        <Enum name="SBF_1" start="0x1" description="I2C Slave is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="AVIE_0" start="0" description="Disabled" />
        <Enum name="AVIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="TAIE_0" start="0" description="Disabled" />
        <Enum name="TAIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="RSIE_0" start="0" description="Disabled" />
        <Enum name="RSIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="BEIE_0" start="0" description="Disabled" />
        <Enum name="BEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disabled" />
        <Enum name="FEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="AM0IE_0" start="0" description="Enabled" />
        <Enum name="AM0IE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="AM1F_0" start="0" description="Disabled" />
        <Enum name="AM1F_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="GCIE_0" start="0" description="Disabled" />
        <Enum name="GCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="SARIE_0" start="0" description="Disabled" />
        <Enum name="SARIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="AVDE_0" start="0" description="DMA request is disabled" />
        <Enum name="AVDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="ADRSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ADRSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="RXSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="RXSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="TXDSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="TXDSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="ACKSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ACKSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="GCEN_0" start="0" description="General Call address is disabled" />
        <Enum name="GCEN_1" start="0x1" description="General Call address is enabled" />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="SAEN_0" start="0" description="Disables match on SMBus Alert" />
        <Enum name="SAEN_1" start="0x1" description="Enables match on SMBus Alert" />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="TXCFG_0" start="0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the Transmit Data register is empty" />
        <Enum name="TXCFG_1" start="0x1" description="Transmit Data Flag will assert whenever the Transmit Data register is empty" />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="RXCFG_0" start="0" description="Reading the Receive Data register will return received data and clear the Receive Data flag (MSR[RDF])." />
        <Enum name="RXCFG_1" start="0x1" description="Reading the Receive Data register when the Address Valid flag (SSR[AVF])is set, will return the Address Status register and clear the Address Valid flag. Reading the Receive Data register when the Address Valid flag is clear, will return received data and clear the Receive Data flag (MSR[RDF])." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="IGNACK_0" start="0" description="Slave will end transfer when NACK is detected" />
        <Enum name="IGNACK_1" start="0x1" description="Slave will not end transfer when NACK detected" />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="HSMEN_0" start="0" description="Disables detection of HS-mode master code" />
        <Enum name="HSMEN_1" start="0x1" description="Enables detection of HS-mode master code" />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="ADDRCFG_0" start="0" description="Address match 0 (7-bit)" />
        <Enum name="ADDRCFG_1" start="0x1" description="Address match 0 (10-bit)" />
        <Enum name="ADDRCFG_2" start="0x2" description="Address match 0 (7-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_3" start="0x3" description="Address match 0 (10-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_4" start="0x4" description="Address match 0 (7-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_5" start="0x5" description="Address match 0 (10-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_6" start="0x6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_7" start="0x7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)" />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="ANV_0" start="0" description="Received Address (RADDR) is valid" />
        <Enum name="ANV_1" start="0x1" description="Received Address (RADDR) is not valid" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="TXNACK_0" start="0" description="Write a Transmit ACK for each received word" />
        <Enum name="TXNACK_1" start="0x1" description="Write a Transmit NACK for each received word" />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="STDR" access="Read/Write" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="The Receive Data Register is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="The Receive Data Register is empty" />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Indicates this is not the first data word since a (repeated) START or STOP condition" />
        <Enum name="SOF_1" start="0x1" description="Indicates this is the first data word since a (repeated) START or STOP condition" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPI2C2" start="0x401A8000" description="LPI2C">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1000003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_2" start="0x2" description="Master only, with standard feature set" />
        <Enum name="FEATURE_3" start="0x3" description="Master and slave, with standard feature set" />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x202" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MTXFIFO" description="Master Transmit FIFO Size" />
      <BitField start="8" size="4" name="MRXFIFO" description="Master Receive FIFO Size" />
    </Register>
    <Register start="+0x10" size="4" name="MCR" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEN" description="Master Enable">
        <Enum name="MEN_0" start="0" description="Master logic is disabled" />
        <Enum name="MEN_1" start="0x1" description="Master logic is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Master logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Master logic is reset" />
      </BitField>
      <BitField start="2" size="1" name="DOZEN" description="Doze mode enable">
        <Enum name="DOZEN_0" start="0" description="Master is enabled in Doze mode" />
        <Enum name="DOZEN_1" start="0x1" description="Master is disabled in Doze mode" />
      </BitField>
      <BitField start="3" size="1" name="DBGEN" description="Debug Enable">
        <Enum name="DBGEN_0" start="0" description="Master is disabled in debug mode" />
        <Enum name="DBGEN_1" start="0x1" description="Master is enabled in debug mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit FIFO is reset" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive FIFO is reset" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="MSR" access="Read/Write" description="Master Status Register" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data is not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive Data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="8" size="1" name="EPF" description="End Packet Flag">
        <Enum name="EPF_0" start="0" description="Master has not generated a STOP or Repeated START condition" />
        <Enum name="EPF_1" start="0x1" description="Master has generated a STOP or Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Master has not generated a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Master has generated a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="NDF" description="NACK Detect Flag">
        <Enum name="NDF_0" start="0" description="Unexpected NACK was not detected" />
        <Enum name="NDF_1" start="0x1" description="Unexpected NACK was detected" />
      </BitField>
      <BitField start="11" size="1" name="ALF" description="Arbitration Lost Flag">
        <Enum name="ALF_0" start="0" description="Master has not lost arbitration" />
        <Enum name="ALF_1" start="0x1" description="Master has lost arbitration" />
      </BitField>
      <BitField start="12" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="No error" />
        <Enum name="FEF_1" start="0x1" description="Master sending or receiving data without a START condition" />
      </BitField>
      <BitField start="13" size="1" name="PLTF" description="Pin Low Timeout Flag">
        <Enum name="PLTF_0" start="0" description="Pin low timeout has not occurred or is disabled" />
        <Enum name="PLTF_1" start="0x1" description="Pin low timeout has occurred" />
      </BitField>
      <BitField start="14" size="1" name="DMF" description="Data Match Flag">
        <Enum name="DMF_0" start="0" description="Have not received matching data" />
        <Enum name="DMF_1" start="0x1" description="Have received matching data" />
      </BitField>
      <BitField start="24" size="1" name="MBF" description="Master Busy Flag">
        <Enum name="MBF_0" start="0" description="I2C Master is idle" />
        <Enum name="MBF_1" start="0x1" description="I2C Master is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="MIER" access="Read/Write" description="Master Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="EPIE" description="End Packet Interrupt Enable">
        <Enum name="EPIE_0" start="0" description="Disabled" />
        <Enum name="EPIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="NDIE" description="NACK Detect Interrupt Enable">
        <Enum name="NDIE_0" start="0" description="Disabled" />
        <Enum name="NDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="ALIE" description="Arbitration Lost Interrupt Enable">
        <Enum name="ALIE_0" start="0" description="Disabled" />
        <Enum name="ALIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Enabled" />
        <Enum name="FEIE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="PLTIE" description="Pin Low Timeout Interrupt Enable">
        <Enum name="PLTIE_0" start="0" description="Disabled" />
        <Enum name="PLTIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="DMIE" description="Data Match Interrupt Enable">
        <Enum name="DMIE_0" start="0" description="Disabled" />
        <Enum name="DMIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="MDER" access="Read/Write" description="Master DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="MCFGR0" access="Read/Write" description="Master Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HREN" description="Host Request Enable">
        <Enum name="HREN_0" start="0" description="Host request input is disabled" />
        <Enum name="HREN_1" start="0x1" description="Host request input is enabled" />
      </BitField>
      <BitField start="1" size="1" name="HRPOL" description="Host Request Polarity">
        <Enum name="HRPOL_0" start="0" description="Active low" />
        <Enum name="HRPOL_1" start="0x1" description="Active high" />
      </BitField>
      <BitField start="2" size="1" name="HRSEL" description="Host Request Select">
        <Enum name="HRSEL_0" start="0" description="Host request input is pin HREQ" />
        <Enum name="HRSEL_1" start="0x1" description="Host request input is input trigger" />
      </BitField>
      <BitField start="8" size="1" name="CIRFIFO" description="Circular FIFO Enable">
        <Enum name="CIRFIFO_0" start="0" description="Circular FIFO is disabled" />
        <Enum name="CIRFIFO_1" start="0x1" description="Circular FIFO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="RDMO" description="Receive Data Match Only">
        <Enum name="RDMO_0" start="0" description="Received data is stored in the receive FIFO" />
        <Enum name="RDMO_1" start="0x1" description="Received data is discarded unless the the Data Match Flag (MSR[DMF]) is set" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="MCFGR1" access="Read/Write" description="Master Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PRESCALE" description="Prescaler">
        <Enum name="PRESCALE_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALE_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALE_2" start="0x2" description="Divide by 4" />
        <Enum name="PRESCALE_3" start="0x3" description="Divide by 8" />
        <Enum name="PRESCALE_4" start="0x4" description="Divide by 16" />
        <Enum name="PRESCALE_5" start="0x5" description="Divide by 32" />
        <Enum name="PRESCALE_6" start="0x6" description="Divide by 64" />
        <Enum name="PRESCALE_7" start="0x7" description="Divide by 128" />
      </BitField>
      <BitField start="8" size="1" name="AUTOSTOP" description="Automatic STOP Generation">
        <Enum name="AUTOSTOP_0" start="0" description="No effect" />
        <Enum name="AUTOSTOP_1" start="0x1" description="STOP condition is automatically generated whenever the transmit FIFO is empty and the LPI2C master is busy" />
      </BitField>
      <BitField start="9" size="1" name="IGNACK" description="IGNACK">
        <Enum name="IGNACK_0" start="0" description="LPI2C Master will receive ACK and NACK normally" />
        <Enum name="IGNACK_1" start="0x1" description="LPI2C Master will treat a received NACK as if it (NACK) was an ACK" />
      </BitField>
      <BitField start="10" size="1" name="TIMECFG" description="Timeout Configuration">
        <Enum name="TIMECFG_0" start="0" description="Pin Low Timeout Flag will set if SCL is low for longer than the configured timeout" />
        <Enum name="TIMECFG_1" start="0x1" description="Pin Low Timeout Flag will set if either SCL or SDA is low for longer than the configured timeout" />
      </BitField>
      <BitField start="16" size="3" name="MATCFG" description="Match Configuration">
        <Enum name="MATCFG_0" start="0" description="Match is disabled" />
        <Enum name="MATCFG_2" start="0x2" description="Match is enabled (1st data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_3" start="0x3" description="Match is enabled (any data word equals MATCH0 OR MATCH1)" />
        <Enum name="MATCFG_4" start="0x4" description="Match is enabled (1st data word equals MATCH0 AND 2nd data word equals MATCH1)" />
        <Enum name="MATCFG_5" start="0x5" description="Match is enabled (any data word equals MATCH0 AND next data word equals MATCH1)" />
        <Enum name="MATCFG_6" start="0x6" description="Match is enabled (1st data word AND MATCH1 equals MATCH0 AND MATCH1)" />
        <Enum name="MATCFG_7" start="0x7" description="Match is enabled (any data word AND MATCH1 equals MATCH0 AND MATCH1)" />
      </BitField>
      <BitField start="24" size="3" name="PINCFG" description="Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="2-pin open drain mode" />
        <Enum name="PINCFG_1" start="0x1" description="2-pin output only mode (ultra-fast mode)" />
        <Enum name="PINCFG_2" start="0x2" description="2-pin push-pull mode" />
        <Enum name="PINCFG_3" start="0x3" description="4-pin push-pull mode" />
        <Enum name="PINCFG_4" start="0x4" description="2-pin open drain mode with separate LPI2C slave" />
        <Enum name="PINCFG_5" start="0x5" description="2-pin output only mode (ultra-fast mode) with separate LPI2C slave" />
        <Enum name="PINCFG_6" start="0x6" description="2-pin push-pull mode with separate LPI2C slave" />
        <Enum name="PINCFG_7" start="0x7" description="4-pin push-pull mode (inverted outputs)" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="MCFGR2" access="Read/Write" description="Master Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="BUSIDLE" description="Bus Idle Timeout" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x2C" size="4" name="MCFGR3" access="Read/Write" description="Master Configuration Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="12" name="PINLOW" description="Pin Low Timeout" />
    </Register>
    <Register start="+0x40" size="4" name="MDMR" access="Read/Write" description="Master Data Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MATCH0" description="Match 0 Value" />
      <BitField start="16" size="8" name="MATCH1" description="Match 1 Value" />
    </Register>
    <Register start="+0x48" size="4" name="MCCR0" access="Read/Write" description="Master Clock Configuration Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x50" size="4" name="MCCR1" access="Read/Write" description="Master Clock Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLKLO" description="Clock Low Period" />
      <BitField start="8" size="6" name="CLKHI" description="Clock High Period" />
      <BitField start="16" size="6" name="SETHOLD" description="Setup Hold Delay" />
      <BitField start="24" size="6" name="DATAVD" description="Data Valid Delay" />
    </Register>
    <Register start="+0x58" size="4" name="MFCR" access="Read/Write" description="Master FIFO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TXWATER" description="Transmit FIFO Watermark" />
      <BitField start="16" size="2" name="RXWATER" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x5C" size="4" name="MFSR" access="ReadOnly" description="Master FIFO Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TXCOUNT" description="Transmit FIFO Count" />
      <BitField start="16" size="3" name="RXCOUNT" description="Receive FIFO Count" />
    </Register>
    <Register start="+0x60" size="4" name="MTDR" access="Read/Write" description="Master Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
      <BitField start="8" size="3" name="CMD" description="Command Data">
        <Enum name="CMD_0" start="0" description="Transmit DATA[7:0]" />
        <Enum name="CMD_1" start="0x1" description="Receive (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_2" start="0x2" description="Generate STOP condition" />
        <Enum name="CMD_3" start="0x3" description="Receive and discard (DATA[7:0] + 1) bytes" />
        <Enum name="CMD_4" start="0x4" description="Generate (repeated) START and transmit address in DATA[7:0]" />
        <Enum name="CMD_5" start="0x5" description="Generate (repeated) START and transmit address in DATA[7:0]. This transfer expects a NACK to be returned." />
        <Enum name="CMD_6" start="0x6" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode" />
        <Enum name="CMD_7" start="0x7" description="Generate (repeated) START and transmit address in DATA[7:0] using high speed mode. This transfer expects a NACK to be returned." />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="MRDR" access="ReadOnly" description="Master Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="Receive FIFO is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="Receive FIFO is empty" />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="SCR" access="Read/Write" description="Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SEN" description="Slave Enable">
        <Enum name="SEN_0" start="0" description="I2C Slave mode is disabled" />
        <Enum name="SEN_1" start="0x1" description="I2C Slave mode is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RST" description="Software Reset">
        <Enum name="RST_0" start="0" description="Slave mode logic is not reset" />
        <Enum name="RST_1" start="0x1" description="Slave mode logic is reset" />
      </BitField>
      <BitField start="4" size="1" name="FILTEN" description="Filter Enable">
        <Enum name="FILTEN_0" start="0" description="Disable digital filter and output delay counter for slave mode" />
        <Enum name="FILTEN_1" start="0x1" description="Enable digital filter and output delay counter for slave mode" />
      </BitField>
      <BitField start="5" size="1" name="FILTDZ" description="Filter Doze Enable">
        <Enum name="FILTDZ_0" start="0" description="Filter remains enabled in Doze mode" />
        <Enum name="FILTDZ_1" start="0x1" description="Filter is disabled in Doze mode" />
      </BitField>
      <BitField start="8" size="1" name="RTF" description="Reset Transmit FIFO">
        <Enum name="RTF_0" start="0" description="No effect" />
        <Enum name="RTF_1" start="0x1" description="Transmit Data Register is now empty" />
      </BitField>
      <BitField start="9" size="1" name="RRF" description="Reset Receive FIFO">
        <Enum name="RRF_0" start="0" description="No effect" />
        <Enum name="RRF_1" start="0x1" description="Receive Data Register is now empty" />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="SSR" access="Read/Write" description="Slave Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDF" description="Transmit Data Flag">
        <Enum name="TDF_0" start="0" description="Transmit data not requested" />
        <Enum name="TDF_1" start="0x1" description="Transmit data is requested" />
      </BitField>
      <BitField start="1" size="1" name="RDF" description="Receive Data Flag">
        <Enum name="RDF_0" start="0" description="Receive data is not ready" />
        <Enum name="RDF_1" start="0x1" description="Receive data is ready" />
      </BitField>
      <BitField start="2" size="1" name="AVF" description="Address Valid Flag">
        <Enum name="AVF_0" start="0" description="Address Status Register is not valid" />
        <Enum name="AVF_1" start="0x1" description="Address Status Register is valid" />
      </BitField>
      <BitField start="3" size="1" name="TAF" description="Transmit ACK Flag">
        <Enum name="TAF_0" start="0" description="Transmit ACK/NACK is not required" />
        <Enum name="TAF_1" start="0x1" description="Transmit ACK/NACK is required" />
      </BitField>
      <BitField start="8" size="1" name="RSF" description="Repeated Start Flag">
        <Enum name="RSF_0" start="0" description="Slave has not detected a Repeated START condition" />
        <Enum name="RSF_1" start="0x1" description="Slave has detected a Repeated START condition" />
      </BitField>
      <BitField start="9" size="1" name="SDF" description="STOP Detect Flag">
        <Enum name="SDF_0" start="0" description="Slave has not detected a STOP condition" />
        <Enum name="SDF_1" start="0x1" description="Slave has detected a STOP condition" />
      </BitField>
      <BitField start="10" size="1" name="BEF" description="Bit Error Flag">
        <Enum name="BEF_0" start="0" description="Slave has not detected a bit error" />
        <Enum name="BEF_1" start="0x1" description="Slave has detected a bit error" />
      </BitField>
      <BitField start="11" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="FIFO underflow or overflow was not detected" />
        <Enum name="FEF_1" start="0x1" description="FIFO underflow or overflow was detected" />
      </BitField>
      <BitField start="12" size="1" name="AM0F" description="Address Match 0 Flag">
        <Enum name="AM0F_0" start="0" description="Have not received an ADDR0 matching address" />
        <Enum name="AM0F_1" start="0x1" description="Have received an ADDR0 matching address" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Flag">
        <Enum name="AM1F_0" start="0" description="Have not received an ADDR1 or ADDR0/ADDR1 range matching address" />
        <Enum name="AM1F_1" start="0x1" description="Have received an ADDR1 or ADDR0/ADDR1 range matching address" />
      </BitField>
      <BitField start="14" size="1" name="GCF" description="General Call Flag">
        <Enum name="GCF_0" start="0" description="Slave has not detected the General Call Address or the General Call Address is disabled" />
        <Enum name="GCF_1" start="0x1" description="Slave has detected the General Call Address" />
      </BitField>
      <BitField start="15" size="1" name="SARF" description="SMBus Alert Response Flag">
        <Enum name="SARF_0" start="0" description="SMBus Alert Response is disabled or not detected" />
        <Enum name="SARF_1" start="0x1" description="SMBus Alert Response is enabled and detected" />
      </BitField>
      <BitField start="24" size="1" name="SBF" description="Slave Busy Flag">
        <Enum name="SBF_0" start="0" description="I2C Slave is idle" />
        <Enum name="SBF_1" start="0x1" description="I2C Slave is busy" />
      </BitField>
      <BitField start="25" size="1" name="BBF" description="Bus Busy Flag">
        <Enum name="BBF_0" start="0" description="I2C Bus is idle" />
        <Enum name="BBF_1" start="0x1" description="I2C Bus is busy" />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="SIER" access="Read/Write" description="Slave Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDIE" description="Transmit Data Interrupt Enable">
        <Enum name="TDIE_0" start="0" description="Disabled" />
        <Enum name="TDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDIE" description="Receive Data Interrupt Enable">
        <Enum name="RDIE_0" start="0" description="Disabled" />
        <Enum name="RDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVIE" description="Address Valid Interrupt Enable">
        <Enum name="AVIE_0" start="0" description="Disabled" />
        <Enum name="AVIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="3" size="1" name="TAIE" description="Transmit ACK Interrupt Enable">
        <Enum name="TAIE_0" start="0" description="Disabled" />
        <Enum name="TAIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="8" size="1" name="RSIE" description="Repeated Start Interrupt Enable">
        <Enum name="RSIE_0" start="0" description="Disabled" />
        <Enum name="RSIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="9" size="1" name="SDIE" description="STOP Detect Interrupt Enable">
        <Enum name="SDIE_0" start="0" description="Disabled" />
        <Enum name="SDIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="10" size="1" name="BEIE" description="Bit Error Interrupt Enable">
        <Enum name="BEIE_0" start="0" description="Disabled" />
        <Enum name="BEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="11" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disabled" />
        <Enum name="FEIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="12" size="1" name="AM0IE" description="Address Match 0 Interrupt Enable">
        <Enum name="AM0IE_0" start="0" description="Enabled" />
        <Enum name="AM0IE_1" start="0x1" description="Disabled" />
      </BitField>
      <BitField start="13" size="1" name="AM1F" description="Address Match 1 Interrupt Enable">
        <Enum name="AM1F_0" start="0" description="Disabled" />
        <Enum name="AM1F_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="14" size="1" name="GCIE" description="General Call Interrupt Enable">
        <Enum name="GCIE_0" start="0" description="Disabled" />
        <Enum name="GCIE_1" start="0x1" description="Enabled" />
      </BitField>
      <BitField start="15" size="1" name="SARIE" description="SMBus Alert Response Interrupt Enable">
        <Enum name="SARIE_0" start="0" description="Disabled" />
        <Enum name="SARIE_1" start="0x1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="SDER" access="Read/Write" description="Slave DMA Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDDE" description="Transmit Data DMA Enable">
        <Enum name="TDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="TDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RDDE" description="Receive Data DMA Enable">
        <Enum name="RDDE_0" start="0" description="DMA request is disabled" />
        <Enum name="RDDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
      <BitField start="2" size="1" name="AVDE" description="Address Valid DMA Enable">
        <Enum name="AVDE_0" start="0" description="DMA request is disabled" />
        <Enum name="AVDE_1" start="0x1" description="DMA request is enabled" />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="SCFGR1" access="Read/Write" description="Slave Configuration Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRSTALL" description="Address SCL Stall">
        <Enum name="ADRSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ADRSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="1" size="1" name="RXSTALL" description="RX SCL Stall">
        <Enum name="RXSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="RXSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="2" size="1" name="TXDSTALL" description="TX Data SCL Stall">
        <Enum name="TXDSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="TXDSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="3" size="1" name="ACKSTALL" description="ACK SCL Stall">
        <Enum name="ACKSTALL_0" start="0" description="Clock stretching is disabled" />
        <Enum name="ACKSTALL_1" start="0x1" description="Clock stretching is enabled" />
      </BitField>
      <BitField start="8" size="1" name="GCEN" description="General Call Enable">
        <Enum name="GCEN_0" start="0" description="General Call address is disabled" />
        <Enum name="GCEN_1" start="0x1" description="General Call address is enabled" />
      </BitField>
      <BitField start="9" size="1" name="SAEN" description="SMBus Alert Enable">
        <Enum name="SAEN_0" start="0" description="Disables match on SMBus Alert" />
        <Enum name="SAEN_1" start="0x1" description="Enables match on SMBus Alert" />
      </BitField>
      <BitField start="10" size="1" name="TXCFG" description="Transmit Flag Configuration">
        <Enum name="TXCFG_0" start="0" description="Transmit Data Flag will only assert during a slave-transmit transfer when the Transmit Data register is empty" />
        <Enum name="TXCFG_1" start="0x1" description="Transmit Data Flag will assert whenever the Transmit Data register is empty" />
      </BitField>
      <BitField start="11" size="1" name="RXCFG" description="Receive Data Configuration">
        <Enum name="RXCFG_0" start="0" description="Reading the Receive Data register will return received data and clear the Receive Data flag (MSR[RDF])." />
        <Enum name="RXCFG_1" start="0x1" description="Reading the Receive Data register when the Address Valid flag (SSR[AVF])is set, will return the Address Status register and clear the Address Valid flag. Reading the Receive Data register when the Address Valid flag is clear, will return received data and clear the Receive Data flag (MSR[RDF])." />
      </BitField>
      <BitField start="12" size="1" name="IGNACK" description="Ignore NACK">
        <Enum name="IGNACK_0" start="0" description="Slave will end transfer when NACK is detected" />
        <Enum name="IGNACK_1" start="0x1" description="Slave will not end transfer when NACK detected" />
      </BitField>
      <BitField start="13" size="1" name="HSMEN" description="High Speed Mode Enable">
        <Enum name="HSMEN_0" start="0" description="Disables detection of HS-mode master code" />
        <Enum name="HSMEN_1" start="0x1" description="Enables detection of HS-mode master code" />
      </BitField>
      <BitField start="16" size="3" name="ADDRCFG" description="Address Configuration">
        <Enum name="ADDRCFG_0" start="0" description="Address match 0 (7-bit)" />
        <Enum name="ADDRCFG_1" start="0x1" description="Address match 0 (10-bit)" />
        <Enum name="ADDRCFG_2" start="0x2" description="Address match 0 (7-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_3" start="0x3" description="Address match 0 (10-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_4" start="0x4" description="Address match 0 (7-bit) or Address match 1 (10-bit)" />
        <Enum name="ADDRCFG_5" start="0x5" description="Address match 0 (10-bit) or Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_6" start="0x6" description="From Address match 0 (7-bit) to Address match 1 (7-bit)" />
        <Enum name="ADDRCFG_7" start="0x7" description="From Address match 0 (10-bit) to Address match 1 (10-bit)" />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="SCFGR2" access="Read/Write" description="Slave Configuration Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CLKHOLD" description="Clock Hold Time" />
      <BitField start="8" size="6" name="DATAVD" description="Data Valid Delay" />
      <BitField start="16" size="4" name="FILTSCL" description="Glitch Filter SCL" />
      <BitField start="24" size="4" name="FILTSDA" description="Glitch Filter SDA" />
    </Register>
    <Register start="+0x140" size="4" name="SAMR" access="Read/Write" description="Slave Address Match Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="10" name="ADDR0" description="Address 0 Value" />
      <BitField start="17" size="10" name="ADDR1" description="Address 1 Value" />
    </Register>
    <Register start="+0x150" size="4" name="SASR" access="ReadOnly" description="Slave Address Status Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RADDR" description="Received Address" />
      <BitField start="14" size="1" name="ANV" description="Address Not Valid">
        <Enum name="ANV_0" start="0" description="Received Address (RADDR) is valid" />
        <Enum name="ANV_1" start="0x1" description="Received Address (RADDR) is not valid" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="STAR" access="Read/Write" description="Slave Transmit ACK Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXNACK" description="Transmit NACK">
        <Enum name="TXNACK_0" start="0" description="Write a Transmit ACK for each received word" />
        <Enum name="TXNACK_1" start="0x1" description="Write a Transmit NACK for each received word" />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="STDR" access="Read/Write" description="Slave Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Transmit Data" />
    </Register>
    <Register start="+0x170" size="4" name="SRDR" access="ReadOnly" description="Slave Receive Data Register" reset_value="0x4000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA" description="Receive Data" />
      <BitField start="14" size="1" name="RXEMPTY" description="RX Empty">
        <Enum name="RXEMPTY_0" start="0" description="The Receive Data Register is not empty" />
        <Enum name="RXEMPTY_1" start="0x1" description="The Receive Data Register is empty" />
      </BitField>
      <BitField start="15" size="1" name="SOF" description="Start Of Frame">
        <Enum name="SOF_0" start="0" description="Indicates this is not the first data word since a (repeated) START or STOP condition" />
        <Enum name="SOF_1" start="0x1" description="Indicates this is the first data word since a (repeated) START or STOP condition" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLEXIO1" start="0x401AC000" description="FLEXIO">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x1010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard features implemented." />
        <Enum name="FEATURE_1" start="0x1" description="Supports state, logic and parallel modes." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x2200808" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SHIFTER" description="Shifter Number" />
      <BitField start="8" size="8" name="TIMER" description="Timer Number" />
      <BitField start="16" size="8" name="PIN" description="Pin Number" />
      <BitField start="24" size="8" name="TRIGGER" description="Trigger Number" />
    </Register>
    <Register start="+0x8" size="4" name="CTRL" access="Read/Write" description="FlexIO Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXEN" description="FlexIO Enable">
        <Enum name="FLEXEN_0" start="0" description="FlexIO module is disabled." />
        <Enum name="FLEXEN_1" start="0x1" description="FlexIO module is enabled." />
      </BitField>
      <BitField start="1" size="1" name="SWRST" description="Software Reset">
        <Enum name="SWRST_0" start="0" description="Software reset is disabled" />
        <Enum name="SWRST_1" start="0x1" description="Software reset is enabled, all FlexIO registers except the Control Register are reset." />
      </BitField>
      <BitField start="2" size="1" name="FASTACC" description="Fast Access">
        <Enum name="FASTACC_0" start="0" description="Configures for normal register accesses to FlexIO" />
        <Enum name="FASTACC_1" start="0x1" description="Configures for fast register accesses to FlexIO" />
      </BitField>
      <BitField start="30" size="1" name="DBGE" description="Debug Enable">
        <Enum name="DBGE_0" start="0" description="FlexIO is disabled in debug modes." />
        <Enum name="DBGE_1" start="0x1" description="FlexIO is enabled in debug modes" />
      </BitField>
      <BitField start="31" size="1" name="DOZEN" description="Doze Enable">
        <Enum name="DOZEN_0" start="0" description="FlexIO enabled in Doze modes." />
        <Enum name="DOZEN_1" start="0x1" description="FlexIO disabled in Doze modes." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PIN" access="ReadOnly" description="Pin State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI" description="Pin Data Input" />
    </Register>
    <Register start="+0x10" size="4" name="SHIFTSTAT" access="Read/Write" description="Shifter Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSF" description="Shifter Status Flag" />
    </Register>
    <Register start="+0x14" size="4" name="SHIFTERR" access="Read/Write" description="Shifter Error Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEF" description="Shifter Error Flags" />
    </Register>
    <Register start="+0x18" size="4" name="TIMSTAT" access="Read/Write" description="Timer Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TSF" description="Timer Status Flags" />
    </Register>
    <Register start="+0x20" size="4" name="SHIFTSIEN" access="Read/Write" description="Shifter Status Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSIE" description="Shifter Status Interrupt Enable" />
    </Register>
    <Register start="+0x24" size="4" name="SHIFTEIEN" access="Read/Write" description="Shifter Error Interrupt Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SEIE" description="Shifter Error Interrupt Enable" />
    </Register>
    <Register start="+0x28" size="4" name="TIMIEN" access="Read/Write" description="Timer Interrupt Enable Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TEIE" description="Timer Status Interrupt Enable" />
    </Register>
    <Register start="+0x30" size="4" name="SHIFTSDEN" access="Read/Write" description="Shifter Status DMA Enable" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SSDE" description="Shifter Status DMA Enable" />
    </Register>
    <Register start="+0x40" size="4" name="SHIFTSTATE" access="Read/Write" description="Shifter State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="STATE" description="Current State Pointer" />
    </Register>
    <Register start="+0x80+0" size="4" name="SHIFTCTL[0]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+4" size="4" name="SHIFTCTL[1]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+8" size="4" name="SHIFTCTL[2]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+12" size="4" name="SHIFTCTL[3]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+16" size="4" name="SHIFTCTL[4]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+20" size="4" name="SHIFTCTL[5]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+24" size="4" name="SHIFTCTL[6]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x80+28" size="4" name="SHIFTCTL[7]" access="Read/Write" description="Shifter Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMOD" description="Shifter Mode">
        <Enum name="SMOD_0" start="0" description="Disabled." />
        <Enum name="SMOD_1" start="0x1" description="Receive mode. Captures the current Shifter content into the SHIFTBUF on expiration of the Timer." />
        <Enum name="SMOD_2" start="0x2" description="Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of the Timer." />
        <Enum name="SMOD_4" start="0x4" description="Match Store mode. Shifter data is compared to SHIFTBUF content on expiration of the Timer." />
        <Enum name="SMOD_5" start="0x5" description="Match Continuous mode. Shifter data is continuously compared to SHIFTBUF contents." />
        <Enum name="SMOD_6" start="0x6" description="State mode. SHIFTBUF contents are used for storing programmable state attributes." />
        <Enum name="SMOD_7" start="0x7" description="Logic mode. SHIFTBUF contents are used for implementing programmable logic look up table." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Shifter Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Shifter Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Shifter Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Shifter pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Shifter pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Shifter pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Shifter pin output" />
      </BitField>
      <BitField start="23" size="1" name="TIMPOL" description="Timer Polarity">
        <Enum name="TIMPOL_0" start="0" description="Shift on posedge of Shift clock" />
        <Enum name="TIMPOL_1" start="0x1" description="Shift on negedge of Shift clock" />
      </BitField>
      <BitField start="24" size="3" name="TIMSEL" description="Timer Select" />
    </Register>
    <Register start="+0x100+0" size="4" name="SHIFTCFG[0]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+4" size="4" name="SHIFTCFG[1]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+8" size="4" name="SHIFTCFG[2]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+12" size="4" name="SHIFTCFG[3]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+16" size="4" name="SHIFTCFG[4]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+20" size="4" name="SHIFTCFG[5]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+24" size="4" name="SHIFTCFG[6]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x100+28" size="4" name="SHIFTCFG[7]" access="Read/Write" description="Shifter Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SSTART" description="Shifter Start bit">
        <Enum name="SSTART_0" start="0" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on enable" />
        <Enum name="SSTART_1" start="0x1" description="Start bit disabled for transmitter/receiver/match store, transmitter loads data on first shift" />
        <Enum name="SSTART_2" start="0x2" description="Transmitter outputs start bit value 0 before loading data on first shift, receiver/match store sets error flag if start bit is not 0" />
        <Enum name="SSTART_3" start="0x3" description="Transmitter outputs start bit value 1 before loading data on first shift, receiver/match store sets error flag if start bit is not 1" />
      </BitField>
      <BitField start="4" size="2" name="SSTOP" description="Shifter Stop bit">
        <Enum name="SSTOP_0" start="0" description="Stop bit disabled for transmitter/receiver/match store" />
        <Enum name="SSTOP_2" start="0x2" description="Transmitter outputs stop bit value 0 on store, receiver/match store sets error flag if stop bit is not 0" />
        <Enum name="SSTOP_3" start="0x3" description="Transmitter outputs stop bit value 1 on store, receiver/match store sets error flag if stop bit is not 1" />
      </BitField>
      <BitField start="8" size="1" name="INSRC" description="Input Source">
        <Enum name="INSRC_0" start="0" description="Pin" />
        <Enum name="INSRC_1" start="0x1" description="Shifter N+1 Output" />
      </BitField>
      <BitField start="16" size="5" name="PWIDTH" description="Parallel Width" />
    </Register>
    <Register start="+0x200+0" size="4" name="SHIFTBUF[0]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+4" size="4" name="SHIFTBUF[1]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+8" size="4" name="SHIFTBUF[2]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+12" size="4" name="SHIFTBUF[3]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+16" size="4" name="SHIFTBUF[4]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+20" size="4" name="SHIFTBUF[5]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+24" size="4" name="SHIFTBUF[6]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x200+28" size="4" name="SHIFTBUF[7]" access="Read/Write" description="Shifter Buffer N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUF" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+0" size="4" name="SHIFTBUFBIS[0]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+4" size="4" name="SHIFTBUFBIS[1]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+8" size="4" name="SHIFTBUFBIS[2]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+12" size="4" name="SHIFTBUFBIS[3]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+16" size="4" name="SHIFTBUFBIS[4]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+20" size="4" name="SHIFTBUFBIS[5]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+24" size="4" name="SHIFTBUFBIS[6]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x280+28" size="4" name="SHIFTBUFBIS[7]" access="Read/Write" description="Shifter Buffer N Bit Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+0" size="4" name="SHIFTBUFBYS[0]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+4" size="4" name="SHIFTBUFBYS[1]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+8" size="4" name="SHIFTBUFBYS[2]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+12" size="4" name="SHIFTBUFBYS[3]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+16" size="4" name="SHIFTBUFBYS[4]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+20" size="4" name="SHIFTBUFBYS[5]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+24" size="4" name="SHIFTBUFBYS[6]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x300+28" size="4" name="SHIFTBUFBYS[7]" access="Read/Write" description="Shifter Buffer N Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBYS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+0" size="4" name="SHIFTBUFBBS[0]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+4" size="4" name="SHIFTBUFBBS[1]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+8" size="4" name="SHIFTBUFBBS[2]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+12" size="4" name="SHIFTBUFBBS[3]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+16" size="4" name="SHIFTBUFBBS[4]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+20" size="4" name="SHIFTBUFBBS[5]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+24" size="4" name="SHIFTBUFBBS[6]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x380+28" size="4" name="SHIFTBUFBBS[7]" access="Read/Write" description="Shifter Buffer N Bit Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFBBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x400+0" size="4" name="TIMCTL[0]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+4" size="4" name="TIMCTL[1]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+8" size="4" name="TIMCTL[2]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+12" size="4" name="TIMCTL[3]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+16" size="4" name="TIMCTL[4]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+20" size="4" name="TIMCTL[5]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+24" size="4" name="TIMCTL[6]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x400+28" size="4" name="TIMCTL[7]" access="Read/Write" description="Timer Control N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TIMOD" description="Timer Mode">
        <Enum name="TIMOD_0" start="0" description="Timer Disabled." />
        <Enum name="TIMOD_1" start="0x1" description="Dual 8-bit counters baud mode." />
        <Enum name="TIMOD_2" start="0x2" description="Dual 8-bit counters PWM high mode." />
        <Enum name="TIMOD_3" start="0x3" description="Single 16-bit counter mode." />
      </BitField>
      <BitField start="7" size="1" name="PINPOL" description="Timer Pin Polarity">
        <Enum name="PINPOL_0" start="0" description="Pin is active high" />
        <Enum name="PINPOL_1" start="0x1" description="Pin is active low" />
      </BitField>
      <BitField start="8" size="5" name="PINSEL" description="Timer Pin Select" />
      <BitField start="16" size="2" name="PINCFG" description="Timer Pin Configuration">
        <Enum name="PINCFG_0" start="0" description="Timer pin output disabled" />
        <Enum name="PINCFG_1" start="0x1" description="Timer pin open drain or bidirectional output enable" />
        <Enum name="PINCFG_2" start="0x2" description="Timer pin bidirectional output data" />
        <Enum name="PINCFG_3" start="0x3" description="Timer pin output" />
      </BitField>
      <BitField start="22" size="1" name="TRGSRC" description="Trigger Source">
        <Enum name="TRGSRC_0" start="0" description="External trigger selected" />
        <Enum name="TRGSRC_1" start="0x1" description="Internal trigger selected" />
      </BitField>
      <BitField start="23" size="1" name="TRGPOL" description="Trigger Polarity">
        <Enum name="TRGPOL_0" start="0" description="Trigger active high" />
        <Enum name="TRGPOL_1" start="0x1" description="Trigger active low" />
      </BitField>
      <BitField start="24" size="6" name="TRGSEL" description="Trigger Select" />
    </Register>
    <Register start="+0x480+0" size="4" name="TIMCFG[0]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+4" size="4" name="TIMCFG[1]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+8" size="4" name="TIMCFG[2]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+12" size="4" name="TIMCFG[3]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+16" size="4" name="TIMCFG[4]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+20" size="4" name="TIMCFG[5]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+24" size="4" name="TIMCFG[6]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x480+28" size="4" name="TIMCFG[7]" access="Read/Write" description="Timer Configuration N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="TSTART" description="Timer Start Bit">
        <Enum name="TSTART_0" start="0" description="Start bit disabled" />
        <Enum name="TSTART_1" start="0x1" description="Start bit enabled" />
      </BitField>
      <BitField start="4" size="2" name="TSTOP" description="Timer Stop Bit">
        <Enum name="TSTOP_0" start="0" description="Stop bit disabled" />
        <Enum name="TSTOP_1" start="0x1" description="Stop bit is enabled on timer compare" />
        <Enum name="TSTOP_2" start="0x2" description="Stop bit is enabled on timer disable" />
        <Enum name="TSTOP_3" start="0x3" description="Stop bit is enabled on timer compare and timer disable" />
      </BitField>
      <BitField start="8" size="3" name="TIMENA" description="Timer Enable">
        <Enum name="TIMENA_0" start="0" description="Timer always enabled" />
        <Enum name="TIMENA_1" start="0x1" description="Timer enabled on Timer N-1 enable" />
        <Enum name="TIMENA_2" start="0x2" description="Timer enabled on Trigger high" />
        <Enum name="TIMENA_3" start="0x3" description="Timer enabled on Trigger high and Pin high" />
        <Enum name="TIMENA_4" start="0x4" description="Timer enabled on Pin rising edge" />
        <Enum name="TIMENA_5" start="0x5" description="Timer enabled on Pin rising edge and Trigger high" />
        <Enum name="TIMENA_6" start="0x6" description="Timer enabled on Trigger rising edge" />
        <Enum name="TIMENA_7" start="0x7" description="Timer enabled on Trigger rising or falling edge" />
      </BitField>
      <BitField start="12" size="3" name="TIMDIS" description="Timer Disable">
        <Enum name="TIMDIS_0" start="0" description="Timer never disabled" />
        <Enum name="TIMDIS_1" start="0x1" description="Timer disabled on Timer N-1 disable" />
        <Enum name="TIMDIS_2" start="0x2" description="Timer disabled on Timer compare (upper 8-bits match and decrement)" />
        <Enum name="TIMDIS_3" start="0x3" description="Timer disabled on Timer compare (upper 8-bits match and decrement) and Trigger Low" />
        <Enum name="TIMDIS_4" start="0x4" description="Timer disabled on Pin rising or falling edge" />
        <Enum name="TIMDIS_5" start="0x5" description="Timer disabled on Pin rising or falling edge provided Trigger is high" />
        <Enum name="TIMDIS_6" start="0x6" description="Timer disabled on Trigger falling edge" />
      </BitField>
      <BitField start="16" size="3" name="TIMRST" description="Timer Reset">
        <Enum name="TIMRST_0" start="0" description="Timer never reset" />
        <Enum name="TIMRST_2" start="0x2" description="Timer reset on Timer Pin equal to Timer Output" />
        <Enum name="TIMRST_3" start="0x3" description="Timer reset on Timer Trigger equal to Timer Output" />
        <Enum name="TIMRST_4" start="0x4" description="Timer reset on Timer Pin rising edge" />
        <Enum name="TIMRST_6" start="0x6" description="Timer reset on Trigger rising edge" />
        <Enum name="TIMRST_7" start="0x7" description="Timer reset on Trigger rising or falling edge" />
      </BitField>
      <BitField start="20" size="2" name="TIMDEC" description="Timer Decrement">
        <Enum name="TIMDEC_0" start="0" description="Decrement counter on FlexIO clock, Shift clock equals Timer output." />
        <Enum name="TIMDEC_1" start="0x1" description="Decrement counter on Trigger input (both edges), Shift clock equals Timer output." />
        <Enum name="TIMDEC_2" start="0x2" description="Decrement counter on Pin input (both edges), Shift clock equals Pin input." />
        <Enum name="TIMDEC_3" start="0x3" description="Decrement counter on Trigger input (both edges), Shift clock equals Trigger input." />
      </BitField>
      <BitField start="24" size="2" name="TIMOUT" description="Timer Output">
        <Enum name="TIMOUT_0" start="0" description="Timer output is logic one when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_1" start="0x1" description="Timer output is logic zero when enabled and is not affected by timer reset" />
        <Enum name="TIMOUT_2" start="0x2" description="Timer output is logic one when enabled and on timer reset" />
        <Enum name="TIMOUT_3" start="0x3" description="Timer output is logic zero when enabled and on timer reset" />
      </BitField>
    </Register>
    <Register start="+0x500+0" size="4" name="TIMCMP[0]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+4" size="4" name="TIMCMP[1]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+8" size="4" name="TIMCMP[2]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+12" size="4" name="TIMCMP[3]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+16" size="4" name="TIMCMP[4]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+20" size="4" name="TIMCMP[5]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+24" size="4" name="TIMCMP[6]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x500+28" size="4" name="TIMCMP[7]" access="Read/Write" description="Timer Compare N Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Timer Compare Value" />
    </Register>
    <Register start="+0x680+0" size="4" name="SHIFTBUFNBS[0]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+4" size="4" name="SHIFTBUFNBS[1]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+8" size="4" name="SHIFTBUFNBS[2]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+12" size="4" name="SHIFTBUFNBS[3]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+16" size="4" name="SHIFTBUFNBS[4]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+20" size="4" name="SHIFTBUFNBS[5]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+24" size="4" name="SHIFTBUFNBS[6]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x680+28" size="4" name="SHIFTBUFNBS[7]" access="Read/Write" description="Shifter Buffer N Nibble Byte Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNBS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+0" size="4" name="SHIFTBUFHWS[0]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+4" size="4" name="SHIFTBUFHWS[1]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+8" size="4" name="SHIFTBUFHWS[2]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+12" size="4" name="SHIFTBUFHWS[3]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+16" size="4" name="SHIFTBUFHWS[4]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+20" size="4" name="SHIFTBUFHWS[5]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+24" size="4" name="SHIFTBUFHWS[6]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x700+28" size="4" name="SHIFTBUFHWS[7]" access="Read/Write" description="Shifter Buffer N Half Word Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFHWS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+0" size="4" name="SHIFTBUFNIS[0]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+4" size="4" name="SHIFTBUFNIS[1]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+8" size="4" name="SHIFTBUFNIS[2]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+12" size="4" name="SHIFTBUFNIS[3]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+16" size="4" name="SHIFTBUFNIS[4]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+20" size="4" name="SHIFTBUFNIS[5]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+24" size="4" name="SHIFTBUFNIS[6]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
    <Register start="+0x780+28" size="4" name="SHIFTBUFNIS[7]" access="Read/Write" description="Shifter Buffer N Nibble Swapped Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SHIFTBUFNIS" description="Shift Buffer" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIO1" start="0x401B8000" description="GPIO">
    <Register start="+0" size="4" name="DR" access="Read/Write" description="GPIO data register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR" description="DR" />
    </Register>
    <Register start="+0x4" size="4" name="GDIR" access="Read/Write" description="GPIO direction register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GDIR" description="GDIR" />
    </Register>
    <Register start="+0x8" size="4" name="PSR" access="ReadOnly" description="GPIO pad status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PSR" description="PSR" />
    </Register>
    <Register start="+0xC" size="4" name="ICR1" access="Read/Write" description="GPIO interrupt configuration register1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ICR0" description="ICR0">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="2" size="2" name="ICR1" description="ICR1">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="4" size="2" name="ICR2" description="ICR2">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="6" size="2" name="ICR3" description="ICR3">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="8" size="2" name="ICR4" description="ICR4">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="10" size="2" name="ICR5" description="ICR5">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="12" size="2" name="ICR6" description="ICR6">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="14" size="2" name="ICR7" description="ICR7">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="16" size="2" name="ICR8" description="ICR8">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="18" size="2" name="ICR9" description="ICR9">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="20" size="2" name="ICR10" description="ICR10">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="22" size="2" name="ICR11" description="ICR11">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="24" size="2" name="ICR12" description="ICR12">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="26" size="2" name="ICR13" description="ICR13">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="28" size="2" name="ICR14" description="ICR14">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="30" size="2" name="ICR15" description="ICR15">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="ICR2" access="Read/Write" description="GPIO interrupt configuration register2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ICR16" description="ICR16">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="2" size="2" name="ICR17" description="ICR17">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="4" size="2" name="ICR18" description="ICR18">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="6" size="2" name="ICR19" description="ICR19">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="8" size="2" name="ICR20" description="ICR20">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="10" size="2" name="ICR21" description="ICR21">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="12" size="2" name="ICR22" description="ICR22">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="14" size="2" name="ICR23" description="ICR23">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="16" size="2" name="ICR24" description="ICR24">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="18" size="2" name="ICR25" description="ICR25">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="20" size="2" name="ICR26" description="ICR26">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="22" size="2" name="ICR27" description="ICR27">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="24" size="2" name="ICR28" description="ICR28">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="26" size="2" name="ICR29" description="ICR29">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="28" size="2" name="ICR30" description="ICR30">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="30" size="2" name="ICR31" description="ICR31">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="IMR" access="Read/Write" description="GPIO interrupt mask register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IMR" description="IMR" />
    </Register>
    <Register start="+0x18" size="4" name="ISR" access="Read/Write" description="GPIO interrupt status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISR" description="ISR" />
    </Register>
    <Register start="+0x1C" size="4" name="EDGE_SEL" access="Read/Write" description="GPIO edge select register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_EDGE_SEL" description="GPIO_EDGE_SEL" />
    </Register>
    <Register start="+0x84" size="4" name="DR_SET" access="WriteOnly" description="GPIO data register SET" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR_SET" description="DR_SET" />
    </Register>
    <Register start="+0x88" size="4" name="DR_CLEAR" access="WriteOnly" description="GPIO data register CLEAR" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR_CLEAR" description="DR_CLEAR" />
    </Register>
    <Register start="+0x8C" size="4" name="DR_TOGGLE" access="WriteOnly" description="GPIO data register TOGGLE" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR_TOGGLE" description="DR_TOGGLE" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIO5" start="0x400C0000" description="GPIO">
    <Register start="+0" size="4" name="DR" access="Read/Write" description="GPIO data register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR" description="DR" />
    </Register>
    <Register start="+0x4" size="4" name="GDIR" access="Read/Write" description="GPIO direction register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GDIR" description="GDIR" />
    </Register>
    <Register start="+0x8" size="4" name="PSR" access="ReadOnly" description="GPIO pad status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PSR" description="PSR" />
    </Register>
    <Register start="+0xC" size="4" name="ICR1" access="Read/Write" description="GPIO interrupt configuration register1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ICR0" description="ICR0">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="2" size="2" name="ICR1" description="ICR1">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="4" size="2" name="ICR2" description="ICR2">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="6" size="2" name="ICR3" description="ICR3">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="8" size="2" name="ICR4" description="ICR4">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="10" size="2" name="ICR5" description="ICR5">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="12" size="2" name="ICR6" description="ICR6">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="14" size="2" name="ICR7" description="ICR7">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="16" size="2" name="ICR8" description="ICR8">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="18" size="2" name="ICR9" description="ICR9">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="20" size="2" name="ICR10" description="ICR10">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="22" size="2" name="ICR11" description="ICR11">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="24" size="2" name="ICR12" description="ICR12">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="26" size="2" name="ICR13" description="ICR13">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="28" size="2" name="ICR14" description="ICR14">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="30" size="2" name="ICR15" description="ICR15">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="ICR2" access="Read/Write" description="GPIO interrupt configuration register2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ICR16" description="ICR16">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="2" size="2" name="ICR17" description="ICR17">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="4" size="2" name="ICR18" description="ICR18">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="6" size="2" name="ICR19" description="ICR19">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="8" size="2" name="ICR20" description="ICR20">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="10" size="2" name="ICR21" description="ICR21">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="12" size="2" name="ICR22" description="ICR22">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="14" size="2" name="ICR23" description="ICR23">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="16" size="2" name="ICR24" description="ICR24">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="18" size="2" name="ICR25" description="ICR25">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="20" size="2" name="ICR26" description="ICR26">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="22" size="2" name="ICR27" description="ICR27">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="24" size="2" name="ICR28" description="ICR28">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="26" size="2" name="ICR29" description="ICR29">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="28" size="2" name="ICR30" description="ICR30">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="30" size="2" name="ICR31" description="ICR31">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="IMR" access="Read/Write" description="GPIO interrupt mask register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IMR" description="IMR" />
    </Register>
    <Register start="+0x18" size="4" name="ISR" access="Read/Write" description="GPIO interrupt status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISR" description="ISR" />
    </Register>
    <Register start="+0x1C" size="4" name="EDGE_SEL" access="Read/Write" description="GPIO edge select register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_EDGE_SEL" description="GPIO_EDGE_SEL" />
    </Register>
    <Register start="+0x84" size="4" name="DR_SET" access="WriteOnly" description="GPIO data register SET" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR_SET" description="DR_SET" />
    </Register>
    <Register start="+0x88" size="4" name="DR_CLEAR" access="WriteOnly" description="GPIO data register CLEAR" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR_CLEAR" description="DR_CLEAR" />
    </Register>
    <Register start="+0x8C" size="4" name="DR_TOGGLE" access="WriteOnly" description="GPIO data register TOGGLE" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR_TOGGLE" description="DR_TOGGLE" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIO2" start="0x42000000" description="GPIO">
    <Register start="+0" size="4" name="DR" access="Read/Write" description="GPIO data register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR" description="DR" />
    </Register>
    <Register start="+0x4" size="4" name="GDIR" access="Read/Write" description="GPIO direction register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GDIR" description="GDIR" />
    </Register>
    <Register start="+0x8" size="4" name="PSR" access="ReadOnly" description="GPIO pad status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PSR" description="PSR" />
    </Register>
    <Register start="+0xC" size="4" name="ICR1" access="Read/Write" description="GPIO interrupt configuration register1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ICR0" description="ICR0">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="2" size="2" name="ICR1" description="ICR1">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="4" size="2" name="ICR2" description="ICR2">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="6" size="2" name="ICR3" description="ICR3">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="8" size="2" name="ICR4" description="ICR4">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="10" size="2" name="ICR5" description="ICR5">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="12" size="2" name="ICR6" description="ICR6">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="14" size="2" name="ICR7" description="ICR7">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="16" size="2" name="ICR8" description="ICR8">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="18" size="2" name="ICR9" description="ICR9">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="20" size="2" name="ICR10" description="ICR10">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="22" size="2" name="ICR11" description="ICR11">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="24" size="2" name="ICR12" description="ICR12">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="26" size="2" name="ICR13" description="ICR13">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="28" size="2" name="ICR14" description="ICR14">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="30" size="2" name="ICR15" description="ICR15">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="ICR2" access="Read/Write" description="GPIO interrupt configuration register2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ICR16" description="ICR16">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="2" size="2" name="ICR17" description="ICR17">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="4" size="2" name="ICR18" description="ICR18">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="6" size="2" name="ICR19" description="ICR19">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="8" size="2" name="ICR20" description="ICR20">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="10" size="2" name="ICR21" description="ICR21">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="12" size="2" name="ICR22" description="ICR22">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="14" size="2" name="ICR23" description="ICR23">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="16" size="2" name="ICR24" description="ICR24">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="18" size="2" name="ICR25" description="ICR25">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="20" size="2" name="ICR26" description="ICR26">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="22" size="2" name="ICR27" description="ICR27">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="24" size="2" name="ICR28" description="ICR28">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="26" size="2" name="ICR29" description="ICR29">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="28" size="2" name="ICR30" description="ICR30">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
      <BitField start="30" size="2" name="ICR31" description="ICR31">
        <Enum name="LOW_LEVEL" start="0" description="Interrupt n is low-level sensitive." />
        <Enum name="HIGH_LEVEL" start="0x1" description="Interrupt n is high-level sensitive." />
        <Enum name="RISING_EDGE" start="0x2" description="Interrupt n is rising-edge sensitive." />
        <Enum name="FALLING_EDGE" start="0x3" description="Interrupt n is falling-edge sensitive." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="IMR" access="Read/Write" description="GPIO interrupt mask register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IMR" description="IMR" />
    </Register>
    <Register start="+0x18" size="4" name="ISR" access="Read/Write" description="GPIO interrupt status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISR" description="ISR" />
    </Register>
    <Register start="+0x1C" size="4" name="EDGE_SEL" access="Read/Write" description="GPIO edge select register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GPIO_EDGE_SEL" description="GPIO_EDGE_SEL" />
    </Register>
    <Register start="+0x84" size="4" name="DR_SET" access="WriteOnly" description="GPIO data register SET" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR_SET" description="DR_SET" />
    </Register>
    <Register start="+0x88" size="4" name="DR_CLEAR" access="WriteOnly" description="GPIO data register CLEAR" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR_CLEAR" description="DR_CLEAR" />
    </Register>
    <Register start="+0x8C" size="4" name="DR_TOGGLE" access="WriteOnly" description="GPIO data register TOGGLE" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR_TOGGLE" description="DR_TOGGLE" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWM1" start="0x401CC000" description="PWM">
    <Register start="+0" size="2" name="SM0CNT" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter Register Bits" />
    </Register>
    <Register start="+0x2" size="2" name="SM0INIT" access="Read/Write" description="Initial Count Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Count Register Bits" />
    </Register>
    <Register start="+0x4" size="2" name="SM0CTRL2" access="Read/Write" description="Control 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CLK_SEL" description="Clock Source Select">
        <Enum name="CLK_SEL_0" start="0" description="The IPBus clock is used as the clock for the local prescaler and counter." />
        <Enum name="CLK_SEL_1" start="0x1" description="EXT_CLK is used as the clock for the local prescaler and counter." />
        <Enum name="CLK_SEL_2" start="0x2" description="Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="RELOAD_SEL" description="Reload Source Select">
        <Enum name="RELOAD_SEL_0" start="0" description="The local RELOAD signal is used to reload registers." />
        <Enum name="RELOAD_SEL_1" start="0x1" description="The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0." />
      </BitField>
      <BitField start="3" size="3" name="FORCE_SEL" description="This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.">
        <Enum name="FORCE_SEL_0" start="0" description="The local force signal, CTRL2[FORCE], from this submodule is used to force updates." />
        <Enum name="FORCE_SEL_1" start="0x1" description="The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_2" start="0x2" description="The local reload signal from this submodule is used to force updates without regard to the state of LDOK." />
        <Enum name="FORCE_SEL_3" start="0x3" description="The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_4" start="0x4" description="The local sync signal from this submodule is used to force updates." />
        <Enum name="FORCE_SEL_5" start="0x5" description="The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_6" start="0x6" description="The external force signal, EXT_FORCE, from outside the PWM module causes updates." />
        <Enum name="FORCE_SEL_7" start="0x7" description="The external sync signal, EXT_SYNC, from outside the PWM module causes updates." />
      </BitField>
      <BitField start="6" size="1" name="FORCE" description="Force Initialization" />
      <BitField start="7" size="1" name="FRCEN" description="FRCEN">
        <Enum name="FRCEN_0" start="0" description="Initialization from a FORCE_OUT is disabled." />
        <Enum name="FRCEN_1" start="0x1" description="Initialization from a FORCE_OUT is enabled." />
      </BitField>
      <BitField start="8" size="2" name="INIT_SEL" description="Initialization Control Select">
        <Enum name="INIT_SEL_0" start="0" description="Local sync (PWM_X) causes initialization." />
        <Enum name="INIT_SEL_1" start="0x1" description="Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs." />
        <Enum name="INIT_SEL_2" start="0x2" description="Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0." />
        <Enum name="INIT_SEL_3" start="0x3" description="EXT_SYNC causes initialization." />
      </BitField>
      <BitField start="10" size="1" name="PWMX_INIT" description="PWM_X Initial Value" />
      <BitField start="11" size="1" name="PWM45_INIT" description="PWM45 Initial Value" />
      <BitField start="12" size="1" name="PWM23_INIT" description="PWM23 Initial Value" />
      <BitField start="13" size="1" name="INDEP" description="Independent or Complementary Pair Operation">
        <Enum name="INDEP_0" start="0" description="PWM_A and PWM_B form a complementary PWM pair." />
        <Enum name="INDEP_1" start="0x1" description="PWM_A and PWM_B outputs are independent PWMs." />
      </BitField>
      <BitField start="14" size="1" name="WAITEN" description="WAIT Enable" />
      <BitField start="15" size="1" name="DBGEN" description="Debug Enable" />
    </Register>
    <Register start="+0x6" size="2" name="SM0CTRL" access="Read/Write" description="Control Register" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="DBLEN" description="Double Switching Enable">
        <Enum name="DBLEN_0" start="0" description="Double switching disabled." />
        <Enum name="DBLEN_1" start="0x1" description="Double switching enabled." />
      </BitField>
      <BitField start="1" size="1" name="DBLX" description="PWMX Double Switching Enable">
        <Enum name="DBLX_0" start="0" description="PWMX double pulse disabled." />
        <Enum name="DBLX_1" start="0x1" description="PWMX double pulse enabled." />
      </BitField>
      <BitField start="2" size="1" name="LDMOD" description="Load Mode Select">
        <Enum name="LDMOD_0" start="0" description="Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set." />
        <Enum name="LDMOD_1" start="0x1" description="Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF]." />
      </BitField>
      <BitField start="3" size="1" name="SPLIT" description="Split the DBLPWM signal to PWMA and PWMB">
        <Enum name="SPLIT_0" start="0" description="DBLPWM is not split. PWMA and PWMB each have double pulses." />
        <Enum name="SPLIT_1" start="0x1" description="DBLPWM is split to PWMA and PWMB." />
      </BitField>
      <BitField start="4" size="3" name="PRSC" description="Prescaler">
        <Enum name="PRSC_0" start="0" description="PWM clock frequency = fclk" />
        <Enum name="PRSC_1" start="0x1" description="PWM clock frequency = fclk/2" />
        <Enum name="PRSC_2" start="0x2" description="PWM clock frequency = fclk/4" />
        <Enum name="PRSC_3" start="0x3" description="PWM clock frequency = fclk/8" />
        <Enum name="PRSC_4" start="0x4" description="PWM clock frequency = fclk/16" />
        <Enum name="PRSC_5" start="0x5" description="PWM clock frequency = fclk/32" />
        <Enum name="PRSC_6" start="0x6" description="PWM clock frequency = fclk/64" />
        <Enum name="PRSC_7" start="0x7" description="PWM clock frequency = fclk/128" />
      </BitField>
      <BitField start="7" size="1" name="COMPMODE" description="Compare Mode">
        <Enum name="COMPMODE_0" start="0" description="The VAL* registers and the PWM counter are compared using an &quot;equal to&quot; method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period." />
        <Enum name="COMPMODE_1" start="0x1" description="The VAL* registers and the PWM counter are compared using an &quot;equal to or greater than&quot; method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value." />
      </BitField>
      <BitField start="8" size="2" name="DT" description="Deadtime" />
      <BitField start="10" size="1" name="FULL" description="Full Cycle Reload">
        <Enum name="FULL_0" start="0" description="Full-cycle reloads disabled." />
        <Enum name="FULL_1" start="0x1" description="Full-cycle reloads enabled." />
      </BitField>
      <BitField start="11" size="1" name="HALF" description="Half Cycle Reload">
        <Enum name="HALF_0" start="0" description="Half-cycle reloads disabled." />
        <Enum name="HALF_1" start="0x1" description="Half-cycle reloads enabled." />
      </BitField>
      <BitField start="12" size="4" name="LDFQ" description="Load Frequency">
        <Enum name="LDFQ_0" start="0" description="Every PWM opportunity" />
        <Enum name="LDFQ_1" start="0x1" description="Every 2 PWM opportunities" />
        <Enum name="LDFQ_2" start="0x2" description="Every 3 PWM opportunities" />
        <Enum name="LDFQ_3" start="0x3" description="Every 4 PWM opportunities" />
        <Enum name="LDFQ_4" start="0x4" description="Every 5 PWM opportunities" />
        <Enum name="LDFQ_5" start="0x5" description="Every 6 PWM opportunities" />
        <Enum name="LDFQ_6" start="0x6" description="Every 7 PWM opportunities" />
        <Enum name="LDFQ_7" start="0x7" description="Every 8 PWM opportunities" />
        <Enum name="LDFQ_8" start="0x8" description="Every 9 PWM opportunities" />
        <Enum name="LDFQ_9" start="0x9" description="Every 10 PWM opportunities" />
        <Enum name="LDFQ_10" start="0xA" description="Every 11 PWM opportunities" />
        <Enum name="LDFQ_11" start="0xB" description="Every 12 PWM opportunities" />
        <Enum name="LDFQ_12" start="0xC" description="Every 13 PWM opportunities" />
        <Enum name="LDFQ_13" start="0xD" description="Every 14 PWM opportunities" />
        <Enum name="LDFQ_14" start="0xE" description="Every 15 PWM opportunities" />
        <Enum name="LDFQ_15" start="0xF" description="Every 16 PWM opportunities" />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="SM0VAL0" access="Read/Write" description="Value Register 0" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL0" description="Value Register 0" />
    </Register>
    <Register start="+0xC" size="2" name="SM0FRACVAL1" access="Read/Write" description="Fractional Value Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL1" description="Fractional Value 1 Register" />
    </Register>
    <Register start="+0xE" size="2" name="SM0VAL1" access="Read/Write" description="Value Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL1" description="Value Register 1" />
    </Register>
    <Register start="+0x10" size="2" name="SM0FRACVAL2" access="Read/Write" description="Fractional Value Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL2" description="Fractional Value 2" />
    </Register>
    <Register start="+0x12" size="2" name="SM0VAL2" access="Read/Write" description="Value Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL2" description="Value Register 2" />
    </Register>
    <Register start="+0x14" size="2" name="SM0FRACVAL3" access="Read/Write" description="Fractional Value Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL3" description="Fractional Value 3" />
    </Register>
    <Register start="+0x16" size="2" name="SM0VAL3" access="Read/Write" description="Value Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL3" description="Value Register 3" />
    </Register>
    <Register start="+0x18" size="2" name="SM0FRACVAL4" access="Read/Write" description="Fractional Value Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL4" description="Fractional Value 4" />
    </Register>
    <Register start="+0x1A" size="2" name="SM0VAL4" access="Read/Write" description="Value Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL4" description="Value Register 4" />
    </Register>
    <Register start="+0x1C" size="2" name="SM0FRACVAL5" access="Read/Write" description="Fractional Value Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL5" description="Fractional Value 5" />
    </Register>
    <Register start="+0x1E" size="2" name="SM0VAL5" access="Read/Write" description="Value Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL5" description="Value Register 5" />
    </Register>
    <Register start="+0x20" size="2" name="SM0FRCTRL" access="Read/Write" description="Fractional Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="1" size="1" name="FRAC1_EN" description="Fractional Cycle PWM Period Enable">
        <Enum name="FRAC1_EN_0" start="0" description="Disable fractional cycle length for the PWM period." />
        <Enum name="FRAC1_EN_1" start="0x1" description="Enable fractional cycle length for the PWM period." />
      </BitField>
      <BitField start="2" size="1" name="FRAC23_EN" description="Fractional Cycle Placement Enable for PWM_A">
        <Enum name="FRAC23_EN_0" start="0" description="Disable fractional cycle placement for PWM_A." />
        <Enum name="FRAC23_EN_1" start="0x1" description="Enable fractional cycle placement for PWM_A." />
      </BitField>
      <BitField start="4" size="1" name="FRAC45_EN" description="Fractional Cycle Placement Enable for PWM_B">
        <Enum name="FRAC45_EN_0" start="0" description="Disable fractional cycle placement for PWM_B." />
        <Enum name="FRAC45_EN_1" start="0x1" description="Enable fractional cycle placement for PWM_B." />
      </BitField>
      <BitField start="8" size="1" name="FRAC_PU" description="Fractional Delay Circuit Power Up">
        <Enum name="FRAC_PU_0" start="0" description="Turn off fractional delay logic." />
        <Enum name="FRAC_PU_1" start="0x1" description="Power up fractional delay logic." />
      </BitField>
      <BitField start="15" size="1" name="TEST" description="Test Status Bit" />
    </Register>
    <Register start="+0x22" size="2" name="SM0OCTRL" access="Read/Write" description="Output Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PWMXFS" description="PWM_X Fault State">
        <Enum name="PWMXFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMXFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMXFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMXFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="2" size="2" name="PWMBFS" description="PWM_B Fault State">
        <Enum name="PWMBFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMBFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMBFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMBFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="4" size="2" name="PWMAFS" description="PWM_A Fault State">
        <Enum name="PWMAFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMAFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMAFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMAFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="8" size="1" name="POLX" description="PWM_X Output Polarity">
        <Enum name="POLX_0" start="0" description="PWM_X output not inverted. A high level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLX_1" start="0x1" description="PWM_X output inverted. A low level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="9" size="1" name="POLB" description="PWM_B Output Polarity">
        <Enum name="POLB_0" start="0" description="PWM_B output not inverted. A high level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLB_1" start="0x1" description="PWM_B output inverted. A low level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="10" size="1" name="POLA" description="PWM_A Output Polarity">
        <Enum name="POLA_0" start="0" description="PWM_A output not inverted. A high level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLA_1" start="0x1" description="PWM_A output inverted. A low level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="13" size="1" name="PWMX_IN" description="PWM_X Input" />
      <BitField start="14" size="1" name="PWMB_IN" description="PWM_B Input" />
      <BitField start="15" size="1" name="PWMA_IN" description="PWM_A Input" />
    </Register>
    <Register start="+0x24" size="2" name="SM0STS" access="Read/Write" description="Status Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="CMPF" description="Compare Flags">
        <Enum name="CMPF_0" start="0" description="No compare event has occurred for a particular VALx value." />
        <Enum name="CMPF_1" start="0x1" description="A compare event has occurred for a particular VALx value." />
      </BitField>
      <BitField start="6" size="1" name="CFX0" description="Capture Flag X0" />
      <BitField start="7" size="1" name="CFX1" description="Capture Flag X1" />
      <BitField start="8" size="1" name="CFB0" description="Capture Flag B0" />
      <BitField start="9" size="1" name="CFB1" description="Capture Flag B1" />
      <BitField start="10" size="1" name="CFA0" description="Capture Flag A0" />
      <BitField start="11" size="1" name="CFA1" description="Capture Flag A1" />
      <BitField start="12" size="1" name="RF" description="Reload Flag">
        <Enum name="RF_0" start="0" description="No new reload cycle since last STS[RF] clearing" />
        <Enum name="RF_1" start="0x1" description="New reload cycle since last STS[RF] clearing" />
      </BitField>
      <BitField start="13" size="1" name="REF" description="Reload Error Flag">
        <Enum name="REF_0" start="0" description="No reload error occurred." />
        <Enum name="REF_1" start="0x1" description="Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0." />
      </BitField>
      <BitField start="14" size="1" name="RUF" description="Registers Updated Flag">
        <Enum name="RUF_0" start="0" description="No register update has occurred since last reload." />
        <Enum name="RUF_1" start="0x1" description="At least one of the double buffered registers has been updated since the last reload." />
      </BitField>
    </Register>
    <Register start="+0x26" size="2" name="SM0INTEN" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="CMPIE" description="Compare Interrupt Enables">
        <Enum name="CMPIE_0" start="0" description="The corresponding STS[CMPF] bit will not cause an interrupt request." />
        <Enum name="CMPIE_1" start="0x1" description="The corresponding STS[CMPF] bit will cause an interrupt request." />
      </BitField>
      <BitField start="6" size="1" name="CX0IE" description="Capture X 0 Interrupt Enable">
        <Enum name="CX0IE_0" start="0" description="Interrupt request disabled for STS[CFX0]." />
        <Enum name="CX0IE_1" start="0x1" description="Interrupt request enabled for STS[CFX0]." />
      </BitField>
      <BitField start="7" size="1" name="CX1IE" description="Capture X 1 Interrupt Enable">
        <Enum name="CX1IE_0" start="0" description="Interrupt request disabled for STS[CFX1]." />
        <Enum name="CX1IE_1" start="0x1" description="Interrupt request enabled for STS[CFX1]." />
      </BitField>
      <BitField start="8" size="1" name="CB0IE" description="Capture B 0 Interrupt Enable">
        <Enum name="CB0IE_0" start="0" description="Interrupt request disabled for STS[CFB0]." />
        <Enum name="CB0IE_1" start="0x1" description="Interrupt request enabled for STS[CFB0]." />
      </BitField>
      <BitField start="9" size="1" name="CB1IE" description="Capture B 1 Interrupt Enable">
        <Enum name="CB1IE_0" start="0" description="Interrupt request disabled for STS[CFB1]." />
        <Enum name="CB1IE_1" start="0x1" description="Interrupt request enabled for STS[CFB1]." />
      </BitField>
      <BitField start="10" size="1" name="CA0IE" description="Capture A 0 Interrupt Enable">
        <Enum name="CA0IE_0" start="0" description="Interrupt request disabled for STS[CFA0]." />
        <Enum name="CA0IE_1" start="0x1" description="Interrupt request enabled for STS[CFA0]." />
      </BitField>
      <BitField start="11" size="1" name="CA1IE" description="Capture A 1 Interrupt Enable">
        <Enum name="CA1IE_0" start="0" description="Interrupt request disabled for STS[CFA1]." />
        <Enum name="CA1IE_1" start="0x1" description="Interrupt request enabled for STS[CFA1]." />
      </BitField>
      <BitField start="12" size="1" name="RIE" description="Reload Interrupt Enable">
        <Enum name="RIE_0" start="0" description="STS[RF] CPU interrupt requests disabled" />
        <Enum name="RIE_1" start="0x1" description="STS[RF] CPU interrupt requests enabled" />
      </BitField>
      <BitField start="13" size="1" name="REIE" description="Reload Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="STS[REF] CPU interrupt requests disabled" />
        <Enum name="REIE_1" start="0x1" description="STS[REF] CPU interrupt requests enabled" />
      </BitField>
    </Register>
    <Register start="+0x28" size="2" name="SM0DMAEN" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="CX0DE" description="Capture X0 FIFO DMA Enable" />
      <BitField start="1" size="1" name="CX1DE" description="Capture X1 FIFO DMA Enable" />
      <BitField start="2" size="1" name="CB0DE" description="Capture B0 FIFO DMA Enable" />
      <BitField start="3" size="1" name="CB1DE" description="Capture B1 FIFO DMA Enable" />
      <BitField start="4" size="1" name="CA0DE" description="Capture A0 FIFO DMA Enable" />
      <BitField start="5" size="1" name="CA1DE" description="Capture A1 FIFO DMA Enable" />
      <BitField start="6" size="2" name="CAPTDE" description="Capture DMA Enable Source Select">
        <Enum name="CAPTDE_0" start="0" description="Read DMA requests disabled." />
        <Enum name="CAPTDE_1" start="0x1" description="Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive." />
        <Enum name="CAPTDE_2" start="0x2" description="A local sync (VAL1 matches counter) sets the read DMA request." />
        <Enum name="CAPTDE_3" start="0x3" description="A local reload (STS[RF] being set) sets the read DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FAND" description="FIFO Watermark AND Control">
        <Enum name="FAND_0" start="0" description="Selected FIFO watermarks are OR'ed together." />
        <Enum name="FAND_1" start="0x1" description="Selected FIFO watermarks are AND'ed together." />
      </BitField>
      <BitField start="9" size="1" name="VALDE" description="Value Registers DMA Enable">
        <Enum name="VALDE_0" start="0" description="DMA write requests disabled" />
        <Enum name="VALDE_1" start="0x1" description="DMA write requests for the VALx and FRACVALx registers enabled" />
      </BitField>
    </Register>
    <Register start="+0x2A" size="2" name="SM0TCTRL" access="Read/Write" description="Output Trigger Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="OUT_TRIG_EN" description="Output Trigger Enables">
        <Enum name="OUT_TRIG_EN_0" start="0" description="PWM_OUT_TRIGx will not set when the counter value matches the VALx value." />
        <Enum name="OUT_TRIG_EN_1" start="0x1" description="PWM_OUT_TRIGx will set when the counter value matches the VALx value." />
      </BitField>
      <BitField start="12" size="1" name="TRGFRQ" description="Trigger frequency">
        <Enum name="TRGFRQ_0" start="0" description="Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." />
        <Enum name="TRGFRQ_1" start="0x1" description="Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." />
      </BitField>
      <BitField start="14" size="1" name="PWBOT1" description="Output Trigger 1 Source Select">
        <Enum name="PWBOT1_0" start="0" description="Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port." />
        <Enum name="PWBOT1_1" start="0x1" description="Route the PWMB output to the PWM_OUT_TRIG1 port." />
      </BitField>
      <BitField start="15" size="1" name="PWAOT0" description="Output Trigger 0 Source Select">
        <Enum name="PWAOT0_0" start="0" description="Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port." />
        <Enum name="PWAOT0_1" start="0x1" description="Route the PWMA output to the PWM_OUT_TRIG0 port." />
      </BitField>
    </Register>
    <Register start="+0x2C" size="2" name="SM0DISMAP0" access="Read/Write" description="Fault Disable Mapping Register 0" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DIS0A" description="PWM_A Fault Disable Mask 0" />
      <BitField start="4" size="4" name="DIS0B" description="PWM_B Fault Disable Mask 0" />
      <BitField start="8" size="4" name="DIS0X" description="PWM_X Fault Disable Mask 0" />
    </Register>
    <Register start="+0x2E" size="2" name="SM0DISMAP1" access="Read/Write" description="Fault Disable Mapping Register 1" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DIS1A" description="PWM_A Fault Disable Mask 1" />
      <BitField start="4" size="4" name="DIS1B" description="PWM_B Fault Disable Mask 1" />
      <BitField start="8" size="4" name="DIS1X" description="PWM_X Fault Disable Mask 1" />
    </Register>
    <Register start="+0x30" size="2" name="SM0DTCNT0" access="Read/Write" description="Deadtime Count Register 0" reset_value="0x7FF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DTCNT0" description="DTCNT0" />
    </Register>
    <Register start="+0x32" size="2" name="SM0DTCNT1" access="Read/Write" description="Deadtime Count Register 1" reset_value="0x7FF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DTCNT1" description="DTCNT1" />
    </Register>
    <Register start="+0x34" size="2" name="SM0CAPTCTRLA" access="Read/Write" description="Capture Control A Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMA" description="Arm A">
        <Enum name="ARMA_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMA_1" start="0x1" description="Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTA" description="One Shot Mode A">
        <Enum name="ONESHOTA_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTA_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLA[ARMA] is cleared. No further captures will be performed until CAPTCTRLA[ARMA] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLA[ARMA] is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGA0" description="Edge A 0">
        <Enum name="EDGA0_0" start="0" description="Disabled" />
        <Enum name="EDGA0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGA0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGA0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGA1" description="Edge A 1">
        <Enum name="EDGA1_0" start="0" description="Disabled" />
        <Enum name="EDGA1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGA1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGA1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELA" description="Input Select A">
        <Enum name="INP_SELA_0" start="0" description="Raw PWM_A input signal selected as source." />
        <Enum name="INP_SELA_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLA[EDGA0] and CAPTCTRLA[EDGA1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRA[EDGA0] and/or CAPTCTRLA[EDGA1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTA_EN" description="Edge Counter A Enable">
        <Enum name="EDGCNTA_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTA_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFAWM" description="Capture A FIFOs Water Mark" />
      <BitField start="10" size="3" name="CA0CNT" description="Capture A0 FIFO Word Count" />
      <BitField start="13" size="3" name="CA1CNT" description="Capture A1 FIFO Word Count" />
    </Register>
    <Register start="+0x36" size="2" name="SM0CAPTCOMPA" access="Read/Write" description="Capture Compare A Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPA" description="Edge Compare A" />
      <BitField start="8" size="8" name="EDGCNTA" description="Edge Counter A" />
    </Register>
    <Register start="+0x38" size="2" name="SM0CAPTCTRLB" access="Read/Write" description="Capture Control B Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMB" description="Arm B">
        <Enum name="ARMB_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMB_1" start="0x1" description="Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTB" description="One Shot Mode B">
        <Enum name="ONESHOTB_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTB_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLB[ARMB] is cleared. No further captures will be performed until CAPTCTRLB[ARMB] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLB[ARMB] is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGB0" description="Edge B 0">
        <Enum name="EDGB0_0" start="0" description="Disabled" />
        <Enum name="EDGB0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGB0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGB0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGB1" description="Edge B 1">
        <Enum name="EDGB1_0" start="0" description="Disabled" />
        <Enum name="EDGB1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGB1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGB1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELB" description="Input Select B">
        <Enum name="INP_SELB_0" start="0" description="Raw PWM_B input signal selected as source." />
        <Enum name="INP_SELB_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLB[EDGB0] and CAPTCTRLB[EDGB1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRB[EDGB0] and/or CAPTCTRLB[EDGB1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTB_EN" description="Edge Counter B Enable">
        <Enum name="EDGCNTB_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTB_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFBWM" description="Capture B FIFOs Water Mark" />
      <BitField start="10" size="3" name="CB0CNT" description="Capture B0 FIFO Word Count" />
      <BitField start="13" size="3" name="CB1CNT" description="Capture B1 FIFO Word Count" />
    </Register>
    <Register start="+0x3A" size="2" name="SM0CAPTCOMPB" access="Read/Write" description="Capture Compare B Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPB" description="Edge Compare B" />
      <BitField start="8" size="8" name="EDGCNTB" description="Edge Counter B" />
    </Register>
    <Register start="+0x3C" size="2" name="SM0CAPTCTRLX" access="Read/Write" description="Capture Control X Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMX" description="Arm X">
        <Enum name="ARMX_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMX_1" start="0x1" description="Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTX" description="One Shot Mode Aux">
        <Enum name="ONESHOTX_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTX_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and the ARMX bit is cleared. No further captures will be performed until the ARMX bit is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and the ARMX bit is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGX0" description="Edge X 0">
        <Enum name="EDGX0_0" start="0" description="Disabled" />
        <Enum name="EDGX0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGX0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGX0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGX1" description="Edge X 1">
        <Enum name="EDGX1_0" start="0" description="Disabled" />
        <Enum name="EDGX1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGX1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGX1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELX" description="Input Select X">
        <Enum name="INP_SELX_0" start="0" description="Raw PWM_X input signal selected as source." />
        <Enum name="INP_SELX_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX[EDGX1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDGX1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTX_EN" description="Edge Counter X Enable">
        <Enum name="EDGCNTX_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTX_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFXWM" description="Capture X FIFOs Water Mark" />
      <BitField start="10" size="3" name="CX0CNT" description="Capture X0 FIFO Word Count" />
      <BitField start="13" size="3" name="CX1CNT" description="Capture X1 FIFO Word Count" />
    </Register>
    <Register start="+0x3E" size="2" name="SM0CAPTCOMPX" access="Read/Write" description="Capture Compare X Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPX" description="Edge Compare X" />
      <BitField start="8" size="8" name="EDGCNTX" description="Edge Counter X" />
    </Register>
    <Register start="+0x40" size="2" name="SM0CVAL0" access="ReadOnly" description="Capture Value 0 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL0" description="CAPTVAL0" />
    </Register>
    <Register start="+0x42" size="2" name="SM0CVAL0CYC" access="ReadOnly" description="Capture Value 0 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL0CYC" description="CVAL0CYC" />
    </Register>
    <Register start="+0x44" size="2" name="SM0CVAL1" access="ReadOnly" description="Capture Value 1 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL1" description="CAPTVAL1" />
    </Register>
    <Register start="+0x46" size="2" name="SM0CVAL1CYC" access="ReadOnly" description="Capture Value 1 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL1CYC" description="CVAL1CYC" />
    </Register>
    <Register start="+0x48" size="2" name="SM0CVAL2" access="ReadOnly" description="Capture Value 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL2" description="CAPTVAL2" />
    </Register>
    <Register start="+0x4A" size="2" name="SM0CVAL2CYC" access="ReadOnly" description="Capture Value 2 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL2CYC" description="CVAL2CYC" />
    </Register>
    <Register start="+0x4C" size="2" name="SM0CVAL3" access="ReadOnly" description="Capture Value 3 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL3" description="CAPTVAL3" />
    </Register>
    <Register start="+0x4E" size="2" name="SM0CVAL3CYC" access="ReadOnly" description="Capture Value 3 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL3CYC" description="CVAL3CYC" />
    </Register>
    <Register start="+0x50" size="2" name="SM0CVAL4" access="ReadOnly" description="Capture Value 4 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL4" description="CAPTVAL4" />
    </Register>
    <Register start="+0x52" size="2" name="SM0CVAL4CYC" access="ReadOnly" description="Capture Value 4 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL4CYC" description="CVAL4CYC" />
    </Register>
    <Register start="+0x54" size="2" name="SM0CVAL5" access="ReadOnly" description="Capture Value 5 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL5" description="CAPTVAL5" />
    </Register>
    <Register start="+0x56" size="2" name="SM0CVAL5CYC" access="ReadOnly" description="Capture Value 5 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL5CYC" description="CVAL5CYC" />
    </Register>
    <Register start="+0x58" size="2" name="SM0PHASEDLY" access="Read/Write" description="Phase Delay Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="PHASEDLY" description="Initial Count Register Bits" />
    </Register>
    <Register start="+0x60" size="2" name="SM1CNT" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter Register Bits" />
    </Register>
    <Register start="+0x62" size="2" name="SM1INIT" access="Read/Write" description="Initial Count Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Count Register Bits" />
    </Register>
    <Register start="+0x64" size="2" name="SM1CTRL2" access="Read/Write" description="Control 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CLK_SEL" description="Clock Source Select">
        <Enum name="CLK_SEL_0" start="0" description="The IPBus clock is used as the clock for the local prescaler and counter." />
        <Enum name="CLK_SEL_1" start="0x1" description="EXT_CLK is used as the clock for the local prescaler and counter." />
        <Enum name="CLK_SEL_2" start="0x2" description="Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="RELOAD_SEL" description="Reload Source Select">
        <Enum name="RELOAD_SEL_0" start="0" description="The local RELOAD signal is used to reload registers." />
        <Enum name="RELOAD_SEL_1" start="0x1" description="The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0." />
      </BitField>
      <BitField start="3" size="3" name="FORCE_SEL" description="This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.">
        <Enum name="FORCE_SEL_0" start="0" description="The local force signal, CTRL2[FORCE], from this submodule is used to force updates." />
        <Enum name="FORCE_SEL_1" start="0x1" description="The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_2" start="0x2" description="The local reload signal from this submodule is used to force updates without regard to the state of LDOK." />
        <Enum name="FORCE_SEL_3" start="0x3" description="The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_4" start="0x4" description="The local sync signal from this submodule is used to force updates." />
        <Enum name="FORCE_SEL_5" start="0x5" description="The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_6" start="0x6" description="The external force signal, EXT_FORCE, from outside the PWM module causes updates." />
        <Enum name="FORCE_SEL_7" start="0x7" description="The external sync signal, EXT_SYNC, from outside the PWM module causes updates." />
      </BitField>
      <BitField start="6" size="1" name="FORCE" description="Force Initialization" />
      <BitField start="7" size="1" name="FRCEN" description="FRCEN">
        <Enum name="FRCEN_0" start="0" description="Initialization from a FORCE_OUT is disabled." />
        <Enum name="FRCEN_1" start="0x1" description="Initialization from a FORCE_OUT is enabled." />
      </BitField>
      <BitField start="8" size="2" name="INIT_SEL" description="Initialization Control Select">
        <Enum name="INIT_SEL_0" start="0" description="Local sync (PWM_X) causes initialization." />
        <Enum name="INIT_SEL_1" start="0x1" description="Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs." />
        <Enum name="INIT_SEL_2" start="0x2" description="Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0." />
        <Enum name="INIT_SEL_3" start="0x3" description="EXT_SYNC causes initialization." />
      </BitField>
      <BitField start="10" size="1" name="PWMX_INIT" description="PWM_X Initial Value" />
      <BitField start="11" size="1" name="PWM45_INIT" description="PWM45 Initial Value" />
      <BitField start="12" size="1" name="PWM23_INIT" description="PWM23 Initial Value" />
      <BitField start="13" size="1" name="INDEP" description="Independent or Complementary Pair Operation">
        <Enum name="INDEP_0" start="0" description="PWM_A and PWM_B form a complementary PWM pair." />
        <Enum name="INDEP_1" start="0x1" description="PWM_A and PWM_B outputs are independent PWMs." />
      </BitField>
      <BitField start="14" size="1" name="WAITEN" description="WAIT Enable" />
      <BitField start="15" size="1" name="DBGEN" description="Debug Enable" />
    </Register>
    <Register start="+0x66" size="2" name="SM1CTRL" access="Read/Write" description="Control Register" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="DBLEN" description="Double Switching Enable">
        <Enum name="DBLEN_0" start="0" description="Double switching disabled." />
        <Enum name="DBLEN_1" start="0x1" description="Double switching enabled." />
      </BitField>
      <BitField start="1" size="1" name="DBLX" description="PWMX Double Switching Enable">
        <Enum name="DBLX_0" start="0" description="PWMX double pulse disabled." />
        <Enum name="DBLX_1" start="0x1" description="PWMX double pulse enabled." />
      </BitField>
      <BitField start="2" size="1" name="LDMOD" description="Load Mode Select">
        <Enum name="LDMOD_0" start="0" description="Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set." />
        <Enum name="LDMOD_1" start="0x1" description="Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF]." />
      </BitField>
      <BitField start="3" size="1" name="SPLIT" description="Split the DBLPWM signal to PWMA and PWMB">
        <Enum name="SPLIT_0" start="0" description="DBLPWM is not split. PWMA and PWMB each have double pulses." />
        <Enum name="SPLIT_1" start="0x1" description="DBLPWM is split to PWMA and PWMB." />
      </BitField>
      <BitField start="4" size="3" name="PRSC" description="Prescaler">
        <Enum name="PRSC_0" start="0" description="PWM clock frequency = fclk" />
        <Enum name="PRSC_1" start="0x1" description="PWM clock frequency = fclk/2" />
        <Enum name="PRSC_2" start="0x2" description="PWM clock frequency = fclk/4" />
        <Enum name="PRSC_3" start="0x3" description="PWM clock frequency = fclk/8" />
        <Enum name="PRSC_4" start="0x4" description="PWM clock frequency = fclk/16" />
        <Enum name="PRSC_5" start="0x5" description="PWM clock frequency = fclk/32" />
        <Enum name="PRSC_6" start="0x6" description="PWM clock frequency = fclk/64" />
        <Enum name="PRSC_7" start="0x7" description="PWM clock frequency = fclk/128" />
      </BitField>
      <BitField start="7" size="1" name="COMPMODE" description="Compare Mode">
        <Enum name="COMPMODE_0" start="0" description="The VAL* registers and the PWM counter are compared using an &quot;equal to&quot; method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period." />
        <Enum name="COMPMODE_1" start="0x1" description="The VAL* registers and the PWM counter are compared using an &quot;equal to or greater than&quot; method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value." />
      </BitField>
      <BitField start="8" size="2" name="DT" description="Deadtime" />
      <BitField start="10" size="1" name="FULL" description="Full Cycle Reload">
        <Enum name="FULL_0" start="0" description="Full-cycle reloads disabled." />
        <Enum name="FULL_1" start="0x1" description="Full-cycle reloads enabled." />
      </BitField>
      <BitField start="11" size="1" name="HALF" description="Half Cycle Reload">
        <Enum name="HALF_0" start="0" description="Half-cycle reloads disabled." />
        <Enum name="HALF_1" start="0x1" description="Half-cycle reloads enabled." />
      </BitField>
      <BitField start="12" size="4" name="LDFQ" description="Load Frequency">
        <Enum name="LDFQ_0" start="0" description="Every PWM opportunity" />
        <Enum name="LDFQ_1" start="0x1" description="Every 2 PWM opportunities" />
        <Enum name="LDFQ_2" start="0x2" description="Every 3 PWM opportunities" />
        <Enum name="LDFQ_3" start="0x3" description="Every 4 PWM opportunities" />
        <Enum name="LDFQ_4" start="0x4" description="Every 5 PWM opportunities" />
        <Enum name="LDFQ_5" start="0x5" description="Every 6 PWM opportunities" />
        <Enum name="LDFQ_6" start="0x6" description="Every 7 PWM opportunities" />
        <Enum name="LDFQ_7" start="0x7" description="Every 8 PWM opportunities" />
        <Enum name="LDFQ_8" start="0x8" description="Every 9 PWM opportunities" />
        <Enum name="LDFQ_9" start="0x9" description="Every 10 PWM opportunities" />
        <Enum name="LDFQ_10" start="0xA" description="Every 11 PWM opportunities" />
        <Enum name="LDFQ_11" start="0xB" description="Every 12 PWM opportunities" />
        <Enum name="LDFQ_12" start="0xC" description="Every 13 PWM opportunities" />
        <Enum name="LDFQ_13" start="0xD" description="Every 14 PWM opportunities" />
        <Enum name="LDFQ_14" start="0xE" description="Every 15 PWM opportunities" />
        <Enum name="LDFQ_15" start="0xF" description="Every 16 PWM opportunities" />
      </BitField>
    </Register>
    <Register start="+0x6A" size="2" name="SM1VAL0" access="Read/Write" description="Value Register 0" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL0" description="Value Register 0" />
    </Register>
    <Register start="+0x6C" size="2" name="SM1FRACVAL1" access="Read/Write" description="Fractional Value Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL1" description="Fractional Value 1 Register" />
    </Register>
    <Register start="+0x6E" size="2" name="SM1VAL1" access="Read/Write" description="Value Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL1" description="Value Register 1" />
    </Register>
    <Register start="+0x70" size="2" name="SM1FRACVAL2" access="Read/Write" description="Fractional Value Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL2" description="Fractional Value 2" />
    </Register>
    <Register start="+0x72" size="2" name="SM1VAL2" access="Read/Write" description="Value Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL2" description="Value Register 2" />
    </Register>
    <Register start="+0x74" size="2" name="SM1FRACVAL3" access="Read/Write" description="Fractional Value Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL3" description="Fractional Value 3" />
    </Register>
    <Register start="+0x76" size="2" name="SM1VAL3" access="Read/Write" description="Value Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL3" description="Value Register 3" />
    </Register>
    <Register start="+0x78" size="2" name="SM1FRACVAL4" access="Read/Write" description="Fractional Value Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL4" description="Fractional Value 4" />
    </Register>
    <Register start="+0x7A" size="2" name="SM1VAL4" access="Read/Write" description="Value Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL4" description="Value Register 4" />
    </Register>
    <Register start="+0x7C" size="2" name="SM1FRACVAL5" access="Read/Write" description="Fractional Value Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL5" description="Fractional Value 5" />
    </Register>
    <Register start="+0x7E" size="2" name="SM1VAL5" access="Read/Write" description="Value Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL5" description="Value Register 5" />
    </Register>
    <Register start="+0x80" size="2" name="SM1FRCTRL" access="Read/Write" description="Fractional Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="1" size="1" name="FRAC1_EN" description="Fractional Cycle PWM Period Enable">
        <Enum name="FRAC1_EN_0" start="0" description="Disable fractional cycle length for the PWM period." />
        <Enum name="FRAC1_EN_1" start="0x1" description="Enable fractional cycle length for the PWM period." />
      </BitField>
      <BitField start="2" size="1" name="FRAC23_EN" description="Fractional Cycle Placement Enable for PWM_A">
        <Enum name="FRAC23_EN_0" start="0" description="Disable fractional cycle placement for PWM_A." />
        <Enum name="FRAC23_EN_1" start="0x1" description="Enable fractional cycle placement for PWM_A." />
      </BitField>
      <BitField start="4" size="1" name="FRAC45_EN" description="Fractional Cycle Placement Enable for PWM_B">
        <Enum name="FRAC45_EN_0" start="0" description="Disable fractional cycle placement for PWM_B." />
        <Enum name="FRAC45_EN_1" start="0x1" description="Enable fractional cycle placement for PWM_B." />
      </BitField>
      <BitField start="8" size="1" name="FRAC_PU" description="Fractional Delay Circuit Power Up">
        <Enum name="FRAC_PU_0" start="0" description="Turn off fractional delay logic." />
        <Enum name="FRAC_PU_1" start="0x1" description="Power up fractional delay logic." />
      </BitField>
      <BitField start="15" size="1" name="TEST" description="Test Status Bit" />
    </Register>
    <Register start="+0x82" size="2" name="SM1OCTRL" access="Read/Write" description="Output Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PWMXFS" description="PWM_X Fault State">
        <Enum name="PWMXFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMXFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMXFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMXFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="2" size="2" name="PWMBFS" description="PWM_B Fault State">
        <Enum name="PWMBFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMBFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMBFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMBFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="4" size="2" name="PWMAFS" description="PWM_A Fault State">
        <Enum name="PWMAFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMAFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMAFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMAFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="8" size="1" name="POLX" description="PWM_X Output Polarity">
        <Enum name="POLX_0" start="0" description="PWM_X output not inverted. A high level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLX_1" start="0x1" description="PWM_X output inverted. A low level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="9" size="1" name="POLB" description="PWM_B Output Polarity">
        <Enum name="POLB_0" start="0" description="PWM_B output not inverted. A high level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLB_1" start="0x1" description="PWM_B output inverted. A low level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="10" size="1" name="POLA" description="PWM_A Output Polarity">
        <Enum name="POLA_0" start="0" description="PWM_A output not inverted. A high level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLA_1" start="0x1" description="PWM_A output inverted. A low level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="13" size="1" name="PWMX_IN" description="PWM_X Input" />
      <BitField start="14" size="1" name="PWMB_IN" description="PWM_B Input" />
      <BitField start="15" size="1" name="PWMA_IN" description="PWM_A Input" />
    </Register>
    <Register start="+0x84" size="2" name="SM1STS" access="Read/Write" description="Status Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="CMPF" description="Compare Flags">
        <Enum name="CMPF_0" start="0" description="No compare event has occurred for a particular VALx value." />
        <Enum name="CMPF_1" start="0x1" description="A compare event has occurred for a particular VALx value." />
      </BitField>
      <BitField start="6" size="1" name="CFX0" description="Capture Flag X0" />
      <BitField start="7" size="1" name="CFX1" description="Capture Flag X1" />
      <BitField start="8" size="1" name="CFB0" description="Capture Flag B0" />
      <BitField start="9" size="1" name="CFB1" description="Capture Flag B1" />
      <BitField start="10" size="1" name="CFA0" description="Capture Flag A0" />
      <BitField start="11" size="1" name="CFA1" description="Capture Flag A1" />
      <BitField start="12" size="1" name="RF" description="Reload Flag">
        <Enum name="RF_0" start="0" description="No new reload cycle since last STS[RF] clearing" />
        <Enum name="RF_1" start="0x1" description="New reload cycle since last STS[RF] clearing" />
      </BitField>
      <BitField start="13" size="1" name="REF" description="Reload Error Flag">
        <Enum name="REF_0" start="0" description="No reload error occurred." />
        <Enum name="REF_1" start="0x1" description="Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0." />
      </BitField>
      <BitField start="14" size="1" name="RUF" description="Registers Updated Flag">
        <Enum name="RUF_0" start="0" description="No register update has occurred since last reload." />
        <Enum name="RUF_1" start="0x1" description="At least one of the double buffered registers has been updated since the last reload." />
      </BitField>
    </Register>
    <Register start="+0x86" size="2" name="SM1INTEN" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="CMPIE" description="Compare Interrupt Enables">
        <Enum name="CMPIE_0" start="0" description="The corresponding STS[CMPF] bit will not cause an interrupt request." />
        <Enum name="CMPIE_1" start="0x1" description="The corresponding STS[CMPF] bit will cause an interrupt request." />
      </BitField>
      <BitField start="6" size="1" name="CX0IE" description="Capture X 0 Interrupt Enable">
        <Enum name="CX0IE_0" start="0" description="Interrupt request disabled for STS[CFX0]." />
        <Enum name="CX0IE_1" start="0x1" description="Interrupt request enabled for STS[CFX0]." />
      </BitField>
      <BitField start="7" size="1" name="CX1IE" description="Capture X 1 Interrupt Enable">
        <Enum name="CX1IE_0" start="0" description="Interrupt request disabled for STS[CFX1]." />
        <Enum name="CX1IE_1" start="0x1" description="Interrupt request enabled for STS[CFX1]." />
      </BitField>
      <BitField start="8" size="1" name="CB0IE" description="Capture B 0 Interrupt Enable">
        <Enum name="CB0IE_0" start="0" description="Interrupt request disabled for STS[CFB0]." />
        <Enum name="CB0IE_1" start="0x1" description="Interrupt request enabled for STS[CFB0]." />
      </BitField>
      <BitField start="9" size="1" name="CB1IE" description="Capture B 1 Interrupt Enable">
        <Enum name="CB1IE_0" start="0" description="Interrupt request disabled for STS[CFB1]." />
        <Enum name="CB1IE_1" start="0x1" description="Interrupt request enabled for STS[CFB1]." />
      </BitField>
      <BitField start="10" size="1" name="CA0IE" description="Capture A 0 Interrupt Enable">
        <Enum name="CA0IE_0" start="0" description="Interrupt request disabled for STS[CFA0]." />
        <Enum name="CA0IE_1" start="0x1" description="Interrupt request enabled for STS[CFA0]." />
      </BitField>
      <BitField start="11" size="1" name="CA1IE" description="Capture A 1 Interrupt Enable">
        <Enum name="CA1IE_0" start="0" description="Interrupt request disabled for STS[CFA1]." />
        <Enum name="CA1IE_1" start="0x1" description="Interrupt request enabled for STS[CFA1]." />
      </BitField>
      <BitField start="12" size="1" name="RIE" description="Reload Interrupt Enable">
        <Enum name="RIE_0" start="0" description="STS[RF] CPU interrupt requests disabled" />
        <Enum name="RIE_1" start="0x1" description="STS[RF] CPU interrupt requests enabled" />
      </BitField>
      <BitField start="13" size="1" name="REIE" description="Reload Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="STS[REF] CPU interrupt requests disabled" />
        <Enum name="REIE_1" start="0x1" description="STS[REF] CPU interrupt requests enabled" />
      </BitField>
    </Register>
    <Register start="+0x88" size="2" name="SM1DMAEN" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="CX0DE" description="Capture X0 FIFO DMA Enable" />
      <BitField start="1" size="1" name="CX1DE" description="Capture X1 FIFO DMA Enable" />
      <BitField start="2" size="1" name="CB0DE" description="Capture B0 FIFO DMA Enable" />
      <BitField start="3" size="1" name="CB1DE" description="Capture B1 FIFO DMA Enable" />
      <BitField start="4" size="1" name="CA0DE" description="Capture A0 FIFO DMA Enable" />
      <BitField start="5" size="1" name="CA1DE" description="Capture A1 FIFO DMA Enable" />
      <BitField start="6" size="2" name="CAPTDE" description="Capture DMA Enable Source Select">
        <Enum name="CAPTDE_0" start="0" description="Read DMA requests disabled." />
        <Enum name="CAPTDE_1" start="0x1" description="Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive." />
        <Enum name="CAPTDE_2" start="0x2" description="A local sync (VAL1 matches counter) sets the read DMA request." />
        <Enum name="CAPTDE_3" start="0x3" description="A local reload (STS[RF] being set) sets the read DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FAND" description="FIFO Watermark AND Control">
        <Enum name="FAND_0" start="0" description="Selected FIFO watermarks are OR'ed together." />
        <Enum name="FAND_1" start="0x1" description="Selected FIFO watermarks are AND'ed together." />
      </BitField>
      <BitField start="9" size="1" name="VALDE" description="Value Registers DMA Enable">
        <Enum name="VALDE_0" start="0" description="DMA write requests disabled" />
        <Enum name="VALDE_1" start="0x1" description="DMA write requests for the VALx and FRACVALx registers enabled" />
      </BitField>
    </Register>
    <Register start="+0x8A" size="2" name="SM1TCTRL" access="Read/Write" description="Output Trigger Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="OUT_TRIG_EN" description="Output Trigger Enables">
        <Enum name="OUT_TRIG_EN_0" start="0" description="PWM_OUT_TRIGx will not set when the counter value matches the VALx value." />
        <Enum name="OUT_TRIG_EN_1" start="0x1" description="PWM_OUT_TRIGx will set when the counter value matches the VALx value." />
      </BitField>
      <BitField start="12" size="1" name="TRGFRQ" description="Trigger frequency">
        <Enum name="TRGFRQ_0" start="0" description="Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." />
        <Enum name="TRGFRQ_1" start="0x1" description="Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." />
      </BitField>
      <BitField start="14" size="1" name="PWBOT1" description="Output Trigger 1 Source Select">
        <Enum name="PWBOT1_0" start="0" description="Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port." />
        <Enum name="PWBOT1_1" start="0x1" description="Route the PWMB output to the PWM_OUT_TRIG1 port." />
      </BitField>
      <BitField start="15" size="1" name="PWAOT0" description="Output Trigger 0 Source Select">
        <Enum name="PWAOT0_0" start="0" description="Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port." />
        <Enum name="PWAOT0_1" start="0x1" description="Route the PWMA output to the PWM_OUT_TRIG0 port." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="2" name="SM1DISMAP0" access="Read/Write" description="Fault Disable Mapping Register 0" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DIS0A" description="PWM_A Fault Disable Mask 0" />
      <BitField start="4" size="4" name="DIS0B" description="PWM_B Fault Disable Mask 0" />
      <BitField start="8" size="4" name="DIS0X" description="PWM_X Fault Disable Mask 0" />
    </Register>
    <Register start="+0x8E" size="2" name="SM1DISMAP1" access="Read/Write" description="Fault Disable Mapping Register 1" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DIS1A" description="PWM_A Fault Disable Mask 1" />
      <BitField start="4" size="4" name="DIS1B" description="PWM_B Fault Disable Mask 1" />
      <BitField start="8" size="4" name="DIS1X" description="PWM_X Fault Disable Mask 1" />
    </Register>
    <Register start="+0x90" size="2" name="SM1DTCNT0" access="Read/Write" description="Deadtime Count Register 0" reset_value="0x7FF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DTCNT0" description="DTCNT0" />
    </Register>
    <Register start="+0x92" size="2" name="SM1DTCNT1" access="Read/Write" description="Deadtime Count Register 1" reset_value="0x7FF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DTCNT1" description="DTCNT1" />
    </Register>
    <Register start="+0x94" size="2" name="SM1CAPTCTRLA" access="Read/Write" description="Capture Control A Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMA" description="Arm A">
        <Enum name="ARMA_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMA_1" start="0x1" description="Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTA" description="One Shot Mode A">
        <Enum name="ONESHOTA_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTA_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLA[ARMA] is cleared. No further captures will be performed until CAPTCTRLA[ARMA] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLA[ARMA] is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGA0" description="Edge A 0">
        <Enum name="EDGA0_0" start="0" description="Disabled" />
        <Enum name="EDGA0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGA0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGA0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGA1" description="Edge A 1">
        <Enum name="EDGA1_0" start="0" description="Disabled" />
        <Enum name="EDGA1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGA1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGA1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELA" description="Input Select A">
        <Enum name="INP_SELA_0" start="0" description="Raw PWM_A input signal selected as source." />
        <Enum name="INP_SELA_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLA[EDGA0] and CAPTCTRLA[EDGA1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRA[EDGA0] and/or CAPTCTRLA[EDGA1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTA_EN" description="Edge Counter A Enable">
        <Enum name="EDGCNTA_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTA_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFAWM" description="Capture A FIFOs Water Mark" />
      <BitField start="10" size="3" name="CA0CNT" description="Capture A0 FIFO Word Count" />
      <BitField start="13" size="3" name="CA1CNT" description="Capture A1 FIFO Word Count" />
    </Register>
    <Register start="+0x96" size="2" name="SM1CAPTCOMPA" access="Read/Write" description="Capture Compare A Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPA" description="Edge Compare A" />
      <BitField start="8" size="8" name="EDGCNTA" description="Edge Counter A" />
    </Register>
    <Register start="+0x98" size="2" name="SM1CAPTCTRLB" access="Read/Write" description="Capture Control B Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMB" description="Arm B">
        <Enum name="ARMB_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMB_1" start="0x1" description="Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTB" description="One Shot Mode B">
        <Enum name="ONESHOTB_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTB_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLB[ARMB] is cleared. No further captures will be performed until CAPTCTRLB[ARMB] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLB[ARMB] is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGB0" description="Edge B 0">
        <Enum name="EDGB0_0" start="0" description="Disabled" />
        <Enum name="EDGB0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGB0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGB0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGB1" description="Edge B 1">
        <Enum name="EDGB1_0" start="0" description="Disabled" />
        <Enum name="EDGB1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGB1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGB1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELB" description="Input Select B">
        <Enum name="INP_SELB_0" start="0" description="Raw PWM_B input signal selected as source." />
        <Enum name="INP_SELB_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLB[EDGB0] and CAPTCTRLB[EDGB1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRB[EDGB0] and/or CAPTCTRLB[EDGB1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTB_EN" description="Edge Counter B Enable">
        <Enum name="EDGCNTB_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTB_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFBWM" description="Capture B FIFOs Water Mark" />
      <BitField start="10" size="3" name="CB0CNT" description="Capture B0 FIFO Word Count" />
      <BitField start="13" size="3" name="CB1CNT" description="Capture B1 FIFO Word Count" />
    </Register>
    <Register start="+0x9A" size="2" name="SM1CAPTCOMPB" access="Read/Write" description="Capture Compare B Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPB" description="Edge Compare B" />
      <BitField start="8" size="8" name="EDGCNTB" description="Edge Counter B" />
    </Register>
    <Register start="+0x9C" size="2" name="SM1CAPTCTRLX" access="Read/Write" description="Capture Control X Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMX" description="Arm X">
        <Enum name="ARMX_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMX_1" start="0x1" description="Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTX" description="One Shot Mode Aux">
        <Enum name="ONESHOTX_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTX_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and the ARMX bit is cleared. No further captures will be performed until the ARMX bit is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and the ARMX bit is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGX0" description="Edge X 0">
        <Enum name="EDGX0_0" start="0" description="Disabled" />
        <Enum name="EDGX0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGX0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGX0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGX1" description="Edge X 1">
        <Enum name="EDGX1_0" start="0" description="Disabled" />
        <Enum name="EDGX1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGX1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGX1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELX" description="Input Select X">
        <Enum name="INP_SELX_0" start="0" description="Raw PWM_X input signal selected as source." />
        <Enum name="INP_SELX_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX[EDGX1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDGX1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTX_EN" description="Edge Counter X Enable">
        <Enum name="EDGCNTX_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTX_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFXWM" description="Capture X FIFOs Water Mark" />
      <BitField start="10" size="3" name="CX0CNT" description="Capture X0 FIFO Word Count" />
      <BitField start="13" size="3" name="CX1CNT" description="Capture X1 FIFO Word Count" />
    </Register>
    <Register start="+0x9E" size="2" name="SM1CAPTCOMPX" access="Read/Write" description="Capture Compare X Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPX" description="Edge Compare X" />
      <BitField start="8" size="8" name="EDGCNTX" description="Edge Counter X" />
    </Register>
    <Register start="+0xA0" size="2" name="SM1CVAL0" access="ReadOnly" description="Capture Value 0 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL0" description="CAPTVAL0" />
    </Register>
    <Register start="+0xA2" size="2" name="SM1CVAL0CYC" access="ReadOnly" description="Capture Value 0 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL0CYC" description="CVAL0CYC" />
    </Register>
    <Register start="+0xA4" size="2" name="SM1CVAL1" access="ReadOnly" description="Capture Value 1 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL1" description="CAPTVAL1" />
    </Register>
    <Register start="+0xA6" size="2" name="SM1CVAL1CYC" access="ReadOnly" description="Capture Value 1 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL1CYC" description="CVAL1CYC" />
    </Register>
    <Register start="+0xA8" size="2" name="SM1CVAL2" access="ReadOnly" description="Capture Value 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL2" description="CAPTVAL2" />
    </Register>
    <Register start="+0xAA" size="2" name="SM1CVAL2CYC" access="ReadOnly" description="Capture Value 2 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL2CYC" description="CVAL2CYC" />
    </Register>
    <Register start="+0xAC" size="2" name="SM1CVAL3" access="ReadOnly" description="Capture Value 3 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL3" description="CAPTVAL3" />
    </Register>
    <Register start="+0xAE" size="2" name="SM1CVAL3CYC" access="ReadOnly" description="Capture Value 3 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL3CYC" description="CVAL3CYC" />
    </Register>
    <Register start="+0xB0" size="2" name="SM1CVAL4" access="ReadOnly" description="Capture Value 4 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL4" description="CAPTVAL4" />
    </Register>
    <Register start="+0xB2" size="2" name="SM1CVAL4CYC" access="ReadOnly" description="Capture Value 4 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL4CYC" description="CVAL4CYC" />
    </Register>
    <Register start="+0xB4" size="2" name="SM1CVAL5" access="ReadOnly" description="Capture Value 5 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL5" description="CAPTVAL5" />
    </Register>
    <Register start="+0xB6" size="2" name="SM1CVAL5CYC" access="ReadOnly" description="Capture Value 5 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL5CYC" description="CVAL5CYC" />
    </Register>
    <Register start="+0xB8" size="2" name="SM1PHASEDLY" access="Read/Write" description="Phase Delay Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="PHASEDLY" description="Initial Count Register Bits" />
    </Register>
    <Register start="+0xC0" size="2" name="SM2CNT" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter Register Bits" />
    </Register>
    <Register start="+0xC2" size="2" name="SM2INIT" access="Read/Write" description="Initial Count Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Count Register Bits" />
    </Register>
    <Register start="+0xC4" size="2" name="SM2CTRL2" access="Read/Write" description="Control 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CLK_SEL" description="Clock Source Select">
        <Enum name="CLK_SEL_0" start="0" description="The IPBus clock is used as the clock for the local prescaler and counter." />
        <Enum name="CLK_SEL_1" start="0x1" description="EXT_CLK is used as the clock for the local prescaler and counter." />
        <Enum name="CLK_SEL_2" start="0x2" description="Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="RELOAD_SEL" description="Reload Source Select">
        <Enum name="RELOAD_SEL_0" start="0" description="The local RELOAD signal is used to reload registers." />
        <Enum name="RELOAD_SEL_1" start="0x1" description="The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0." />
      </BitField>
      <BitField start="3" size="3" name="FORCE_SEL" description="This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.">
        <Enum name="FORCE_SEL_0" start="0" description="The local force signal, CTRL2[FORCE], from this submodule is used to force updates." />
        <Enum name="FORCE_SEL_1" start="0x1" description="The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_2" start="0x2" description="The local reload signal from this submodule is used to force updates without regard to the state of LDOK." />
        <Enum name="FORCE_SEL_3" start="0x3" description="The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_4" start="0x4" description="The local sync signal from this submodule is used to force updates." />
        <Enum name="FORCE_SEL_5" start="0x5" description="The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_6" start="0x6" description="The external force signal, EXT_FORCE, from outside the PWM module causes updates." />
        <Enum name="FORCE_SEL_7" start="0x7" description="The external sync signal, EXT_SYNC, from outside the PWM module causes updates." />
      </BitField>
      <BitField start="6" size="1" name="FORCE" description="Force Initialization" />
      <BitField start="7" size="1" name="FRCEN" description="FRCEN">
        <Enum name="FRCEN_0" start="0" description="Initialization from a FORCE_OUT is disabled." />
        <Enum name="FRCEN_1" start="0x1" description="Initialization from a FORCE_OUT is enabled." />
      </BitField>
      <BitField start="8" size="2" name="INIT_SEL" description="Initialization Control Select">
        <Enum name="INIT_SEL_0" start="0" description="Local sync (PWM_X) causes initialization." />
        <Enum name="INIT_SEL_1" start="0x1" description="Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs." />
        <Enum name="INIT_SEL_2" start="0x2" description="Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0." />
        <Enum name="INIT_SEL_3" start="0x3" description="EXT_SYNC causes initialization." />
      </BitField>
      <BitField start="10" size="1" name="PWMX_INIT" description="PWM_X Initial Value" />
      <BitField start="11" size="1" name="PWM45_INIT" description="PWM45 Initial Value" />
      <BitField start="12" size="1" name="PWM23_INIT" description="PWM23 Initial Value" />
      <BitField start="13" size="1" name="INDEP" description="Independent or Complementary Pair Operation">
        <Enum name="INDEP_0" start="0" description="PWM_A and PWM_B form a complementary PWM pair." />
        <Enum name="INDEP_1" start="0x1" description="PWM_A and PWM_B outputs are independent PWMs." />
      </BitField>
      <BitField start="14" size="1" name="WAITEN" description="WAIT Enable" />
      <BitField start="15" size="1" name="DBGEN" description="Debug Enable" />
    </Register>
    <Register start="+0xC6" size="2" name="SM2CTRL" access="Read/Write" description="Control Register" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="DBLEN" description="Double Switching Enable">
        <Enum name="DBLEN_0" start="0" description="Double switching disabled." />
        <Enum name="DBLEN_1" start="0x1" description="Double switching enabled." />
      </BitField>
      <BitField start="1" size="1" name="DBLX" description="PWMX Double Switching Enable">
        <Enum name="DBLX_0" start="0" description="PWMX double pulse disabled." />
        <Enum name="DBLX_1" start="0x1" description="PWMX double pulse enabled." />
      </BitField>
      <BitField start="2" size="1" name="LDMOD" description="Load Mode Select">
        <Enum name="LDMOD_0" start="0" description="Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set." />
        <Enum name="LDMOD_1" start="0x1" description="Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF]." />
      </BitField>
      <BitField start="3" size="1" name="SPLIT" description="Split the DBLPWM signal to PWMA and PWMB">
        <Enum name="SPLIT_0" start="0" description="DBLPWM is not split. PWMA and PWMB each have double pulses." />
        <Enum name="SPLIT_1" start="0x1" description="DBLPWM is split to PWMA and PWMB." />
      </BitField>
      <BitField start="4" size="3" name="PRSC" description="Prescaler">
        <Enum name="PRSC_0" start="0" description="PWM clock frequency = fclk" />
        <Enum name="PRSC_1" start="0x1" description="PWM clock frequency = fclk/2" />
        <Enum name="PRSC_2" start="0x2" description="PWM clock frequency = fclk/4" />
        <Enum name="PRSC_3" start="0x3" description="PWM clock frequency = fclk/8" />
        <Enum name="PRSC_4" start="0x4" description="PWM clock frequency = fclk/16" />
        <Enum name="PRSC_5" start="0x5" description="PWM clock frequency = fclk/32" />
        <Enum name="PRSC_6" start="0x6" description="PWM clock frequency = fclk/64" />
        <Enum name="PRSC_7" start="0x7" description="PWM clock frequency = fclk/128" />
      </BitField>
      <BitField start="7" size="1" name="COMPMODE" description="Compare Mode">
        <Enum name="COMPMODE_0" start="0" description="The VAL* registers and the PWM counter are compared using an &quot;equal to&quot; method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period." />
        <Enum name="COMPMODE_1" start="0x1" description="The VAL* registers and the PWM counter are compared using an &quot;equal to or greater than&quot; method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value." />
      </BitField>
      <BitField start="8" size="2" name="DT" description="Deadtime" />
      <BitField start="10" size="1" name="FULL" description="Full Cycle Reload">
        <Enum name="FULL_0" start="0" description="Full-cycle reloads disabled." />
        <Enum name="FULL_1" start="0x1" description="Full-cycle reloads enabled." />
      </BitField>
      <BitField start="11" size="1" name="HALF" description="Half Cycle Reload">
        <Enum name="HALF_0" start="0" description="Half-cycle reloads disabled." />
        <Enum name="HALF_1" start="0x1" description="Half-cycle reloads enabled." />
      </BitField>
      <BitField start="12" size="4" name="LDFQ" description="Load Frequency">
        <Enum name="LDFQ_0" start="0" description="Every PWM opportunity" />
        <Enum name="LDFQ_1" start="0x1" description="Every 2 PWM opportunities" />
        <Enum name="LDFQ_2" start="0x2" description="Every 3 PWM opportunities" />
        <Enum name="LDFQ_3" start="0x3" description="Every 4 PWM opportunities" />
        <Enum name="LDFQ_4" start="0x4" description="Every 5 PWM opportunities" />
        <Enum name="LDFQ_5" start="0x5" description="Every 6 PWM opportunities" />
        <Enum name="LDFQ_6" start="0x6" description="Every 7 PWM opportunities" />
        <Enum name="LDFQ_7" start="0x7" description="Every 8 PWM opportunities" />
        <Enum name="LDFQ_8" start="0x8" description="Every 9 PWM opportunities" />
        <Enum name="LDFQ_9" start="0x9" description="Every 10 PWM opportunities" />
        <Enum name="LDFQ_10" start="0xA" description="Every 11 PWM opportunities" />
        <Enum name="LDFQ_11" start="0xB" description="Every 12 PWM opportunities" />
        <Enum name="LDFQ_12" start="0xC" description="Every 13 PWM opportunities" />
        <Enum name="LDFQ_13" start="0xD" description="Every 14 PWM opportunities" />
        <Enum name="LDFQ_14" start="0xE" description="Every 15 PWM opportunities" />
        <Enum name="LDFQ_15" start="0xF" description="Every 16 PWM opportunities" />
      </BitField>
    </Register>
    <Register start="+0xCA" size="2" name="SM2VAL0" access="Read/Write" description="Value Register 0" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL0" description="Value Register 0" />
    </Register>
    <Register start="+0xCC" size="2" name="SM2FRACVAL1" access="Read/Write" description="Fractional Value Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL1" description="Fractional Value 1 Register" />
    </Register>
    <Register start="+0xCE" size="2" name="SM2VAL1" access="Read/Write" description="Value Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL1" description="Value Register 1" />
    </Register>
    <Register start="+0xD0" size="2" name="SM2FRACVAL2" access="Read/Write" description="Fractional Value Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL2" description="Fractional Value 2" />
    </Register>
    <Register start="+0xD2" size="2" name="SM2VAL2" access="Read/Write" description="Value Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL2" description="Value Register 2" />
    </Register>
    <Register start="+0xD4" size="2" name="SM2FRACVAL3" access="Read/Write" description="Fractional Value Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL3" description="Fractional Value 3" />
    </Register>
    <Register start="+0xD6" size="2" name="SM2VAL3" access="Read/Write" description="Value Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL3" description="Value Register 3" />
    </Register>
    <Register start="+0xD8" size="2" name="SM2FRACVAL4" access="Read/Write" description="Fractional Value Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL4" description="Fractional Value 4" />
    </Register>
    <Register start="+0xDA" size="2" name="SM2VAL4" access="Read/Write" description="Value Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL4" description="Value Register 4" />
    </Register>
    <Register start="+0xDC" size="2" name="SM2FRACVAL5" access="Read/Write" description="Fractional Value Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL5" description="Fractional Value 5" />
    </Register>
    <Register start="+0xDE" size="2" name="SM2VAL5" access="Read/Write" description="Value Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL5" description="Value Register 5" />
    </Register>
    <Register start="+0xE0" size="2" name="SM2FRCTRL" access="Read/Write" description="Fractional Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="1" size="1" name="FRAC1_EN" description="Fractional Cycle PWM Period Enable">
        <Enum name="FRAC1_EN_0" start="0" description="Disable fractional cycle length for the PWM period." />
        <Enum name="FRAC1_EN_1" start="0x1" description="Enable fractional cycle length for the PWM period." />
      </BitField>
      <BitField start="2" size="1" name="FRAC23_EN" description="Fractional Cycle Placement Enable for PWM_A">
        <Enum name="FRAC23_EN_0" start="0" description="Disable fractional cycle placement for PWM_A." />
        <Enum name="FRAC23_EN_1" start="0x1" description="Enable fractional cycle placement for PWM_A." />
      </BitField>
      <BitField start="4" size="1" name="FRAC45_EN" description="Fractional Cycle Placement Enable for PWM_B">
        <Enum name="FRAC45_EN_0" start="0" description="Disable fractional cycle placement for PWM_B." />
        <Enum name="FRAC45_EN_1" start="0x1" description="Enable fractional cycle placement for PWM_B." />
      </BitField>
      <BitField start="8" size="1" name="FRAC_PU" description="Fractional Delay Circuit Power Up">
        <Enum name="FRAC_PU_0" start="0" description="Turn off fractional delay logic." />
        <Enum name="FRAC_PU_1" start="0x1" description="Power up fractional delay logic." />
      </BitField>
      <BitField start="15" size="1" name="TEST" description="Test Status Bit" />
    </Register>
    <Register start="+0xE2" size="2" name="SM2OCTRL" access="Read/Write" description="Output Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PWMXFS" description="PWM_X Fault State">
        <Enum name="PWMXFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMXFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMXFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMXFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="2" size="2" name="PWMBFS" description="PWM_B Fault State">
        <Enum name="PWMBFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMBFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMBFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMBFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="4" size="2" name="PWMAFS" description="PWM_A Fault State">
        <Enum name="PWMAFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMAFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMAFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMAFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="8" size="1" name="POLX" description="PWM_X Output Polarity">
        <Enum name="POLX_0" start="0" description="PWM_X output not inverted. A high level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLX_1" start="0x1" description="PWM_X output inverted. A low level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="9" size="1" name="POLB" description="PWM_B Output Polarity">
        <Enum name="POLB_0" start="0" description="PWM_B output not inverted. A high level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLB_1" start="0x1" description="PWM_B output inverted. A low level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="10" size="1" name="POLA" description="PWM_A Output Polarity">
        <Enum name="POLA_0" start="0" description="PWM_A output not inverted. A high level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLA_1" start="0x1" description="PWM_A output inverted. A low level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="13" size="1" name="PWMX_IN" description="PWM_X Input" />
      <BitField start="14" size="1" name="PWMB_IN" description="PWM_B Input" />
      <BitField start="15" size="1" name="PWMA_IN" description="PWM_A Input" />
    </Register>
    <Register start="+0xE4" size="2" name="SM2STS" access="Read/Write" description="Status Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="CMPF" description="Compare Flags">
        <Enum name="CMPF_0" start="0" description="No compare event has occurred for a particular VALx value." />
        <Enum name="CMPF_1" start="0x1" description="A compare event has occurred for a particular VALx value." />
      </BitField>
      <BitField start="6" size="1" name="CFX0" description="Capture Flag X0" />
      <BitField start="7" size="1" name="CFX1" description="Capture Flag X1" />
      <BitField start="8" size="1" name="CFB0" description="Capture Flag B0" />
      <BitField start="9" size="1" name="CFB1" description="Capture Flag B1" />
      <BitField start="10" size="1" name="CFA0" description="Capture Flag A0" />
      <BitField start="11" size="1" name="CFA1" description="Capture Flag A1" />
      <BitField start="12" size="1" name="RF" description="Reload Flag">
        <Enum name="RF_0" start="0" description="No new reload cycle since last STS[RF] clearing" />
        <Enum name="RF_1" start="0x1" description="New reload cycle since last STS[RF] clearing" />
      </BitField>
      <BitField start="13" size="1" name="REF" description="Reload Error Flag">
        <Enum name="REF_0" start="0" description="No reload error occurred." />
        <Enum name="REF_1" start="0x1" description="Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0." />
      </BitField>
      <BitField start="14" size="1" name="RUF" description="Registers Updated Flag">
        <Enum name="RUF_0" start="0" description="No register update has occurred since last reload." />
        <Enum name="RUF_1" start="0x1" description="At least one of the double buffered registers has been updated since the last reload." />
      </BitField>
    </Register>
    <Register start="+0xE6" size="2" name="SM2INTEN" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="CMPIE" description="Compare Interrupt Enables">
        <Enum name="CMPIE_0" start="0" description="The corresponding STS[CMPF] bit will not cause an interrupt request." />
        <Enum name="CMPIE_1" start="0x1" description="The corresponding STS[CMPF] bit will cause an interrupt request." />
      </BitField>
      <BitField start="6" size="1" name="CX0IE" description="Capture X 0 Interrupt Enable">
        <Enum name="CX0IE_0" start="0" description="Interrupt request disabled for STS[CFX0]." />
        <Enum name="CX0IE_1" start="0x1" description="Interrupt request enabled for STS[CFX0]." />
      </BitField>
      <BitField start="7" size="1" name="CX1IE" description="Capture X 1 Interrupt Enable">
        <Enum name="CX1IE_0" start="0" description="Interrupt request disabled for STS[CFX1]." />
        <Enum name="CX1IE_1" start="0x1" description="Interrupt request enabled for STS[CFX1]." />
      </BitField>
      <BitField start="8" size="1" name="CB0IE" description="Capture B 0 Interrupt Enable">
        <Enum name="CB0IE_0" start="0" description="Interrupt request disabled for STS[CFB0]." />
        <Enum name="CB0IE_1" start="0x1" description="Interrupt request enabled for STS[CFB0]." />
      </BitField>
      <BitField start="9" size="1" name="CB1IE" description="Capture B 1 Interrupt Enable">
        <Enum name="CB1IE_0" start="0" description="Interrupt request disabled for STS[CFB1]." />
        <Enum name="CB1IE_1" start="0x1" description="Interrupt request enabled for STS[CFB1]." />
      </BitField>
      <BitField start="10" size="1" name="CA0IE" description="Capture A 0 Interrupt Enable">
        <Enum name="CA0IE_0" start="0" description="Interrupt request disabled for STS[CFA0]." />
        <Enum name="CA0IE_1" start="0x1" description="Interrupt request enabled for STS[CFA0]." />
      </BitField>
      <BitField start="11" size="1" name="CA1IE" description="Capture A 1 Interrupt Enable">
        <Enum name="CA1IE_0" start="0" description="Interrupt request disabled for STS[CFA1]." />
        <Enum name="CA1IE_1" start="0x1" description="Interrupt request enabled for STS[CFA1]." />
      </BitField>
      <BitField start="12" size="1" name="RIE" description="Reload Interrupt Enable">
        <Enum name="RIE_0" start="0" description="STS[RF] CPU interrupt requests disabled" />
        <Enum name="RIE_1" start="0x1" description="STS[RF] CPU interrupt requests enabled" />
      </BitField>
      <BitField start="13" size="1" name="REIE" description="Reload Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="STS[REF] CPU interrupt requests disabled" />
        <Enum name="REIE_1" start="0x1" description="STS[REF] CPU interrupt requests enabled" />
      </BitField>
    </Register>
    <Register start="+0xE8" size="2" name="SM2DMAEN" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="CX0DE" description="Capture X0 FIFO DMA Enable" />
      <BitField start="1" size="1" name="CX1DE" description="Capture X1 FIFO DMA Enable" />
      <BitField start="2" size="1" name="CB0DE" description="Capture B0 FIFO DMA Enable" />
      <BitField start="3" size="1" name="CB1DE" description="Capture B1 FIFO DMA Enable" />
      <BitField start="4" size="1" name="CA0DE" description="Capture A0 FIFO DMA Enable" />
      <BitField start="5" size="1" name="CA1DE" description="Capture A1 FIFO DMA Enable" />
      <BitField start="6" size="2" name="CAPTDE" description="Capture DMA Enable Source Select">
        <Enum name="CAPTDE_0" start="0" description="Read DMA requests disabled." />
        <Enum name="CAPTDE_1" start="0x1" description="Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive." />
        <Enum name="CAPTDE_2" start="0x2" description="A local sync (VAL1 matches counter) sets the read DMA request." />
        <Enum name="CAPTDE_3" start="0x3" description="A local reload (STS[RF] being set) sets the read DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FAND" description="FIFO Watermark AND Control">
        <Enum name="FAND_0" start="0" description="Selected FIFO watermarks are OR'ed together." />
        <Enum name="FAND_1" start="0x1" description="Selected FIFO watermarks are AND'ed together." />
      </BitField>
      <BitField start="9" size="1" name="VALDE" description="Value Registers DMA Enable">
        <Enum name="VALDE_0" start="0" description="DMA write requests disabled" />
        <Enum name="VALDE_1" start="0x1" description="DMA write requests for the VALx and FRACVALx registers enabled" />
      </BitField>
    </Register>
    <Register start="+0xEA" size="2" name="SM2TCTRL" access="Read/Write" description="Output Trigger Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="OUT_TRIG_EN" description="Output Trigger Enables">
        <Enum name="OUT_TRIG_EN_0" start="0" description="PWM_OUT_TRIGx will not set when the counter value matches the VALx value." />
        <Enum name="OUT_TRIG_EN_1" start="0x1" description="PWM_OUT_TRIGx will set when the counter value matches the VALx value." />
      </BitField>
      <BitField start="12" size="1" name="TRGFRQ" description="Trigger frequency">
        <Enum name="TRGFRQ_0" start="0" description="Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." />
        <Enum name="TRGFRQ_1" start="0x1" description="Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." />
      </BitField>
      <BitField start="14" size="1" name="PWBOT1" description="Output Trigger 1 Source Select">
        <Enum name="PWBOT1_0" start="0" description="Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port." />
        <Enum name="PWBOT1_1" start="0x1" description="Route the PWMB output to the PWM_OUT_TRIG1 port." />
      </BitField>
      <BitField start="15" size="1" name="PWAOT0" description="Output Trigger 0 Source Select">
        <Enum name="PWAOT0_0" start="0" description="Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port." />
        <Enum name="PWAOT0_1" start="0x1" description="Route the PWMA output to the PWM_OUT_TRIG0 port." />
      </BitField>
    </Register>
    <Register start="+0xEC" size="2" name="SM2DISMAP0" access="Read/Write" description="Fault Disable Mapping Register 0" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DIS0A" description="PWM_A Fault Disable Mask 0" />
      <BitField start="4" size="4" name="DIS0B" description="PWM_B Fault Disable Mask 0" />
      <BitField start="8" size="4" name="DIS0X" description="PWM_X Fault Disable Mask 0" />
    </Register>
    <Register start="+0xEE" size="2" name="SM2DISMAP1" access="Read/Write" description="Fault Disable Mapping Register 1" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DIS1A" description="PWM_A Fault Disable Mask 1" />
      <BitField start="4" size="4" name="DIS1B" description="PWM_B Fault Disable Mask 1" />
      <BitField start="8" size="4" name="DIS1X" description="PWM_X Fault Disable Mask 1" />
    </Register>
    <Register start="+0xF0" size="2" name="SM2DTCNT0" access="Read/Write" description="Deadtime Count Register 0" reset_value="0x7FF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DTCNT0" description="DTCNT0" />
    </Register>
    <Register start="+0xF2" size="2" name="SM2DTCNT1" access="Read/Write" description="Deadtime Count Register 1" reset_value="0x7FF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DTCNT1" description="DTCNT1" />
    </Register>
    <Register start="+0xF4" size="2" name="SM2CAPTCTRLA" access="Read/Write" description="Capture Control A Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMA" description="Arm A">
        <Enum name="ARMA_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMA_1" start="0x1" description="Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTA" description="One Shot Mode A">
        <Enum name="ONESHOTA_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTA_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLA[ARMA] is cleared. No further captures will be performed until CAPTCTRLA[ARMA] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLA[ARMA] is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGA0" description="Edge A 0">
        <Enum name="EDGA0_0" start="0" description="Disabled" />
        <Enum name="EDGA0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGA0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGA0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGA1" description="Edge A 1">
        <Enum name="EDGA1_0" start="0" description="Disabled" />
        <Enum name="EDGA1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGA1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGA1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELA" description="Input Select A">
        <Enum name="INP_SELA_0" start="0" description="Raw PWM_A input signal selected as source." />
        <Enum name="INP_SELA_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLA[EDGA0] and CAPTCTRLA[EDGA1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRA[EDGA0] and/or CAPTCTRLA[EDGA1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTA_EN" description="Edge Counter A Enable">
        <Enum name="EDGCNTA_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTA_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFAWM" description="Capture A FIFOs Water Mark" />
      <BitField start="10" size="3" name="CA0CNT" description="Capture A0 FIFO Word Count" />
      <BitField start="13" size="3" name="CA1CNT" description="Capture A1 FIFO Word Count" />
    </Register>
    <Register start="+0xF6" size="2" name="SM2CAPTCOMPA" access="Read/Write" description="Capture Compare A Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPA" description="Edge Compare A" />
      <BitField start="8" size="8" name="EDGCNTA" description="Edge Counter A" />
    </Register>
    <Register start="+0xF8" size="2" name="SM2CAPTCTRLB" access="Read/Write" description="Capture Control B Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMB" description="Arm B">
        <Enum name="ARMB_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMB_1" start="0x1" description="Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTB" description="One Shot Mode B">
        <Enum name="ONESHOTB_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTB_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLB[ARMB] is cleared. No further captures will be performed until CAPTCTRLB[ARMB] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLB[ARMB] is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGB0" description="Edge B 0">
        <Enum name="EDGB0_0" start="0" description="Disabled" />
        <Enum name="EDGB0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGB0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGB0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGB1" description="Edge B 1">
        <Enum name="EDGB1_0" start="0" description="Disabled" />
        <Enum name="EDGB1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGB1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGB1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELB" description="Input Select B">
        <Enum name="INP_SELB_0" start="0" description="Raw PWM_B input signal selected as source." />
        <Enum name="INP_SELB_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLB[EDGB0] and CAPTCTRLB[EDGB1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRB[EDGB0] and/or CAPTCTRLB[EDGB1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTB_EN" description="Edge Counter B Enable">
        <Enum name="EDGCNTB_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTB_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFBWM" description="Capture B FIFOs Water Mark" />
      <BitField start="10" size="3" name="CB0CNT" description="Capture B0 FIFO Word Count" />
      <BitField start="13" size="3" name="CB1CNT" description="Capture B1 FIFO Word Count" />
    </Register>
    <Register start="+0xFA" size="2" name="SM2CAPTCOMPB" access="Read/Write" description="Capture Compare B Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPB" description="Edge Compare B" />
      <BitField start="8" size="8" name="EDGCNTB" description="Edge Counter B" />
    </Register>
    <Register start="+0xFC" size="2" name="SM2CAPTCTRLX" access="Read/Write" description="Capture Control X Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMX" description="Arm X">
        <Enum name="ARMX_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMX_1" start="0x1" description="Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTX" description="One Shot Mode Aux">
        <Enum name="ONESHOTX_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTX_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and the ARMX bit is cleared. No further captures will be performed until the ARMX bit is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and the ARMX bit is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGX0" description="Edge X 0">
        <Enum name="EDGX0_0" start="0" description="Disabled" />
        <Enum name="EDGX0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGX0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGX0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGX1" description="Edge X 1">
        <Enum name="EDGX1_0" start="0" description="Disabled" />
        <Enum name="EDGX1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGX1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGX1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELX" description="Input Select X">
        <Enum name="INP_SELX_0" start="0" description="Raw PWM_X input signal selected as source." />
        <Enum name="INP_SELX_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX[EDGX1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDGX1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTX_EN" description="Edge Counter X Enable">
        <Enum name="EDGCNTX_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTX_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFXWM" description="Capture X FIFOs Water Mark" />
      <BitField start="10" size="3" name="CX0CNT" description="Capture X0 FIFO Word Count" />
      <BitField start="13" size="3" name="CX1CNT" description="Capture X1 FIFO Word Count" />
    </Register>
    <Register start="+0xFE" size="2" name="SM2CAPTCOMPX" access="Read/Write" description="Capture Compare X Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPX" description="Edge Compare X" />
      <BitField start="8" size="8" name="EDGCNTX" description="Edge Counter X" />
    </Register>
    <Register start="+0x100" size="2" name="SM2CVAL0" access="ReadOnly" description="Capture Value 0 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL0" description="CAPTVAL0" />
    </Register>
    <Register start="+0x102" size="2" name="SM2CVAL0CYC" access="ReadOnly" description="Capture Value 0 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL0CYC" description="CVAL0CYC" />
    </Register>
    <Register start="+0x104" size="2" name="SM2CVAL1" access="ReadOnly" description="Capture Value 1 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL1" description="CAPTVAL1" />
    </Register>
    <Register start="+0x106" size="2" name="SM2CVAL1CYC" access="ReadOnly" description="Capture Value 1 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL1CYC" description="CVAL1CYC" />
    </Register>
    <Register start="+0x108" size="2" name="SM2CVAL2" access="ReadOnly" description="Capture Value 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL2" description="CAPTVAL2" />
    </Register>
    <Register start="+0x10A" size="2" name="SM2CVAL2CYC" access="ReadOnly" description="Capture Value 2 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL2CYC" description="CVAL2CYC" />
    </Register>
    <Register start="+0x10C" size="2" name="SM2CVAL3" access="ReadOnly" description="Capture Value 3 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL3" description="CAPTVAL3" />
    </Register>
    <Register start="+0x10E" size="2" name="SM2CVAL3CYC" access="ReadOnly" description="Capture Value 3 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL3CYC" description="CVAL3CYC" />
    </Register>
    <Register start="+0x110" size="2" name="SM2CVAL4" access="ReadOnly" description="Capture Value 4 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL4" description="CAPTVAL4" />
    </Register>
    <Register start="+0x112" size="2" name="SM2CVAL4CYC" access="ReadOnly" description="Capture Value 4 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL4CYC" description="CVAL4CYC" />
    </Register>
    <Register start="+0x114" size="2" name="SM2CVAL5" access="ReadOnly" description="Capture Value 5 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL5" description="CAPTVAL5" />
    </Register>
    <Register start="+0x116" size="2" name="SM2CVAL5CYC" access="ReadOnly" description="Capture Value 5 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL5CYC" description="CVAL5CYC" />
    </Register>
    <Register start="+0x118" size="2" name="SM2PHASEDLY" access="Read/Write" description="Phase Delay Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="PHASEDLY" description="Initial Count Register Bits" />
    </Register>
    <Register start="+0x120" size="2" name="SM3CNT" access="ReadOnly" description="Counter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter Register Bits" />
    </Register>
    <Register start="+0x122" size="2" name="SM3INIT" access="Read/Write" description="Initial Count Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="INIT" description="Initial Count Register Bits" />
    </Register>
    <Register start="+0x124" size="2" name="SM3CTRL2" access="Read/Write" description="Control 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="CLK_SEL" description="Clock Source Select">
        <Enum name="CLK_SEL_0" start="0" description="The IPBus clock is used as the clock for the local prescaler and counter." />
        <Enum name="CLK_SEL_1" start="0x1" description="EXT_CLK is used as the clock for the local prescaler and counter." />
        <Enum name="CLK_SEL_2" start="0x2" description="Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0." />
      </BitField>
      <BitField start="2" size="1" name="RELOAD_SEL" description="Reload Source Select">
        <Enum name="RELOAD_SEL_0" start="0" description="The local RELOAD signal is used to reload registers." />
        <Enum name="RELOAD_SEL_1" start="0x1" description="The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0." />
      </BitField>
      <BitField start="3" size="3" name="FORCE_SEL" description="This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.">
        <Enum name="FORCE_SEL_0" start="0" description="The local force signal, CTRL2[FORCE], from this submodule is used to force updates." />
        <Enum name="FORCE_SEL_1" start="0x1" description="The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_2" start="0x2" description="The local reload signal from this submodule is used to force updates without regard to the state of LDOK." />
        <Enum name="FORCE_SEL_3" start="0x3" description="The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_4" start="0x4" description="The local sync signal from this submodule is used to force updates." />
        <Enum name="FORCE_SEL_5" start="0x5" description="The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0." />
        <Enum name="FORCE_SEL_6" start="0x6" description="The external force signal, EXT_FORCE, from outside the PWM module causes updates." />
        <Enum name="FORCE_SEL_7" start="0x7" description="The external sync signal, EXT_SYNC, from outside the PWM module causes updates." />
      </BitField>
      <BitField start="6" size="1" name="FORCE" description="Force Initialization" />
      <BitField start="7" size="1" name="FRCEN" description="FRCEN">
        <Enum name="FRCEN_0" start="0" description="Initialization from a FORCE_OUT is disabled." />
        <Enum name="FRCEN_1" start="0x1" description="Initialization from a FORCE_OUT is enabled." />
      </BitField>
      <BitField start="8" size="2" name="INIT_SEL" description="Initialization Control Select">
        <Enum name="INIT_SEL_0" start="0" description="Local sync (PWM_X) causes initialization." />
        <Enum name="INIT_SEL_1" start="0x1" description="Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs." />
        <Enum name="INIT_SEL_2" start="0x2" description="Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0." />
        <Enum name="INIT_SEL_3" start="0x3" description="EXT_SYNC causes initialization." />
      </BitField>
      <BitField start="10" size="1" name="PWMX_INIT" description="PWM_X Initial Value" />
      <BitField start="11" size="1" name="PWM45_INIT" description="PWM45 Initial Value" />
      <BitField start="12" size="1" name="PWM23_INIT" description="PWM23 Initial Value" />
      <BitField start="13" size="1" name="INDEP" description="Independent or Complementary Pair Operation">
        <Enum name="INDEP_0" start="0" description="PWM_A and PWM_B form a complementary PWM pair." />
        <Enum name="INDEP_1" start="0x1" description="PWM_A and PWM_B outputs are independent PWMs." />
      </BitField>
      <BitField start="14" size="1" name="WAITEN" description="WAIT Enable" />
      <BitField start="15" size="1" name="DBGEN" description="Debug Enable" />
    </Register>
    <Register start="+0x126" size="2" name="SM3CTRL" access="Read/Write" description="Control Register" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="DBLEN" description="Double Switching Enable">
        <Enum name="DBLEN_0" start="0" description="Double switching disabled." />
        <Enum name="DBLEN_1" start="0x1" description="Double switching enabled." />
      </BitField>
      <BitField start="1" size="1" name="DBLX" description="PWMX Double Switching Enable">
        <Enum name="DBLX_0" start="0" description="PWMX double pulse disabled." />
        <Enum name="DBLX_1" start="0x1" description="PWMX double pulse enabled." />
      </BitField>
      <BitField start="2" size="1" name="LDMOD" description="Load Mode Select">
        <Enum name="LDMOD_0" start="0" description="Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set." />
        <Enum name="LDMOD_1" start="0x1" description="Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF]." />
      </BitField>
      <BitField start="3" size="1" name="SPLIT" description="Split the DBLPWM signal to PWMA and PWMB">
        <Enum name="SPLIT_0" start="0" description="DBLPWM is not split. PWMA and PWMB each have double pulses." />
        <Enum name="SPLIT_1" start="0x1" description="DBLPWM is split to PWMA and PWMB." />
      </BitField>
      <BitField start="4" size="3" name="PRSC" description="Prescaler">
        <Enum name="PRSC_0" start="0" description="PWM clock frequency = fclk" />
        <Enum name="PRSC_1" start="0x1" description="PWM clock frequency = fclk/2" />
        <Enum name="PRSC_2" start="0x2" description="PWM clock frequency = fclk/4" />
        <Enum name="PRSC_3" start="0x3" description="PWM clock frequency = fclk/8" />
        <Enum name="PRSC_4" start="0x4" description="PWM clock frequency = fclk/16" />
        <Enum name="PRSC_5" start="0x5" description="PWM clock frequency = fclk/32" />
        <Enum name="PRSC_6" start="0x6" description="PWM clock frequency = fclk/64" />
        <Enum name="PRSC_7" start="0x7" description="PWM clock frequency = fclk/128" />
      </BitField>
      <BitField start="7" size="1" name="COMPMODE" description="Compare Mode">
        <Enum name="COMPMODE_0" start="0" description="The VAL* registers and the PWM counter are compared using an &quot;equal to&quot; method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period." />
        <Enum name="COMPMODE_1" start="0x1" description="The VAL* registers and the PWM counter are compared using an &quot;equal to or greater than&quot; method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a period could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value." />
      </BitField>
      <BitField start="8" size="2" name="DT" description="Deadtime" />
      <BitField start="10" size="1" name="FULL" description="Full Cycle Reload">
        <Enum name="FULL_0" start="0" description="Full-cycle reloads disabled." />
        <Enum name="FULL_1" start="0x1" description="Full-cycle reloads enabled." />
      </BitField>
      <BitField start="11" size="1" name="HALF" description="Half Cycle Reload">
        <Enum name="HALF_0" start="0" description="Half-cycle reloads disabled." />
        <Enum name="HALF_1" start="0x1" description="Half-cycle reloads enabled." />
      </BitField>
      <BitField start="12" size="4" name="LDFQ" description="Load Frequency">
        <Enum name="LDFQ_0" start="0" description="Every PWM opportunity" />
        <Enum name="LDFQ_1" start="0x1" description="Every 2 PWM opportunities" />
        <Enum name="LDFQ_2" start="0x2" description="Every 3 PWM opportunities" />
        <Enum name="LDFQ_3" start="0x3" description="Every 4 PWM opportunities" />
        <Enum name="LDFQ_4" start="0x4" description="Every 5 PWM opportunities" />
        <Enum name="LDFQ_5" start="0x5" description="Every 6 PWM opportunities" />
        <Enum name="LDFQ_6" start="0x6" description="Every 7 PWM opportunities" />
        <Enum name="LDFQ_7" start="0x7" description="Every 8 PWM opportunities" />
        <Enum name="LDFQ_8" start="0x8" description="Every 9 PWM opportunities" />
        <Enum name="LDFQ_9" start="0x9" description="Every 10 PWM opportunities" />
        <Enum name="LDFQ_10" start="0xA" description="Every 11 PWM opportunities" />
        <Enum name="LDFQ_11" start="0xB" description="Every 12 PWM opportunities" />
        <Enum name="LDFQ_12" start="0xC" description="Every 13 PWM opportunities" />
        <Enum name="LDFQ_13" start="0xD" description="Every 14 PWM opportunities" />
        <Enum name="LDFQ_14" start="0xE" description="Every 15 PWM opportunities" />
        <Enum name="LDFQ_15" start="0xF" description="Every 16 PWM opportunities" />
      </BitField>
    </Register>
    <Register start="+0x12A" size="2" name="SM3VAL0" access="Read/Write" description="Value Register 0" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL0" description="Value Register 0" />
    </Register>
    <Register start="+0x12C" size="2" name="SM3FRACVAL1" access="Read/Write" description="Fractional Value Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL1" description="Fractional Value 1 Register" />
    </Register>
    <Register start="+0x12E" size="2" name="SM3VAL1" access="Read/Write" description="Value Register 1" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL1" description="Value Register 1" />
    </Register>
    <Register start="+0x130" size="2" name="SM3FRACVAL2" access="Read/Write" description="Fractional Value Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL2" description="Fractional Value 2" />
    </Register>
    <Register start="+0x132" size="2" name="SM3VAL2" access="Read/Write" description="Value Register 2" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL2" description="Value Register 2" />
    </Register>
    <Register start="+0x134" size="2" name="SM3FRACVAL3" access="Read/Write" description="Fractional Value Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL3" description="Fractional Value 3" />
    </Register>
    <Register start="+0x136" size="2" name="SM3VAL3" access="Read/Write" description="Value Register 3" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL3" description="Value Register 3" />
    </Register>
    <Register start="+0x138" size="2" name="SM3FRACVAL4" access="Read/Write" description="Fractional Value Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL4" description="Fractional Value 4" />
    </Register>
    <Register start="+0x13A" size="2" name="SM3VAL4" access="Read/Write" description="Value Register 4" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL4" description="Value Register 4" />
    </Register>
    <Register start="+0x13C" size="2" name="SM3FRACVAL5" access="Read/Write" description="Fractional Value Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="11" size="5" name="FRACVAL5" description="Fractional Value 5" />
    </Register>
    <Register start="+0x13E" size="2" name="SM3VAL5" access="Read/Write" description="Value Register 5" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="VAL5" description="Value Register 5" />
    </Register>
    <Register start="+0x140" size="2" name="SM3FRCTRL" access="Read/Write" description="Fractional Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="1" size="1" name="FRAC1_EN" description="Fractional Cycle PWM Period Enable">
        <Enum name="FRAC1_EN_0" start="0" description="Disable fractional cycle length for the PWM period." />
        <Enum name="FRAC1_EN_1" start="0x1" description="Enable fractional cycle length for the PWM period." />
      </BitField>
      <BitField start="2" size="1" name="FRAC23_EN" description="Fractional Cycle Placement Enable for PWM_A">
        <Enum name="FRAC23_EN_0" start="0" description="Disable fractional cycle placement for PWM_A." />
        <Enum name="FRAC23_EN_1" start="0x1" description="Enable fractional cycle placement for PWM_A." />
      </BitField>
      <BitField start="4" size="1" name="FRAC45_EN" description="Fractional Cycle Placement Enable for PWM_B">
        <Enum name="FRAC45_EN_0" start="0" description="Disable fractional cycle placement for PWM_B." />
        <Enum name="FRAC45_EN_1" start="0x1" description="Enable fractional cycle placement for PWM_B." />
      </BitField>
      <BitField start="8" size="1" name="FRAC_PU" description="Fractional Delay Circuit Power Up">
        <Enum name="FRAC_PU_0" start="0" description="Turn off fractional delay logic." />
        <Enum name="FRAC_PU_1" start="0x1" description="Power up fractional delay logic." />
      </BitField>
      <BitField start="15" size="1" name="TEST" description="Test Status Bit" />
    </Register>
    <Register start="+0x142" size="2" name="SM3OCTRL" access="Read/Write" description="Output Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="PWMXFS" description="PWM_X Fault State">
        <Enum name="PWMXFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMXFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMXFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMXFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="2" size="2" name="PWMBFS" description="PWM_B Fault State">
        <Enum name="PWMBFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMBFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMBFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMBFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="4" size="2" name="PWMAFS" description="PWM_A Fault State">
        <Enum name="PWMAFS_0" start="0" description="Output is forced to logic 0 state prior to consideration of output polarity control." />
        <Enum name="PWMAFS_1" start="0x1" description="Output is forced to logic 1 state prior to consideration of output polarity control." />
        <Enum name="PWMAFS_2" start="0x2" description="Output is tristated." />
        <Enum name="PWMAFS_3" start="0x3" description="Output is tristated." />
      </BitField>
      <BitField start="8" size="1" name="POLX" description="PWM_X Output Polarity">
        <Enum name="POLX_0" start="0" description="PWM_X output not inverted. A high level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLX_1" start="0x1" description="PWM_X output inverted. A low level on the PWM_X pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="9" size="1" name="POLB" description="PWM_B Output Polarity">
        <Enum name="POLB_0" start="0" description="PWM_B output not inverted. A high level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLB_1" start="0x1" description="PWM_B output inverted. A low level on the PWM_B pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="10" size="1" name="POLA" description="PWM_A Output Polarity">
        <Enum name="POLA_0" start="0" description="PWM_A output not inverted. A high level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." />
        <Enum name="POLA_1" start="0x1" description="PWM_A output inverted. A low level on the PWM_A pin represents the &quot;on&quot; or &quot;active&quot; state." />
      </BitField>
      <BitField start="13" size="1" name="PWMX_IN" description="PWM_X Input" />
      <BitField start="14" size="1" name="PWMB_IN" description="PWM_B Input" />
      <BitField start="15" size="1" name="PWMA_IN" description="PWM_A Input" />
    </Register>
    <Register start="+0x144" size="2" name="SM3STS" access="Read/Write" description="Status Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="CMPF" description="Compare Flags">
        <Enum name="CMPF_0" start="0" description="No compare event has occurred for a particular VALx value." />
        <Enum name="CMPF_1" start="0x1" description="A compare event has occurred for a particular VALx value." />
      </BitField>
      <BitField start="6" size="1" name="CFX0" description="Capture Flag X0" />
      <BitField start="7" size="1" name="CFX1" description="Capture Flag X1" />
      <BitField start="8" size="1" name="CFB0" description="Capture Flag B0" />
      <BitField start="9" size="1" name="CFB1" description="Capture Flag B1" />
      <BitField start="10" size="1" name="CFA0" description="Capture Flag A0" />
      <BitField start="11" size="1" name="CFA1" description="Capture Flag A1" />
      <BitField start="12" size="1" name="RF" description="Reload Flag">
        <Enum name="RF_0" start="0" description="No new reload cycle since last STS[RF] clearing" />
        <Enum name="RF_1" start="0x1" description="New reload cycle since last STS[RF] clearing" />
      </BitField>
      <BitField start="13" size="1" name="REF" description="Reload Error Flag">
        <Enum name="REF_0" start="0" description="No reload error occurred." />
        <Enum name="REF_1" start="0x1" description="Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0." />
      </BitField>
      <BitField start="14" size="1" name="RUF" description="Registers Updated Flag">
        <Enum name="RUF_0" start="0" description="No register update has occurred since last reload." />
        <Enum name="RUF_1" start="0x1" description="At least one of the double buffered registers has been updated since the last reload." />
      </BitField>
    </Register>
    <Register start="+0x146" size="2" name="SM3INTEN" access="Read/Write" description="Interrupt Enable Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="CMPIE" description="Compare Interrupt Enables">
        <Enum name="CMPIE_0" start="0" description="The corresponding STS[CMPF] bit will not cause an interrupt request." />
        <Enum name="CMPIE_1" start="0x1" description="The corresponding STS[CMPF] bit will cause an interrupt request." />
      </BitField>
      <BitField start="6" size="1" name="CX0IE" description="Capture X 0 Interrupt Enable">
        <Enum name="CX0IE_0" start="0" description="Interrupt request disabled for STS[CFX0]." />
        <Enum name="CX0IE_1" start="0x1" description="Interrupt request enabled for STS[CFX0]." />
      </BitField>
      <BitField start="7" size="1" name="CX1IE" description="Capture X 1 Interrupt Enable">
        <Enum name="CX1IE_0" start="0" description="Interrupt request disabled for STS[CFX1]." />
        <Enum name="CX1IE_1" start="0x1" description="Interrupt request enabled for STS[CFX1]." />
      </BitField>
      <BitField start="8" size="1" name="CB0IE" description="Capture B 0 Interrupt Enable">
        <Enum name="CB0IE_0" start="0" description="Interrupt request disabled for STS[CFB0]." />
        <Enum name="CB0IE_1" start="0x1" description="Interrupt request enabled for STS[CFB0]." />
      </BitField>
      <BitField start="9" size="1" name="CB1IE" description="Capture B 1 Interrupt Enable">
        <Enum name="CB1IE_0" start="0" description="Interrupt request disabled for STS[CFB1]." />
        <Enum name="CB1IE_1" start="0x1" description="Interrupt request enabled for STS[CFB1]." />
      </BitField>
      <BitField start="10" size="1" name="CA0IE" description="Capture A 0 Interrupt Enable">
        <Enum name="CA0IE_0" start="0" description="Interrupt request disabled for STS[CFA0]." />
        <Enum name="CA0IE_1" start="0x1" description="Interrupt request enabled for STS[CFA0]." />
      </BitField>
      <BitField start="11" size="1" name="CA1IE" description="Capture A 1 Interrupt Enable">
        <Enum name="CA1IE_0" start="0" description="Interrupt request disabled for STS[CFA1]." />
        <Enum name="CA1IE_1" start="0x1" description="Interrupt request enabled for STS[CFA1]." />
      </BitField>
      <BitField start="12" size="1" name="RIE" description="Reload Interrupt Enable">
        <Enum name="RIE_0" start="0" description="STS[RF] CPU interrupt requests disabled" />
        <Enum name="RIE_1" start="0x1" description="STS[RF] CPU interrupt requests enabled" />
      </BitField>
      <BitField start="13" size="1" name="REIE" description="Reload Error Interrupt Enable">
        <Enum name="REIE_0" start="0" description="STS[REF] CPU interrupt requests disabled" />
        <Enum name="REIE_1" start="0x1" description="STS[REF] CPU interrupt requests enabled" />
      </BitField>
    </Register>
    <Register start="+0x148" size="2" name="SM3DMAEN" access="Read/Write" description="DMA Enable Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="CX0DE" description="Capture X0 FIFO DMA Enable" />
      <BitField start="1" size="1" name="CX1DE" description="Capture X1 FIFO DMA Enable" />
      <BitField start="2" size="1" name="CB0DE" description="Capture B0 FIFO DMA Enable" />
      <BitField start="3" size="1" name="CB1DE" description="Capture B1 FIFO DMA Enable" />
      <BitField start="4" size="1" name="CA0DE" description="Capture A0 FIFO DMA Enable" />
      <BitField start="5" size="1" name="CA1DE" description="Capture A1 FIFO DMA Enable" />
      <BitField start="6" size="2" name="CAPTDE" description="Capture DMA Enable Source Select">
        <Enum name="CAPTDE_0" start="0" description="Read DMA requests disabled." />
        <Enum name="CAPTDE_1" start="0x1" description="Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive." />
        <Enum name="CAPTDE_2" start="0x2" description="A local sync (VAL1 matches counter) sets the read DMA request." />
        <Enum name="CAPTDE_3" start="0x3" description="A local reload (STS[RF] being set) sets the read DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FAND" description="FIFO Watermark AND Control">
        <Enum name="FAND_0" start="0" description="Selected FIFO watermarks are OR'ed together." />
        <Enum name="FAND_1" start="0x1" description="Selected FIFO watermarks are AND'ed together." />
      </BitField>
      <BitField start="9" size="1" name="VALDE" description="Value Registers DMA Enable">
        <Enum name="VALDE_0" start="0" description="DMA write requests disabled" />
        <Enum name="VALDE_1" start="0x1" description="DMA write requests for the VALx and FRACVALx registers enabled" />
      </BitField>
    </Register>
    <Register start="+0x14A" size="2" name="SM3TCTRL" access="Read/Write" description="Output Trigger Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="6" name="OUT_TRIG_EN" description="Output Trigger Enables">
        <Enum name="OUT_TRIG_EN_0" start="0" description="PWM_OUT_TRIGx will not set when the counter value matches the VALx value." />
        <Enum name="OUT_TRIG_EN_1" start="0x1" description="PWM_OUT_TRIGx will set when the counter value matches the VALx value." />
      </BitField>
      <BitField start="12" size="1" name="TRGFRQ" description="Trigger frequency">
        <Enum name="TRGFRQ_0" start="0" description="Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." />
        <Enum name="TRGFRQ_1" start="0x1" description="Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero." />
      </BitField>
      <BitField start="14" size="1" name="PWBOT1" description="Output Trigger 1 Source Select">
        <Enum name="PWBOT1_0" start="0" description="Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port." />
        <Enum name="PWBOT1_1" start="0x1" description="Route the PWMB output to the PWM_OUT_TRIG1 port." />
      </BitField>
      <BitField start="15" size="1" name="PWAOT0" description="Output Trigger 0 Source Select">
        <Enum name="PWAOT0_0" start="0" description="Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port." />
        <Enum name="PWAOT0_1" start="0x1" description="Route the PWMA output to the PWM_OUT_TRIG0 port." />
      </BitField>
    </Register>
    <Register start="+0x14C" size="2" name="SM3DISMAP0" access="Read/Write" description="Fault Disable Mapping Register 0" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DIS0A" description="PWM_A Fault Disable Mask 0" />
      <BitField start="4" size="4" name="DIS0B" description="PWM_B Fault Disable Mask 0" />
      <BitField start="8" size="4" name="DIS0X" description="PWM_X Fault Disable Mask 0" />
    </Register>
    <Register start="+0x14E" size="2" name="SM3DISMAP1" access="Read/Write" description="Fault Disable Mapping Register 1" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="DIS1A" description="PWM_A Fault Disable Mask 1" />
      <BitField start="4" size="4" name="DIS1B" description="PWM_B Fault Disable Mask 1" />
      <BitField start="8" size="4" name="DIS1X" description="PWM_X Fault Disable Mask 1" />
    </Register>
    <Register start="+0x150" size="2" name="SM3DTCNT0" access="Read/Write" description="Deadtime Count Register 0" reset_value="0x7FF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DTCNT0" description="DTCNT0" />
    </Register>
    <Register start="+0x152" size="2" name="SM3DTCNT1" access="Read/Write" description="Deadtime Count Register 1" reset_value="0x7FF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DTCNT1" description="DTCNT1" />
    </Register>
    <Register start="+0x154" size="2" name="SM3CAPTCTRLA" access="Read/Write" description="Capture Control A Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMA" description="Arm A">
        <Enum name="ARMA_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMA_1" start="0x1" description="Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTA" description="One Shot Mode A">
        <Enum name="ONESHOTA_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTA_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLA[ARMA] is cleared. No further captures will be performed until CAPTCTRLA[ARMA] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLA[ARMA] is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGA0" description="Edge A 0">
        <Enum name="EDGA0_0" start="0" description="Disabled" />
        <Enum name="EDGA0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGA0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGA0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGA1" description="Edge A 1">
        <Enum name="EDGA1_0" start="0" description="Disabled" />
        <Enum name="EDGA1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGA1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGA1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELA" description="Input Select A">
        <Enum name="INP_SELA_0" start="0" description="Raw PWM_A input signal selected as source." />
        <Enum name="INP_SELA_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLA[EDGA0] and CAPTCTRLA[EDGA1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRA[EDGA0] and/or CAPTCTRLA[EDGA1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTA_EN" description="Edge Counter A Enable">
        <Enum name="EDGCNTA_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTA_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFAWM" description="Capture A FIFOs Water Mark" />
      <BitField start="10" size="3" name="CA0CNT" description="Capture A0 FIFO Word Count" />
      <BitField start="13" size="3" name="CA1CNT" description="Capture A1 FIFO Word Count" />
    </Register>
    <Register start="+0x156" size="2" name="SM3CAPTCOMPA" access="Read/Write" description="Capture Compare A Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPA" description="Edge Compare A" />
      <BitField start="8" size="8" name="EDGCNTA" description="Edge Counter A" />
    </Register>
    <Register start="+0x158" size="2" name="SM3CAPTCTRLB" access="Read/Write" description="Capture Control B Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMB" description="Arm B">
        <Enum name="ARMB_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMB_1" start="0x1" description="Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTB" description="One Shot Mode B">
        <Enum name="ONESHOTB_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTB_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLB[ARMB] is cleared. No further captures will be performed until CAPTCTRLB[ARMB] is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLB[ARMB] is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGB0" description="Edge B 0">
        <Enum name="EDGB0_0" start="0" description="Disabled" />
        <Enum name="EDGB0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGB0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGB0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGB1" description="Edge B 1">
        <Enum name="EDGB1_0" start="0" description="Disabled" />
        <Enum name="EDGB1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGB1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGB1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELB" description="Input Select B">
        <Enum name="INP_SELB_0" start="0" description="Raw PWM_B input signal selected as source." />
        <Enum name="INP_SELB_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLB[EDGB0] and CAPTCTRLB[EDGB1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRB[EDGB0] and/or CAPTCTRLB[EDGB1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTB_EN" description="Edge Counter B Enable">
        <Enum name="EDGCNTB_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTB_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFBWM" description="Capture B FIFOs Water Mark" />
      <BitField start="10" size="3" name="CB0CNT" description="Capture B0 FIFO Word Count" />
      <BitField start="13" size="3" name="CB1CNT" description="Capture B1 FIFO Word Count" />
    </Register>
    <Register start="+0x15A" size="2" name="SM3CAPTCOMPB" access="Read/Write" description="Capture Compare B Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPB" description="Edge Compare B" />
      <BitField start="8" size="8" name="EDGCNTB" description="Edge Counter B" />
    </Register>
    <Register start="+0x15C" size="2" name="SM3CAPTCTRLX" access="Read/Write" description="Capture Control X Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="ARMX" description="Arm X">
        <Enum name="ARMX_0" start="0" description="Input capture operation is disabled." />
        <Enum name="ARMX_1" start="0x1" description="Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ONESHOTX" description="One Shot Mode Aux">
        <Enum name="ONESHOTX_0" start="0" description="Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit." />
        <Enum name="ONESHOTX_1" start="0x1" description="One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and the ARMX bit is cleared. No further captures will be performed until the ARMX bit is set again.If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and the ARMX bit is then cleared." />
      </BitField>
      <BitField start="2" size="2" name="EDGX0" description="Edge X 0">
        <Enum name="EDGX0_0" start="0" description="Disabled" />
        <Enum name="EDGX0_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGX0_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGX0_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="4" size="2" name="EDGX1" description="Edge X 1">
        <Enum name="EDGX1_0" start="0" description="Disabled" />
        <Enum name="EDGX1_1" start="0x1" description="Capture falling edges" />
        <Enum name="EDGX1_2" start="0x2" description="Capture rising edges" />
        <Enum name="EDGX1_3" start="0x3" description="Capture any edge" />
      </BitField>
      <BitField start="6" size="1" name="INP_SELX" description="Input Select X">
        <Enum name="INP_SELX_0" start="0" description="Raw PWM_X input signal selected as source." />
        <Enum name="INP_SELX_1" start="0x1" description="Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX[EDGX1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDGX1] fields in order to enable one or both of the capture registers." />
      </BitField>
      <BitField start="7" size="1" name="EDGCNTX_EN" description="Edge Counter X Enable">
        <Enum name="EDGCNTX_EN_0" start="0" description="Edge counter disabled and held in reset" />
        <Enum name="EDGCNTX_EN_1" start="0x1" description="Edge counter enabled" />
      </BitField>
      <BitField start="8" size="2" name="CFXWM" description="Capture X FIFOs Water Mark" />
      <BitField start="10" size="3" name="CX0CNT" description="Capture X0 FIFO Word Count" />
      <BitField start="13" size="3" name="CX1CNT" description="Capture X1 FIFO Word Count" />
    </Register>
    <Register start="+0x15E" size="2" name="SM3CAPTCOMPX" access="Read/Write" description="Capture Compare X Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="EDGCMPX" description="Edge Compare X" />
      <BitField start="8" size="8" name="EDGCNTX" description="Edge Counter X" />
    </Register>
    <Register start="+0x160" size="2" name="SM3CVAL0" access="ReadOnly" description="Capture Value 0 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL0" description="CAPTVAL0" />
    </Register>
    <Register start="+0x162" size="2" name="SM3CVAL0CYC" access="ReadOnly" description="Capture Value 0 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL0CYC" description="CVAL0CYC" />
    </Register>
    <Register start="+0x164" size="2" name="SM3CVAL1" access="ReadOnly" description="Capture Value 1 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL1" description="CAPTVAL1" />
    </Register>
    <Register start="+0x166" size="2" name="SM3CVAL1CYC" access="ReadOnly" description="Capture Value 1 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL1CYC" description="CVAL1CYC" />
    </Register>
    <Register start="+0x168" size="2" name="SM3CVAL2" access="ReadOnly" description="Capture Value 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL2" description="CAPTVAL2" />
    </Register>
    <Register start="+0x16A" size="2" name="SM3CVAL2CYC" access="ReadOnly" description="Capture Value 2 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL2CYC" description="CVAL2CYC" />
    </Register>
    <Register start="+0x16C" size="2" name="SM3CVAL3" access="ReadOnly" description="Capture Value 3 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL3" description="CAPTVAL3" />
    </Register>
    <Register start="+0x16E" size="2" name="SM3CVAL3CYC" access="ReadOnly" description="Capture Value 3 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL3CYC" description="CVAL3CYC" />
    </Register>
    <Register start="+0x170" size="2" name="SM3CVAL4" access="ReadOnly" description="Capture Value 4 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL4" description="CAPTVAL4" />
    </Register>
    <Register start="+0x172" size="2" name="SM3CVAL4CYC" access="ReadOnly" description="Capture Value 4 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL4CYC" description="CVAL4CYC" />
    </Register>
    <Register start="+0x174" size="2" name="SM3CVAL5" access="ReadOnly" description="Capture Value 5 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CAPTVAL5" description="CAPTVAL5" />
    </Register>
    <Register start="+0x176" size="2" name="SM3CVAL5CYC" access="ReadOnly" description="Capture Value 5 Cycle Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="CVAL5CYC" description="CVAL5CYC" />
    </Register>
    <Register start="+0x178" size="2" name="SM3PHASEDLY" access="Read/Write" description="Phase Delay Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="PHASEDLY" description="Initial Count Register Bits" />
    </Register>
    <Register start="+0x180" size="2" name="OUTEN" access="Read/Write" description="Output Enable Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="PWMX_EN" description="PWM_X Output Enables">
        <Enum name="PWMX_EN_0" start="0" description="PWM_X output disabled." />
        <Enum name="PWMX_EN_1" start="0x1" description="PWM_X output enabled." />
      </BitField>
      <BitField start="4" size="4" name="PWMB_EN" description="PWM_B Output Enables">
        <Enum name="PWMB_EN_0" start="0" description="PWM_B output disabled." />
        <Enum name="PWMB_EN_1" start="0x1" description="PWM_B output enabled." />
      </BitField>
      <BitField start="8" size="4" name="PWMA_EN" description="PWM_A Output Enables">
        <Enum name="PWMA_EN_0" start="0" description="PWM_A output disabled." />
        <Enum name="PWMA_EN_1" start="0x1" description="PWM_A output enabled." />
      </BitField>
    </Register>
    <Register start="+0x182" size="2" name="MASK" access="Read/Write" description="Mask Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="MASKX" description="PWM_X Masks">
        <Enum name="MASKX_0" start="0" description="PWM_X output normal." />
        <Enum name="MASKX_1" start="0x1" description="PWM_X output masked." />
      </BitField>
      <BitField start="4" size="4" name="MASKB" description="PWM_B Masks">
        <Enum name="MASKB_0" start="0" description="PWM_B output normal." />
        <Enum name="MASKB_1" start="0x1" description="PWM_B output masked." />
      </BitField>
      <BitField start="8" size="4" name="MASKA" description="PWM_A Masks">
        <Enum name="MASKA_0" start="0" description="PWM_A output normal." />
        <Enum name="MASKA_1" start="0x1" description="PWM_A output masked." />
      </BitField>
      <BitField start="12" size="4" name="UPDATE_MASK" description="Update Mask Bits Immediately">
        <Enum name="UPDATE_MASK_0" start="0" description="Normal operation. MASK* bits within the corresponding submodule are not updated until a FORCE_OUT event occurs within the submodule." />
        <Enum name="UPDATE_MASK_1" start="0x1" description="Immediate operation. MASK* bits within the corresponding submodule are updated on the following clock edge after setting this bit." />
      </BitField>
    </Register>
    <Register start="+0x184" size="2" name="SWCOUT" access="Read/Write" description="Software Controlled Output Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="SM0OUT45" description="Submodule 0 Software Controlled Output 45">
        <Enum name="SM0OUT45_0" start="0" description="A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45." />
        <Enum name="SM0OUT45_1" start="0x1" description="A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45." />
      </BitField>
      <BitField start="1" size="1" name="SM0OUT23" description="Submodule 0 Software Controlled Output 23">
        <Enum name="SM0OUT23_0" start="0" description="A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23." />
        <Enum name="SM0OUT23_1" start="0x1" description="A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23." />
      </BitField>
      <BitField start="2" size="1" name="SM1OUT45" description="Submodule 1 Software Controlled Output 45">
        <Enum name="SM1OUT45_0" start="0" description="A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45." />
        <Enum name="SM1OUT45_1" start="0x1" description="A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45." />
      </BitField>
      <BitField start="3" size="1" name="SM1OUT23" description="Submodule 1 Software Controlled Output 23">
        <Enum name="SM1OUT23_0" start="0" description="A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23." />
        <Enum name="SM1OUT23_1" start="0x1" description="A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23." />
      </BitField>
      <BitField start="4" size="1" name="SM2OUT45" description="Submodule 2 Software Controlled Output 45">
        <Enum name="SM2OUT45_0" start="0" description="A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45." />
        <Enum name="SM2OUT45_1" start="0x1" description="A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45." />
      </BitField>
      <BitField start="5" size="1" name="SM2OUT23" description="Submodule 2 Software Controlled Output 23">
        <Enum name="SM2OUT23_0" start="0" description="A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23." />
        <Enum name="SM2OUT23_1" start="0x1" description="A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23." />
      </BitField>
      <BitField start="6" size="1" name="SM3OUT45" description="Submodule 3 Software Controlled Output 45">
        <Enum name="SM3OUT45_0" start="0" description="A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45." />
        <Enum name="SM3OUT45_1" start="0x1" description="A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45." />
      </BitField>
      <BitField start="7" size="1" name="SM3OUT23" description="Submodule 3 Software Controlled Output 23">
        <Enum name="SM3OUT23_0" start="0" description="A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23." />
        <Enum name="SM3OUT23_1" start="0x1" description="A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23." />
      </BitField>
    </Register>
    <Register start="+0x186" size="2" name="DTSRCSEL" access="Read/Write" description="PWM Source Select Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="SM0SEL45" description="Submodule 0 PWM45 Control Select">
        <Enum name="SM0SEL45_0" start="0" description="Generated SM0PWM45 signal is used by the deadtime logic." />
        <Enum name="SM0SEL45_1" start="0x1" description="Inverted generated SM0PWM45 signal is used by the deadtime logic." />
        <Enum name="SM0SEL45_2" start="0x2" description="SWCOUT[SM0OUT45] is used by the deadtime logic." />
        <Enum name="SM0SEL45_3" start="0x3" description="PWM0_EXTB signal is used by the deadtime logic." />
      </BitField>
      <BitField start="2" size="2" name="SM0SEL23" description="Submodule 0 PWM23 Control Select">
        <Enum name="SM0SEL23_0" start="0" description="Generated SM0PWM23 signal is used by the deadtime logic." />
        <Enum name="SM0SEL23_1" start="0x1" description="Inverted generated SM0PWM23 signal is used by the deadtime logic." />
        <Enum name="SM0SEL23_2" start="0x2" description="SWCOUT[SM0OUT23] is used by the deadtime logic." />
        <Enum name="SM0SEL23_3" start="0x3" description="PWM0_EXTA signal is used by the deadtime logic." />
      </BitField>
      <BitField start="4" size="2" name="SM1SEL45" description="Submodule 1 PWM45 Control Select">
        <Enum name="SM1SEL45_0" start="0" description="Generated SM1PWM45 signal is used by the deadtime logic." />
        <Enum name="SM1SEL45_1" start="0x1" description="Inverted generated SM1PWM45 signal is used by the deadtime logic." />
        <Enum name="SM1SEL45_2" start="0x2" description="SWCOUT[SM1OUT45] is used by the deadtime logic." />
        <Enum name="SM1SEL45_3" start="0x3" description="PWM1_EXTB signal is used by the deadtime logic." />
      </BitField>
      <BitField start="6" size="2" name="SM1SEL23" description="Submodule 1 PWM23 Control Select">
        <Enum name="SM1SEL23_0" start="0" description="Generated SM1PWM23 signal is used by the deadtime logic." />
        <Enum name="SM1SEL23_1" start="0x1" description="Inverted generated SM1PWM23 signal is used by the deadtime logic." />
        <Enum name="SM1SEL23_2" start="0x2" description="SWCOUT[SM1OUT23] is used by the deadtime logic." />
        <Enum name="SM1SEL23_3" start="0x3" description="PWM1_EXTA signal is used by the deadtime logic." />
      </BitField>
      <BitField start="8" size="2" name="SM2SEL45" description="Submodule 2 PWM45 Control Select">
        <Enum name="SM2SEL45_0" start="0" description="Generated SM2PWM45 signal is used by the deadtime logic." />
        <Enum name="SM2SEL45_1" start="0x1" description="Inverted generated SM2PWM45 signal is used by the deadtime logic." />
        <Enum name="SM2SEL45_2" start="0x2" description="SWCOUT[SM2OUT45] is used by the deadtime logic." />
        <Enum name="SM2SEL45_3" start="0x3" description="PWM2_EXTB signal is used by the deadtime logic." />
      </BitField>
      <BitField start="10" size="2" name="SM2SEL23" description="Submodule 2 PWM23 Control Select">
        <Enum name="SM2SEL23_0" start="0" description="Generated SM2PWM23 signal is used by the deadtime logic." />
        <Enum name="SM2SEL23_1" start="0x1" description="Inverted generated SM2PWM23 signal is used by the deadtime logic." />
        <Enum name="SM2SEL23_2" start="0x2" description="SWCOUT[SM2OUT23] is used by the deadtime logic." />
        <Enum name="SM2SEL23_3" start="0x3" description="PWM2_EXTA signal is used by the deadtime logic." />
      </BitField>
      <BitField start="12" size="2" name="SM3SEL45" description="Submodule 3 PWM45 Control Select">
        <Enum name="SM3SEL45_0" start="0" description="Generated SM3PWM45 signal is used by the deadtime logic." />
        <Enum name="SM3SEL45_1" start="0x1" description="Inverted generated SM3PWM45 signal is used by the deadtime logic." />
        <Enum name="SM3SEL45_2" start="0x2" description="SWCOUT[SM3OUT45] is used by the deadtime logic." />
        <Enum name="SM3SEL45_3" start="0x3" description="PWM3_EXTB signal is used by the deadtime logic." />
      </BitField>
      <BitField start="14" size="2" name="SM3SEL23" description="Submodule 3 PWM23 Control Select">
        <Enum name="SM3SEL23_0" start="0" description="Generated SM3PWM23 signal is used by the deadtime logic." />
        <Enum name="SM3SEL23_1" start="0x1" description="Inverted generated SM3PWM23 signal is used by the deadtime logic." />
        <Enum name="SM3SEL23_2" start="0x2" description="SWCOUT[SM3OUT23] is used by the deadtime logic." />
        <Enum name="SM3SEL23_3" start="0x3" description="PWM3_EXTA signal is used by the deadtime logic." />
      </BitField>
    </Register>
    <Register start="+0x188" size="2" name="MCTRL" access="Read/Write" description="Master Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="LDOK" description="Load Okay">
        <Enum name="LDOK_0" start="0" description="Do not load new values." />
        <Enum name="LDOK_1" start="0x1" description="Load prescaler, modulus, and PWM values of the corresponding submodule." />
      </BitField>
      <BitField start="4" size="4" name="CLDOK" description="Clear Load Okay" />
      <BitField start="8" size="4" name="RUN" description="Run">
        <Enum name="RUN_0" start="0" description="PWM generator is disabled in the corresponding submodule." />
        <Enum name="RUN_1" start="0x1" description="PWM generator is enabled in the corresponding submodule." />
      </BitField>
      <BitField start="12" size="4" name="IPOL" description="Current Polarity">
        <Enum name="IPOL_0" start="0" description="PWM23 is used to generate complementary PWM pair in the corresponding submodule." />
        <Enum name="IPOL_1" start="0x1" description="PWM45 is used to generate complementary PWM pair in the corresponding submodule." />
      </BitField>
    </Register>
    <Register start="+0x18A" size="2" name="MCTRL2" access="Read/Write" description="Master Control 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="2" name="MONPLL" description="Monitor PLL State">
        <Enum name="MONPLL_0" start="0" description="Not locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software." />
        <Enum name="MONPLL_1" start="0x1" description="Not locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems." />
        <Enum name="MONPLL_2" start="0x2" description="Locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. These bits are write protected until the next reset." />
        <Enum name="MONPLL_3" start="0x3" description="Locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. These bits are write protected until the next reset." />
      </BitField>
    </Register>
    <Register start="+0x18C" size="2" name="FCTRL0" access="Read/Write" description="Fault Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="FIE" description="Fault Interrupt Enables">
        <Enum name="FIE_0" start="0" description="FAULTx CPU interrupt requests disabled." />
        <Enum name="FIE_1" start="0x1" description="FAULTx CPU interrupt requests enabled." />
      </BitField>
      <BitField start="4" size="4" name="FSAFE" description="Fault Safety Mode">
        <Enum name="FSAFE_0" start="0" description="Normal mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFPINx]. If neither FHALF nor FFULL is setm then the fault condition cannot be cleared. The PWM outputs disabled by this fault input will not be re-enabled until the actual FAULTx input signal de-asserts since the fault input will combinationally disable the PWM outputs (as programmed in DISMAPn)." />
        <Enum name="FSAFE_1" start="0x1" description="Safe mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear and FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL]. If neither FHLAF nor FFULL is set, then the fault condition cannot be cleared." />
      </BitField>
      <BitField start="8" size="4" name="FAUTO" description="Automatic Fault Clearing">
        <Enum name="FAUTO_0" start="0" description="Manual fault clearing. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending the states of FSTS[FHALF] and FSTS[FFULL]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared. This is further controlled by FCTRL[FSAFE]." />
        <Enum name="FAUTO_1" start="0x1" description="Automatic fault clearing. PWM outputs disabled by this fault are enabled when FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the states of FSTS[FHALF] and FSTS[FFULL] without regard to the state of FSTS[FFLAGx]. If neither FFULL nor FHALF is set, then the fault condition cannot be cleared." />
      </BitField>
      <BitField start="12" size="4" name="FLVL" description="Fault Level">
        <Enum name="FLVL_0" start="0" description="A logic 0 on the fault input indicates a fault condition." />
        <Enum name="FLVL_1" start="0x1" description="A logic 1 on the fault input indicates a fault condition." />
      </BitField>
    </Register>
    <Register start="+0x18E" size="2" name="FSTS0" access="Read/Write" description="Fault Status Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="FFLAG" description="Fault Flags">
        <Enum name="FFLAG_0" start="0" description="No fault on the FAULTx pin." />
        <Enum name="FFLAG_1" start="0x1" description="Fault on the FAULTx pin." />
      </BitField>
      <BitField start="4" size="4" name="FFULL" description="Full Cycle">
        <Enum name="FFULL_0" start="0" description="PWM outputs are not re-enabled at the start of a full cycle" />
        <Enum name="FFULL_1" start="0x1" description="PWM outputs are re-enabled at the start of a full cycle" />
      </BitField>
      <BitField start="8" size="4" name="FFPIN" description="Filtered Fault Pins" />
      <BitField start="12" size="4" name="FHALF" description="Half Cycle Fault Recovery">
        <Enum name="FHALF_0" start="0" description="PWM outputs are not re-enabled at the start of a half cycle." />
        <Enum name="FHALF_1" start="0x1" description="PWM outputs are re-enabled at the start of a half cycle (as defined by VAL0)." />
      </BitField>
    </Register>
    <Register start="+0x190" size="2" name="FFILT0" access="Read/Write" description="Fault Filter Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="FILT_PER" description="Fault Filter Period" />
      <BitField start="8" size="3" name="FILT_CNT" description="Fault Filter Count" />
      <BitField start="15" size="1" name="GSTR" description="Fault Glitch Stretch Enable">
        <Enum name="GSTR_0" start="0" description="Fault input glitch stretching is disabled." />
        <Enum name="GSTR_1" start="0x1" description="Input fault signals will be stretched to at least 2 IPBus clock cycles." />
      </BitField>
    </Register>
    <Register start="+0x192" size="2" name="FTST0" access="Read/Write" description="Fault Test Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="FTEST" description="Fault Test">
        <Enum name="FTEST_0" start="0" description="No fault" />
        <Enum name="FTEST_1" start="0x1" description="Cause a simulated fault" />
      </BitField>
    </Register>
    <Register start="+0x194" size="2" name="FCTRL20" access="Read/Write" description="Fault Control 2 Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="4" name="NOCOMB" description="No Combinational Path From Fault Input To PWM Output">
        <Enum name="NOCOMB_0" start="0" description="There is a combinational link from the fault inputs to the PWM outputs. The fault inputs are combined with the filtered and latched fault signals to disable the PWM outputs." />
        <Enum name="NOCOMB_1" start="0x1" description="The direct combinational path from the fault inputs to the PWM outputs is disabled and the filtered and latched fault signals are used to disable the PWM outputs." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPDIF" start="0x401DC000" description="SPDIF">
    <Register start="+0" size="4" name="SPDIF_SCR" access="Read/Write" description="SPDIF Configuration Register" reset_value="0x400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="USrc_Sel" description="no description available">
        <Enum name="USrc_Sel_0" start="0" description="No embedded U channel" />
        <Enum name="USrc_Sel_1" start="0x1" description="U channel from SPDIF receive block (CD mode)" />
        <Enum name="USrc_Sel_3" start="0x3" description="U channel from on chip transmitter" />
      </BitField>
      <BitField start="2" size="3" name="TxSel" description="no description available">
        <Enum name="TxSel_0" start="0" description="Off and output 0" />
        <Enum name="TxSel_1" start="0x1" description="Feed-through SPDIFIN" />
        <Enum name="TxSel_5" start="0x5" description="Tx Normal operation" />
      </BitField>
      <BitField start="5" size="1" name="ValCtrl" description="no description available">
        <Enum name="ValCtrl_0" start="0" description="Outgoing Validity always set" />
        <Enum name="ValCtrl_1" start="0x1" description="Outgoing Validity always clear" />
      </BitField>
      <BitField start="8" size="1" name="DMA_TX_En" description="DMA Transmit Request Enable (Tx FIFO empty)" />
      <BitField start="9" size="1" name="DMA_Rx_En" description="DMA Receive Request Enable (RX FIFO full)" />
      <BitField start="10" size="2" name="TxFIFO_Ctrl" description="no description available">
        <Enum name="TxFIFO_Ctrl_0" start="0" description="Send out digital zero on SPDIF Tx" />
        <Enum name="TxFIFO_Ctrl_1" start="0x1" description="Tx Normal operation" />
        <Enum name="TxFIFO_Ctrl_2" start="0x2" description="Reset to 1 sample remaining" />
      </BitField>
      <BitField start="12" size="1" name="soft_reset" description="When write 1 to this bit, it will cause SPDIF software reset" />
      <BitField start="13" size="1" name="LOW_POWER" description="When write 1 to this bit, it will cause SPDIF enter low-power mode" />
      <BitField start="15" size="2" name="TxFIFOEmpty_Sel" description="no description available">
        <Enum name="TxFIFOEmpty_Sel_0" start="0" description="Empty interrupt if 0 sample in Tx left and right FIFOs" />
        <Enum name="TxFIFOEmpty_Sel_1" start="0x1" description="Empty interrupt if at most 4 sample in Tx left and right FIFOs" />
        <Enum name="TxFIFOEmpty_Sel_2" start="0x2" description="Empty interrupt if at most 8 sample in Tx left and right FIFOs" />
        <Enum name="TxFIFOEmpty_Sel_3" start="0x3" description="Empty interrupt if at most 12 sample in Tx left and right FIFOs" />
      </BitField>
      <BitField start="17" size="1" name="TxAutoSync" description="no description available">
        <Enum name="TxAutoSync_0" start="0" description="Tx FIFO auto sync off" />
        <Enum name="TxAutoSync_1" start="0x1" description="Tx FIFO auto sync on" />
      </BitField>
      <BitField start="18" size="1" name="RxAutoSync" description="no description available">
        <Enum name="RxAutoSync_0" start="0" description="Rx FIFO auto sync off" />
        <Enum name="RxAutoSync_1" start="0x1" description="RxFIFO auto sync on" />
      </BitField>
      <BitField start="19" size="2" name="RxFIFOFull_Sel" description="no description available">
        <Enum name="RxFIFOFull_Sel_0" start="0" description="Full interrupt if at least 1 sample in Rx left and right FIFOs" />
        <Enum name="RxFIFOFull_Sel_1" start="0x1" description="Full interrupt if at least 4 sample in Rx left and right FIFOs" />
        <Enum name="RxFIFOFull_Sel_2" start="0x2" description="Full interrupt if at least 8 sample in Rx left and right FIFOs" />
        <Enum name="RxFIFOFull_Sel_3" start="0x3" description="Full interrupt if at least 16 sample in Rx left and right FIFO" />
      </BitField>
      <BitField start="21" size="1" name="RxFIFO_Rst" description="no description available">
        <Enum name="RxFIFO_Rst_0" start="0" description="Normal operation" />
        <Enum name="RxFIFO_Rst_1" start="0x1" description="Reset register to 1 sample remaining" />
      </BitField>
      <BitField start="22" size="1" name="RxFIFO_Off_On" description="no description available">
        <Enum name="RxFIFO_Off_On_0" start="0" description="SPDIF Rx FIFO is on" />
        <Enum name="RxFIFO_Off_On_1" start="0x1" description="SPDIF Rx FIFO is off. Does not accept data from interface" />
      </BitField>
      <BitField start="23" size="1" name="RxFIFO_Ctrl" description="no description available">
        <Enum name="RxFIFO_Ctrl_0" start="0" description="Normal operation" />
        <Enum name="RxFIFO_Ctrl_1" start="0x1" description="Always read zero from Rx data register" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="SPDIF_SRCD" access="Read/Write" description="CDText Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="USyncMode" description="no description available">
        <Enum name="USyncMode_0" start="0" description="Non-CD data" />
        <Enum name="USyncMode_1" start="0x1" description="CD user channel subcode" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPDIF_SRPC" access="Read/Write" description="PhaseConfig Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="3" name="GainSel" description="Gain selection:">
        <Enum name="GainSel_0" start="0" description="24*(2**10)" />
        <Enum name="GainSel_1" start="0x1" description="16*(2**10)" />
        <Enum name="GainSel_2" start="0x2" description="12*(2**10)" />
        <Enum name="GainSel_3" start="0x3" description="8*(2**10)" />
        <Enum name="GainSel_4" start="0x4" description="6*(2**10)" />
        <Enum name="GainSel_5" start="0x5" description="4*(2**10)" />
        <Enum name="GainSel_6" start="0x6" description="3*(2**10)" />
      </BitField>
      <BitField start="6" size="1" name="LOCK" description="LOCK bit to show that the internal DPLL is locked, read only" />
      <BitField start="7" size="4" name="ClkSrc_Sel" description="Clock source selection, all other settings not shown are reserved:">
        <Enum name="ClkSrc_Sel_0" start="0" description="if (DPLL Locked) SPDIF_RxClk else REF_CLK_32K (XTALOSC)" />
        <Enum name="ClkSrc_Sel_1" start="0x1" description="if (DPLL Locked) SPDIF_RxClk else tx_clk (SPDIF0_CLK_ROOT)" />
        <Enum name="ClkSrc_Sel_3" start="0x3" description="if (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLK" />
        <Enum name="ClkSrc_Sel_5" start="0x5" description="REF_CLK_32K (XTALOSC)" />
        <Enum name="ClkSrc_Sel_6" start="0x6" description="tx_clk (SPDIF0_CLK_ROOT)" />
        <Enum name="ClkSrc_Sel_8" start="0x8" description="SPDIF_EXT_CLK" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SPDIF_SIE" access="Read/Write" description="InterruptEn Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RxFIFOFul" description="SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO." />
      <BitField start="1" size="1" name="TxEm" description="SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO." />
      <BitField start="2" size="1" name="LockLoss" description="SPDIF receiver loss of lock" />
      <BitField start="3" size="1" name="RxFIFOResyn" description="Rx FIFO resync" />
      <BitField start="4" size="1" name="RxFIFOUnOv" description="Rx FIFO underrun/overrun" />
      <BitField start="5" size="1" name="UQErr" description="U/Q Channel framing error" />
      <BitField start="6" size="1" name="UQSync" description="U/Q Channel sync found" />
      <BitField start="7" size="1" name="QRxOv" description="Q Channel receive register overrun" />
      <BitField start="8" size="1" name="QRxFul" description="Q Channel receive register full, can't be cleared with reg" />
      <BitField start="9" size="1" name="URxOv" description="U Channel receive register overrun" />
      <BitField start="10" size="1" name="URxFul" description="U Channel receive register full, can't be cleared with reg" />
      <BitField start="14" size="1" name="BitErr" description="SPDIF receiver found parity bit error" />
      <BitField start="15" size="1" name="SymErr" description="SPDIF receiver found illegal symbol" />
      <BitField start="16" size="1" name="ValNoGood" description="SPDIF validity flag no good" />
      <BitField start="17" size="1" name="CNew" description="SPDIF receive change in value of control channel" />
      <BitField start="18" size="1" name="TxResyn" description="SPDIF Tx FIFO resync" />
      <BitField start="19" size="1" name="TxUnOv" description="SPDIF Tx FIFO under/overrun" />
      <BitField start="20" size="1" name="Lock" description="SPDIF receiver's DPLL is locked" />
    </Register>
    <Register start="+0x10" size="4" name="SPDIF_SIC" access="Read/Write" description="InterruptClear Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="LockLoss" description="SPDIF receiver loss of lock" />
      <BitField start="3" size="1" name="RxFIFOResyn" description="Rx FIFO resync" />
      <BitField start="4" size="1" name="RxFIFOUnOv" description="Rx FIFO underrun/overrun" />
      <BitField start="5" size="1" name="UQErr" description="U/Q Channel framing error" />
      <BitField start="6" size="1" name="UQSync" description="U/Q Channel sync found" />
      <BitField start="7" size="1" name="QRxOv" description="Q Channel receive register overrun" />
      <BitField start="9" size="1" name="URxOv" description="U Channel receive register overrun" />
      <BitField start="14" size="1" name="BitErr" description="SPDIF receiver found parity bit error" />
      <BitField start="15" size="1" name="SymErr" description="SPDIF receiver found illegal symbol" />
      <BitField start="16" size="1" name="ValNoGood" description="SPDIF validity flag no good" />
      <BitField start="17" size="1" name="CNew" description="SPDIF receive change in value of control channel" />
      <BitField start="18" size="1" name="TxResyn" description="SPDIF Tx FIFO resync" />
      <BitField start="19" size="1" name="TxUnOv" description="SPDIF Tx FIFO under/overrun" />
      <BitField start="20" size="1" name="Lock" description="SPDIF receiver's DPLL is locked" />
    </Register>
    <Register start="+0x10" size="4" name="SPDIF_SIS" access="ReadOnly" description="InterruptStat Register" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RxFIFOFul" description="SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO." />
      <BitField start="1" size="1" name="TxEm" description="SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO." />
      <BitField start="2" size="1" name="LockLoss" description="SPDIF receiver loss of lock" />
      <BitField start="3" size="1" name="RxFIFOResyn" description="Rx FIFO resync" />
      <BitField start="4" size="1" name="RxFIFOUnOv" description="Rx FIFO underrun/overrun" />
      <BitField start="5" size="1" name="UQErr" description="U/Q Channel framing error" />
      <BitField start="6" size="1" name="UQSync" description="U/Q Channel sync found" />
      <BitField start="7" size="1" name="QRxOv" description="Q Channel receive register overrun" />
      <BitField start="8" size="1" name="QRxFul" description="Q Channel receive register full, can't be cleared with reg" />
      <BitField start="9" size="1" name="URxOv" description="U Channel receive register overrun" />
      <BitField start="10" size="1" name="URxFul" description="U Channel receive register full, can't be cleared with reg" />
      <BitField start="14" size="1" name="BitErr" description="SPDIF receiver found parity bit error" />
      <BitField start="15" size="1" name="SymErr" description="SPDIF receiver found illegal symbol" />
      <BitField start="16" size="1" name="ValNoGood" description="SPDIF validity flag no good" />
      <BitField start="17" size="1" name="CNew" description="SPDIF receive change in value of control channel" />
      <BitField start="18" size="1" name="TxResyn" description="SPDIF Tx FIFO resync" />
      <BitField start="19" size="1" name="TxUnOv" description="SPDIF Tx FIFO under/overrun" />
      <BitField start="20" size="1" name="Lock" description="SPDIF receiver's DPLL is locked" />
    </Register>
    <Register start="+0x14" size="4" name="SPDIF_SRL" access="ReadOnly" description="SPDIFRxLeft Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RxDataLeft" description="Processor receive SPDIF data left" />
    </Register>
    <Register start="+0x18" size="4" name="SPDIF_SRR" access="ReadOnly" description="SPDIFRxRight Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RxDataRight" description="Processor receive SPDIF data right" />
    </Register>
    <Register start="+0x1C" size="4" name="SPDIF_SRCSH" access="ReadOnly" description="SPDIFRxCChannel_h Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RxCChannel_h" description="SPDIF receive C channel register, contains first 24 bits of C channel without interpretation" />
    </Register>
    <Register start="+0x20" size="4" name="SPDIF_SRCSL" access="ReadOnly" description="SPDIFRxCChannel_l Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RxCChannel_l" description="SPDIF receive C channel register, contains next 24 bits of C channel without interpretation" />
    </Register>
    <Register start="+0x24" size="4" name="SPDIF_SRU" access="ReadOnly" description="UchannelRx Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RxUChannel" description="SPDIF receive U channel register, contains next 3 U channel bytes" />
    </Register>
    <Register start="+0x28" size="4" name="SPDIF_SRQ" access="ReadOnly" description="QchannelRx Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="RxQChannel" description="SPDIF receive Q channel register, contains next 3 Q channel bytes" />
    </Register>
    <Register start="+0x2C" size="4" name="SPDIF_STL" access="Read/Write" description="SPDIFTxLeft Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TxDataLeft" description="SPDIF transmit left channel data. It is write-only, and always returns zeros when read" />
    </Register>
    <Register start="+0x30" size="4" name="SPDIF_STR" access="Read/Write" description="SPDIFTxRight Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TxDataRight" description="SPDIF transmit right channel data. It is write-only, and always returns zeros when read" />
    </Register>
    <Register start="+0x34" size="4" name="SPDIF_STCSCH" access="Read/Write" description="SPDIFTxCChannelCons_h Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TxCChannelCons_h" description="SPDIF transmit Cons" />
    </Register>
    <Register start="+0x38" size="4" name="SPDIF_STCSCL" access="Read/Write" description="SPDIFTxCChannelCons_l Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="TxCChannelCons_l" description="SPDIF transmit Cons" />
    </Register>
    <Register start="+0x44" size="4" name="SPDIF_SRFM" access="ReadOnly" description="FreqMeas Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="FreqMeas" description="Frequency measurement data" />
    </Register>
    <Register start="+0x50" size="4" name="SPDIF_STC" access="Read/Write" description="SPDIFTxClk Register" reset_value="0x20F00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TxClk_DF" description="Divider factor (1-128)">
        <Enum name="TxClk_DF_0" start="0" description="divider factor is 1" />
        <Enum name="TxClk_DF_1" start="0x1" description="divider factor is 2" />
        <Enum name="TxClk_DF_127" start="0x7F" description="divider factor is 128" />
      </BitField>
      <BitField start="7" size="1" name="tx_all_clk_en" description="Spdif transfer clock enable. When data is going to be transfered, this bit should be set to1.">
        <Enum name="tx_all_clk_en_0" start="0" description="disable transfer clock." />
        <Enum name="tx_all_clk_en_1" start="0x1" description="enable transfer clock." />
      </BitField>
      <BitField start="8" size="3" name="TxClk_Source" description="no description available">
        <Enum name="TxClk_Source_0" start="0" description="XTALOSC input (XTALOSC clock)" />
        <Enum name="TxClk_Source_1" start="0x1" description="tx_clk input (from SPDIF0_CLK_ROOT. See CCM.)" />
        <Enum name="TxClk_Source_2" start="0x2" description="tx_clk1 (from SAI1)" />
        <Enum name="TxClk_Source_3" start="0x3" description="tx_clk2 SPDIF_EXT_CLK, from pads" />
        <Enum name="TxClk_Source_4" start="0x4" description="tx_clk3 (from SAI2)" />
        <Enum name="TxClk_Source_5" start="0x5" description="ipg_clk input (frequency divided)" />
        <Enum name="TxClk_Source_6" start="0x6" description="tx_clk4 (from SAI3)" />
      </BitField>
      <BitField start="11" size="9" name="SYSCLK_DF" description="system clock divider factor, 2~512.">
        <Enum name="SYSCLK_DF_0" start="0" description="no clock signal" />
        <Enum name="SYSCLK_DF_1" start="0x1" description="divider factor is 2" />
        <Enum name="SYSCLK_DF_511" start="0x1FF" description="divider factor is 512" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI1" start="0x401E0000" description="I2S">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x3000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x50502" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DATALINE" description="Number of Datalines" />
      <BitField start="8" size="4" name="FIFO" description="FIFO Size" />
      <BitField start="16" size="4" name="FRAME" description="Frame Size" />
    </Register>
    <Register start="+0x8" size="4" name="TCSR" access="Read/Write" description="SAI Transmit Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="FRDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FRDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="FWDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FWDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="FRIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FRIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="FWIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FWIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FEIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="SEIE_0" start="0" description="Disables interrupt." />
        <Enum name="SEIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="WSIE_0" start="0" description="Disables interrupt." />
        <Enum name="WSIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="FRF_0" start="0" description="Transmit FIFO watermark has not been reached." />
        <Enum name="FRF_1" start="0x1" description="Transmit FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="FWF_0" start="0" description="No enabled transmit FIFO is empty." />
        <Enum name="FWF_1" start="0x1" description="Enabled transmit FIFO is empty." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="Transmit underrun not detected." />
        <Enum name="FEF_1" start="0x1" description="Transmit underrun detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="SEF_0" start="0" description="Sync error not detected." />
        <Enum name="SEF_1" start="0x1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="WSF_0" start="0" description="Start of word not detected." />
        <Enum name="WSF_1" start="0x1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="SR_0" start="0" description="No effect." />
        <Enum name="SR_1" start="0x1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="FR_0" start="0" description="No effect." />
        <Enum name="FR_1" start="0x1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="BCE_0" start="0" description="Transmit bit clock is disabled." />
        <Enum name="BCE_1" start="0x1" description="Transmit bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="DBGE_0" start="0" description="Transmitter is disabled in Debug mode, after completing the current frame." />
        <Enum name="DBGE_1" start="0x1" description="Transmitter is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="STOPE_0" start="0" description="Transmitter disabled in Stop mode." />
        <Enum name="STOPE_1" start="0x1" description="Transmitter enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter is disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="TCR1" access="Read/Write" description="SAI Transmit Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TFW" description="Transmit FIFO Watermark" />
    </Register>
    <Register start="+0x10" size="4" name="TCR2" access="Read/Write" description="SAI Transmit Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="BCD_0" start="0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="BCD_1" start="0x1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="BCP_0" start="0" description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="BCP_1" start="0x1" description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="MSEL_0" start="0" description="Bus Clock selected." />
        <Enum name="MSEL_1" start="0x1" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="MSEL_2" start="0x2" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="MSEL_3" start="0x3" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="BCI_0" start="0" description="No effect." />
        <Enum name="BCI_1" start="0x1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="BCS_0" start="0" description="Use the normal bit clock source." />
        <Enum name="BCS_1" start="0x1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="SYNC_0" start="0" description="Asynchronous mode." />
        <Enum name="SYNC_1" start="0x1" description="Synchronous with receiver." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TCR3" access="Read/Write" description="SAI Transmit Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="2" name="TCE" description="Transmit Channel Enable" />
      <BitField start="24" size="2" name="CFR" description="Channel FIFO Reset" />
    </Register>
    <Register start="+0x18" size="4" name="TCR4" access="Read/Write" description="SAI Transmit Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="FSD_0" start="0" description="Frame sync is generated externally in Slave mode." />
        <Enum name="FSD_1" start="0x1" description="Frame sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="FSP_0" start="0" description="Frame sync is active high." />
        <Enum name="FSP_1" start="0x1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="ONDEM_0" start="0" description="Internal frame sync is generated continuously." />
        <Enum name="ONDEM_1" start="0x1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="FSE_0" start="0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="FSE_1" start="0x1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="MF_0" start="0" description="LSB is transmitted first." />
        <Enum name="MF_1" start="0x1" description="MSB is transmitted first." />
      </BitField>
      <BitField start="5" size="1" name="CHMOD" description="Channel Mode">
        <Enum name="CHMOD_0" start="0" description="TDM mode, transmit data pins are tri-stated when slots are masked or channels are disabled." />
        <Enum name="CHMOD_1" start="0x1" description="Output mode, transmit data pins are never tri-stated and will output zero when slots are masked or channels are disabled." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="FPACK_0" start="0" description="FIFO packing is disabled" />
        <Enum name="FPACK_2" start="0x2" description="8-bit FIFO packing is enabled" />
        <Enum name="FPACK_3" start="0x3" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="26" size="2" name="FCOMB" description="FIFO Combine Mode">
        <Enum name="FCOMB_0" start="0" description="FIFO combine mode disabled." />
        <Enum name="FCOMB_1" start="0x1" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers)." />
        <Enum name="FCOMB_2" start="0x2" description="FIFO combine mode enabled on FIFO writes (by software)." />
        <Enum name="FCOMB_3" start="0x3" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers) and writes (by software)." />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="FCONT_0" start="0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="FCONT_1" start="0x1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="TCR5" access="Read/Write" description="SAI Transmit Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0x20+0" size="4" name="TDR[0]" access="Read/Write" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x20+4" size="4" name="TDR[1]" access="Read/Write" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x40+0" size="4" name="TFR[0]" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="6" name="WFP" description="Write FIFO Pointer" />
      <BitField start="31" size="1" name="WCP" description="Write Channel Pointer">
        <Enum name="WCP_0" start="0" description="No effect." />
        <Enum name="WCP_1" start="0x1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." />
      </BitField>
    </Register>
    <Register start="+0x40+4" size="4" name="TFR[1]" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="6" name="WFP" description="Write FIFO Pointer" />
      <BitField start="31" size="1" name="WCP" description="Write Channel Pointer">
        <Enum name="WCP_0" start="0" description="No effect." />
        <Enum name="WCP_1" start="0x1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="TMR" access="Read/Write" description="SAI Transmit Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TWM" description="Transmit Word Mask">
        <Enum name="TWM_0" start="0" description="Word N is enabled." />
        <Enum name="TWM_1" start="0x1" description="Word N is masked. The transmit data pins are tri-stated or drive zero when masked." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="RCSR" access="Read/Write" description="SAI Receive Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="FRDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FRDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="FWDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FWDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="FRIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FRIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="FWIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FWIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FEIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="SEIE_0" start="0" description="Disables interrupt." />
        <Enum name="SEIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="WSIE_0" start="0" description="Disables interrupt." />
        <Enum name="WSIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="FRF_0" start="0" description="Receive FIFO watermark not reached." />
        <Enum name="FRF_1" start="0x1" description="Receive FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="FWF_0" start="0" description="No enabled receive FIFO is full." />
        <Enum name="FWF_1" start="0x1" description="Enabled receive FIFO is full." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="Receive overflow not detected." />
        <Enum name="FEF_1" start="0x1" description="Receive overflow detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="SEF_0" start="0" description="Sync error not detected." />
        <Enum name="SEF_1" start="0x1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="WSF_0" start="0" description="Start of word not detected." />
        <Enum name="WSF_1" start="0x1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="SR_0" start="0" description="No effect." />
        <Enum name="SR_1" start="0x1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="FR_0" start="0" description="No effect." />
        <Enum name="FR_1" start="0x1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="BCE_0" start="0" description="Receive bit clock is disabled." />
        <Enum name="BCE_1" start="0x1" description="Receive bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="DBGE_0" start="0" description="Receiver is disabled in Debug mode, after completing the current frame." />
        <Enum name="DBGE_1" start="0x1" description="Receiver is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="STOPE_0" start="0" description="Receiver disabled in Stop mode." />
        <Enum name="STOPE_1" start="0x1" description="Receiver enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver is disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="RCR1" access="Read/Write" description="SAI Receive Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="RFW" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x90" size="4" name="RCR2" access="Read/Write" description="SAI Receive Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="BCD_0" start="0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="BCD_1" start="0x1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="BCP_0" start="0" description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="BCP_1" start="0x1" description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="MSEL_0" start="0" description="Bus Clock selected." />
        <Enum name="MSEL_1" start="0x1" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="MSEL_2" start="0x2" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="MSEL_3" start="0x3" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="BCI_0" start="0" description="No effect." />
        <Enum name="BCI_1" start="0x1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="BCS_0" start="0" description="Use the normal bit clock source." />
        <Enum name="BCS_1" start="0x1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="SYNC_0" start="0" description="Asynchronous mode." />
        <Enum name="SYNC_1" start="0x1" description="Synchronous with transmitter." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="RCR3" access="Read/Write" description="SAI Receive Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="2" name="RCE" description="Receive Channel Enable" />
      <BitField start="24" size="2" name="CFR" description="Channel FIFO Reset" />
    </Register>
    <Register start="+0x98" size="4" name="RCR4" access="Read/Write" description="SAI Receive Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="FSD_0" start="0" description="Frame Sync is generated externally in Slave mode." />
        <Enum name="FSD_1" start="0x1" description="Frame Sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="FSP_0" start="0" description="Frame sync is active high." />
        <Enum name="FSP_1" start="0x1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="ONDEM_0" start="0" description="Internal frame sync is generated continuously." />
        <Enum name="ONDEM_1" start="0x1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="FSE_0" start="0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="FSE_1" start="0x1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="MF_0" start="0" description="LSB is received first." />
        <Enum name="MF_1" start="0x1" description="MSB is received first." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame Size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="FPACK_0" start="0" description="FIFO packing is disabled" />
        <Enum name="FPACK_2" start="0x2" description="8-bit FIFO packing is enabled" />
        <Enum name="FPACK_3" start="0x3" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="26" size="2" name="FCOMB" description="FIFO Combine Mode">
        <Enum name="FCOMB_0" start="0" description="FIFO combine mode disabled." />
        <Enum name="FCOMB_1" start="0x1" description="FIFO combine mode enabled on FIFO writes (from receive shift registers)." />
        <Enum name="FCOMB_2" start="0x2" description="FIFO combine mode enabled on FIFO reads (by software)." />
        <Enum name="FCOMB_3" start="0x3" description="FIFO combine mode enabled on FIFO writes (from receive shift registers) and reads (by software)." />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="FCONT_0" start="0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="FCONT_1" start="0x1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x9C" size="4" name="RCR5" access="Read/Write" description="SAI Receive Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0xA0+0" size="4" name="RDR[0]" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xA0+4" size="4" name="RDR[1]" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xC0+0" size="4" name="RFR[0]" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RFP" description="Read FIFO Pointer" />
      <BitField start="15" size="1" name="RCP" description="Receive Channel Pointer">
        <Enum name="RCP_0" start="0" description="No effect." />
        <Enum name="RCP_1" start="0x1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." />
      </BitField>
      <BitField start="16" size="6" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xC0+4" size="4" name="RFR[1]" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RFP" description="Read FIFO Pointer" />
      <BitField start="15" size="1" name="RCP" description="Receive Channel Pointer">
        <Enum name="RCP_0" start="0" description="No effect." />
        <Enum name="RCP_1" start="0x1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." />
      </BitField>
      <BitField start="16" size="6" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xE0" size="4" name="RMR" access="Read/Write" description="SAI Receive Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RWM" description="Receive Word Mask">
        <Enum name="RWM_0" start="0" description="Word N is enabled." />
        <Enum name="RWM_1" start="0x1" description="Word N is masked." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI3" start="0x401E8000" description="I2S">
    <Register start="+0" size="4" name="VERID" access="ReadOnly" description="Version ID Register" reset_value="0x3000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FEATURE" description="Feature Specification Number">
        <Enum name="FEATURE_0" start="0" description="Standard feature set." />
      </BitField>
      <BitField start="16" size="8" name="MINOR" description="Minor Version Number" />
      <BitField start="24" size="8" name="MAJOR" description="Major Version Number" />
    </Register>
    <Register start="+0x4" size="4" name="PARAM" access="ReadOnly" description="Parameter Register" reset_value="0x50502" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DATALINE" description="Number of Datalines" />
      <BitField start="8" size="4" name="FIFO" description="FIFO Size" />
      <BitField start="16" size="4" name="FRAME" description="Frame Size" />
    </Register>
    <Register start="+0x8" size="4" name="TCSR" access="Read/Write" description="SAI Transmit Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="FRDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FRDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="FWDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FWDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="FRIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FRIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="FWIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FWIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FEIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="SEIE_0" start="0" description="Disables interrupt." />
        <Enum name="SEIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="WSIE_0" start="0" description="Disables interrupt." />
        <Enum name="WSIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="FRF_0" start="0" description="Transmit FIFO watermark has not been reached." />
        <Enum name="FRF_1" start="0x1" description="Transmit FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="FWF_0" start="0" description="No enabled transmit FIFO is empty." />
        <Enum name="FWF_1" start="0x1" description="Enabled transmit FIFO is empty." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="Transmit underrun not detected." />
        <Enum name="FEF_1" start="0x1" description="Transmit underrun detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="SEF_0" start="0" description="Sync error not detected." />
        <Enum name="SEF_1" start="0x1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="WSF_0" start="0" description="Start of word not detected." />
        <Enum name="WSF_1" start="0x1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="SR_0" start="0" description="No effect." />
        <Enum name="SR_1" start="0x1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="FR_0" start="0" description="No effect." />
        <Enum name="FR_1" start="0x1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="BCE_0" start="0" description="Transmit bit clock is disabled." />
        <Enum name="BCE_1" start="0x1" description="Transmit bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="DBGE_0" start="0" description="Transmitter is disabled in Debug mode, after completing the current frame." />
        <Enum name="DBGE_1" start="0x1" description="Transmitter is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="STOPE_0" start="0" description="Transmitter disabled in Stop mode." />
        <Enum name="STOPE_1" start="0x1" description="Transmitter enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="TE" description="Transmitter Enable">
        <Enum name="TE_0" start="0" description="Transmitter is disabled." />
        <Enum name="TE_1" start="0x1" description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="TCR1" access="Read/Write" description="SAI Transmit Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TFW" description="Transmit FIFO Watermark" />
    </Register>
    <Register start="+0x10" size="4" name="TCR2" access="Read/Write" description="SAI Transmit Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="BCD_0" start="0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="BCD_1" start="0x1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="BCP_0" start="0" description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="BCP_1" start="0x1" description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="MSEL_0" start="0" description="Bus Clock selected." />
        <Enum name="MSEL_1" start="0x1" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="MSEL_2" start="0x2" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="MSEL_3" start="0x3" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="BCI_0" start="0" description="No effect." />
        <Enum name="BCI_1" start="0x1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="BCS_0" start="0" description="Use the normal bit clock source." />
        <Enum name="BCS_1" start="0x1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="SYNC_0" start="0" description="Asynchronous mode." />
        <Enum name="SYNC_1" start="0x1" description="Synchronous with receiver." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="TCR3" access="Read/Write" description="SAI Transmit Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="2" name="TCE" description="Transmit Channel Enable" />
      <BitField start="24" size="2" name="CFR" description="Channel FIFO Reset" />
    </Register>
    <Register start="+0x18" size="4" name="TCR4" access="Read/Write" description="SAI Transmit Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="FSD_0" start="0" description="Frame sync is generated externally in Slave mode." />
        <Enum name="FSD_1" start="0x1" description="Frame sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="FSP_0" start="0" description="Frame sync is active high." />
        <Enum name="FSP_1" start="0x1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="ONDEM_0" start="0" description="Internal frame sync is generated continuously." />
        <Enum name="ONDEM_1" start="0x1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="FSE_0" start="0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="FSE_1" start="0x1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="MF_0" start="0" description="LSB is transmitted first." />
        <Enum name="MF_1" start="0x1" description="MSB is transmitted first." />
      </BitField>
      <BitField start="5" size="1" name="CHMOD" description="Channel Mode">
        <Enum name="CHMOD_0" start="0" description="TDM mode, transmit data pins are tri-stated when slots are masked or channels are disabled." />
        <Enum name="CHMOD_1" start="0x1" description="Output mode, transmit data pins are never tri-stated and will output zero when slots are masked or channels are disabled." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="FPACK_0" start="0" description="FIFO packing is disabled" />
        <Enum name="FPACK_2" start="0x2" description="8-bit FIFO packing is enabled" />
        <Enum name="FPACK_3" start="0x3" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="26" size="2" name="FCOMB" description="FIFO Combine Mode">
        <Enum name="FCOMB_0" start="0" description="FIFO combine mode disabled." />
        <Enum name="FCOMB_1" start="0x1" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers)." />
        <Enum name="FCOMB_2" start="0x2" description="FIFO combine mode enabled on FIFO writes (by software)." />
        <Enum name="FCOMB_3" start="0x3" description="FIFO combine mode enabled on FIFO reads (from transmit shift registers) and writes (by software)." />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="FCONT_0" start="0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="FCONT_1" start="0x1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="TCR5" access="Read/Write" description="SAI Transmit Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0x20+0" size="4" name="TDR[0]" access="Read/Write" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x20+4" size="4" name="TDR[1]" access="Read/Write" description="SAI Transmit Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR" description="Transmit Data Register" />
    </Register>
    <Register start="+0x40+0" size="4" name="TFR[0]" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="6" name="WFP" description="Write FIFO Pointer" />
      <BitField start="31" size="1" name="WCP" description="Write Channel Pointer">
        <Enum name="WCP_0" start="0" description="No effect." />
        <Enum name="WCP_1" start="0x1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." />
      </BitField>
    </Register>
    <Register start="+0x40+4" size="4" name="TFR[1]" access="ReadOnly" description="SAI Transmit FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RFP" description="Read FIFO Pointer" />
      <BitField start="16" size="6" name="WFP" description="Write FIFO Pointer" />
      <BitField start="31" size="1" name="WCP" description="Write Channel Pointer">
        <Enum name="WCP_0" start="0" description="No effect." />
        <Enum name="WCP_1" start="0x1" description="FIFO combine is enabled for FIFO writes and this FIFO will be written on the next FIFO write." />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="TMR" access="Read/Write" description="SAI Transmit Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TWM" description="Transmit Word Mask">
        <Enum name="TWM_0" start="0" description="Word N is enabled." />
        <Enum name="TWM_1" start="0x1" description="Word N is masked. The transmit data pins are tri-stated or drive zero when masked." />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="RCSR" access="Read/Write" description="SAI Receive Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE" description="FIFO Request DMA Enable">
        <Enum name="FRDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FRDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="1" size="1" name="FWDE" description="FIFO Warning DMA Enable">
        <Enum name="FWDE_0" start="0" description="Disables the DMA request." />
        <Enum name="FWDE_1" start="0x1" description="Enables the DMA request." />
      </BitField>
      <BitField start="8" size="1" name="FRIE" description="FIFO Request Interrupt Enable">
        <Enum name="FRIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FRIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="9" size="1" name="FWIE" description="FIFO Warning Interrupt Enable">
        <Enum name="FWIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FWIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="10" size="1" name="FEIE" description="FIFO Error Interrupt Enable">
        <Enum name="FEIE_0" start="0" description="Disables the interrupt." />
        <Enum name="FEIE_1" start="0x1" description="Enables the interrupt." />
      </BitField>
      <BitField start="11" size="1" name="SEIE" description="Sync Error Interrupt Enable">
        <Enum name="SEIE_0" start="0" description="Disables interrupt." />
        <Enum name="SEIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="12" size="1" name="WSIE" description="Word Start Interrupt Enable">
        <Enum name="WSIE_0" start="0" description="Disables interrupt." />
        <Enum name="WSIE_1" start="0x1" description="Enables interrupt." />
      </BitField>
      <BitField start="16" size="1" name="FRF" description="FIFO Request Flag">
        <Enum name="FRF_0" start="0" description="Receive FIFO watermark not reached." />
        <Enum name="FRF_1" start="0x1" description="Receive FIFO watermark has been reached." />
      </BitField>
      <BitField start="17" size="1" name="FWF" description="FIFO Warning Flag">
        <Enum name="FWF_0" start="0" description="No enabled receive FIFO is full." />
        <Enum name="FWF_1" start="0x1" description="Enabled receive FIFO is full." />
      </BitField>
      <BitField start="18" size="1" name="FEF" description="FIFO Error Flag">
        <Enum name="FEF_0" start="0" description="Receive overflow not detected." />
        <Enum name="FEF_1" start="0x1" description="Receive overflow detected." />
      </BitField>
      <BitField start="19" size="1" name="SEF" description="Sync Error Flag">
        <Enum name="SEF_0" start="0" description="Sync error not detected." />
        <Enum name="SEF_1" start="0x1" description="Frame sync error detected." />
      </BitField>
      <BitField start="20" size="1" name="WSF" description="Word Start Flag">
        <Enum name="WSF_0" start="0" description="Start of word not detected." />
        <Enum name="WSF_1" start="0x1" description="Start of word detected." />
      </BitField>
      <BitField start="24" size="1" name="SR" description="Software Reset">
        <Enum name="SR_0" start="0" description="No effect." />
        <Enum name="SR_1" start="0x1" description="Software reset." />
      </BitField>
      <BitField start="25" size="1" name="FR" description="FIFO Reset">
        <Enum name="FR_0" start="0" description="No effect." />
        <Enum name="FR_1" start="0x1" description="FIFO reset." />
      </BitField>
      <BitField start="28" size="1" name="BCE" description="Bit Clock Enable">
        <Enum name="BCE_0" start="0" description="Receive bit clock is disabled." />
        <Enum name="BCE_1" start="0x1" description="Receive bit clock is enabled." />
      </BitField>
      <BitField start="29" size="1" name="DBGE" description="Debug Enable">
        <Enum name="DBGE_0" start="0" description="Receiver is disabled in Debug mode, after completing the current frame." />
        <Enum name="DBGE_1" start="0x1" description="Receiver is enabled in Debug mode." />
      </BitField>
      <BitField start="30" size="1" name="STOPE" description="Stop Enable">
        <Enum name="STOPE_0" start="0" description="Receiver disabled in Stop mode." />
        <Enum name="STOPE_1" start="0x1" description="Receiver enabled in Stop mode." />
      </BitField>
      <BitField start="31" size="1" name="RE" description="Receiver Enable">
        <Enum name="RE_0" start="0" description="Receiver is disabled." />
        <Enum name="RE_1" start="0x1" description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame." />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="RCR1" access="Read/Write" description="SAI Receive Configuration 1 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="RFW" description="Receive FIFO Watermark" />
    </Register>
    <Register start="+0x90" size="4" name="RCR2" access="Read/Write" description="SAI Receive Configuration 2 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV" description="Bit Clock Divide" />
      <BitField start="24" size="1" name="BCD" description="Bit Clock Direction">
        <Enum name="BCD_0" start="0" description="Bit clock is generated externally in Slave mode." />
        <Enum name="BCD_1" start="0x1" description="Bit clock is generated internally in Master mode." />
      </BitField>
      <BitField start="25" size="1" name="BCP" description="Bit Clock Polarity">
        <Enum name="BCP_0" start="0" description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge." />
        <Enum name="BCP_1" start="0x1" description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge." />
      </BitField>
      <BitField start="26" size="2" name="MSEL" description="MCLK Select">
        <Enum name="MSEL_0" start="0" description="Bus Clock selected." />
        <Enum name="MSEL_1" start="0x1" description="Master Clock (MCLK) 1 option selected." />
        <Enum name="MSEL_2" start="0x2" description="Master Clock (MCLK) 2 option selected." />
        <Enum name="MSEL_3" start="0x3" description="Master Clock (MCLK) 3 option selected." />
      </BitField>
      <BitField start="28" size="1" name="BCI" description="Bit Clock Input">
        <Enum name="BCI_0" start="0" description="No effect." />
        <Enum name="BCI_1" start="0x1" description="Internal logic is clocked as if bit clock was externally generated." />
      </BitField>
      <BitField start="29" size="1" name="BCS" description="Bit Clock Swap">
        <Enum name="BCS_0" start="0" description="Use the normal bit clock source." />
        <Enum name="BCS_1" start="0x1" description="Swap the bit clock source." />
      </BitField>
      <BitField start="30" size="2" name="SYNC" description="Synchronous Mode">
        <Enum name="SYNC_0" start="0" description="Asynchronous mode." />
        <Enum name="SYNC_1" start="0x1" description="Synchronous with transmitter." />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="RCR3" access="Read/Write" description="SAI Receive Configuration 3 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL" description="Word Flag Configuration" />
      <BitField start="16" size="2" name="RCE" description="Receive Channel Enable" />
      <BitField start="24" size="2" name="CFR" description="Channel FIFO Reset" />
    </Register>
    <Register start="+0x98" size="4" name="RCR4" access="Read/Write" description="SAI Receive Configuration 4 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD" description="Frame Sync Direction">
        <Enum name="FSD_0" start="0" description="Frame Sync is generated externally in Slave mode." />
        <Enum name="FSD_1" start="0x1" description="Frame Sync is generated internally in Master mode." />
      </BitField>
      <BitField start="1" size="1" name="FSP" description="Frame Sync Polarity">
        <Enum name="FSP_0" start="0" description="Frame sync is active high." />
        <Enum name="FSP_1" start="0x1" description="Frame sync is active low." />
      </BitField>
      <BitField start="2" size="1" name="ONDEM" description="On Demand Mode">
        <Enum name="ONDEM_0" start="0" description="Internal frame sync is generated continuously." />
        <Enum name="ONDEM_1" start="0x1" description="Internal frame sync is generated when the FIFO warning flag is clear." />
      </BitField>
      <BitField start="3" size="1" name="FSE" description="Frame Sync Early">
        <Enum name="FSE_0" start="0" description="Frame sync asserts with the first bit of the frame." />
        <Enum name="FSE_1" start="0x1" description="Frame sync asserts one bit before the first bit of the frame." />
      </BitField>
      <BitField start="4" size="1" name="MF" description="MSB First">
        <Enum name="MF_0" start="0" description="LSB is received first." />
        <Enum name="MF_1" start="0x1" description="MSB is received first." />
      </BitField>
      <BitField start="8" size="5" name="SYWD" description="Sync Width" />
      <BitField start="16" size="5" name="FRSZ" description="Frame Size" />
      <BitField start="24" size="2" name="FPACK" description="FIFO Packing Mode">
        <Enum name="FPACK_0" start="0" description="FIFO packing is disabled" />
        <Enum name="FPACK_2" start="0x2" description="8-bit FIFO packing is enabled" />
        <Enum name="FPACK_3" start="0x3" description="16-bit FIFO packing is enabled" />
      </BitField>
      <BitField start="26" size="2" name="FCOMB" description="FIFO Combine Mode">
        <Enum name="FCOMB_0" start="0" description="FIFO combine mode disabled." />
        <Enum name="FCOMB_1" start="0x1" description="FIFO combine mode enabled on FIFO writes (from receive shift registers)." />
        <Enum name="FCOMB_2" start="0x2" description="FIFO combine mode enabled on FIFO reads (by software)." />
        <Enum name="FCOMB_3" start="0x3" description="FIFO combine mode enabled on FIFO writes (from receive shift registers) and reads (by software)." />
      </BitField>
      <BitField start="28" size="1" name="FCONT" description="FIFO Continue on Error">
        <Enum name="FCONT_0" start="0" description="On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared." />
        <Enum name="FCONT_1" start="0x1" description="On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared." />
      </BitField>
    </Register>
    <Register start="+0x9C" size="4" name="RCR5" access="Read/Write" description="SAI Receive Configuration 5 Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT" description="First Bit Shifted" />
      <BitField start="16" size="5" name="W0W" description="Word 0 Width" />
      <BitField start="24" size="5" name="WNW" description="Word N Width" />
    </Register>
    <Register start="+0xA0+0" size="4" name="RDR[0]" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xA0+4" size="4" name="RDR[1]" access="ReadOnly" description="SAI Receive Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR" description="Receive Data Register" />
    </Register>
    <Register start="+0xC0+0" size="4" name="RFR[0]" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RFP" description="Read FIFO Pointer" />
      <BitField start="15" size="1" name="RCP" description="Receive Channel Pointer">
        <Enum name="RCP_0" start="0" description="No effect." />
        <Enum name="RCP_1" start="0x1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." />
      </BitField>
      <BitField start="16" size="6" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xC0+4" size="4" name="RFR[1]" access="ReadOnly" description="SAI Receive FIFO Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RFP" description="Read FIFO Pointer" />
      <BitField start="15" size="1" name="RCP" description="Receive Channel Pointer">
        <Enum name="RCP_0" start="0" description="No effect." />
        <Enum name="RCP_1" start="0x1" description="FIFO combine is enabled for FIFO reads and this FIFO will be read on the next FIFO read." />
      </BitField>
      <BitField start="16" size="6" name="WFP" description="Write FIFO Pointer" />
    </Register>
    <Register start="+0xE0" size="4" name="RMR" access="Read/Write" description="SAI Receive Mask Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RWM" description="Receive Word Mask">
        <Enum name="RWM_0" start="0" description="Word N is enabled." />
        <Enum name="RWM_1" start="0x1" description="Word N is masked." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPT1" start="0x401EC000" description="GPT">
    <Register start="+0" size="4" name="GPT1_CR" access="Read/Write" description="GPT Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="GPT Enable">
        <Enum name="EN_0" start="0" description="GPT is disabled." />
        <Enum name="EN_1" start="0x1" description="GPT is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ENMOD" description="GPT Enable mode">
        <Enum name="ENMOD_0" start="0" description="GPT counter will retain its value when it is disabled." />
        <Enum name="ENMOD_1" start="0x1" description="GPT counter value is reset to 0 when it is disabled." />
      </BitField>
      <BitField start="2" size="1" name="DBGEN" description="GPT debug mode enable">
        <Enum name="DBGEN_0" start="0" description="GPT is disabled in debug mode." />
        <Enum name="DBGEN_1" start="0x1" description="GPT is enabled in debug mode." />
      </BitField>
      <BitField start="3" size="1" name="WAITEN" description="GPT Wait Mode enable">
        <Enum name="WAITEN_0" start="0" description="GPT is disabled in wait mode." />
        <Enum name="WAITEN_1" start="0x1" description="GPT is enabled in wait mode." />
      </BitField>
      <BitField start="4" size="1" name="DOZEEN" description="GPT Doze Mode Enable">
        <Enum name="DOZEEN_0" start="0" description="GPT is disabled in doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="GPT is enabled in doze mode." />
      </BitField>
      <BitField start="5" size="1" name="STOPEN" description="GPT Stop Mode enable">
        <Enum name="STOPEN_0" start="0" description="GPT is disabled in Stop mode." />
        <Enum name="STOPEN_1" start="0x1" description="GPT is enabled in Stop mode." />
      </BitField>
      <BitField start="6" size="3" name="CLKSRC" description="Clock Source select">
        <Enum name="CLKSRC_0" start="0" description="No clock" />
        <Enum name="CLKSRC_1" start="0x1" description="Peripheral Clock (ipg_clk)" />
        <Enum name="CLKSRC_2" start="0x2" description="High Frequency Reference Clock (ipg_clk_highfreq)" />
        <Enum name="CLKSRC_3" start="0x3" description="External Clock" />
        <Enum name="CLKSRC_4" start="0x4" description="Low Frequency Reference Clock (ipg_clk_32k)" />
        <Enum name="CLKSRC_5" start="0x5" description="Crystal oscillator as Reference Clock (ipg_clk_24M)" />
      </BitField>
      <BitField start="9" size="1" name="FRR" description="Free-Run or Restart mode">
        <Enum name="FRR_0" start="0" description="Restart mode" />
        <Enum name="FRR_1" start="0x1" description="Free-Run mode" />
      </BitField>
      <BitField start="10" size="1" name="EN_24M" description="Enable 24 MHz clock input from crystal">
        <Enum name="EN_24M_0" start="0" description="24M clock disabled" />
        <Enum name="EN_24M_1" start="0x1" description="24M clock enabled" />
      </BitField>
      <BitField start="15" size="1" name="SWR" description="Software reset">
        <Enum name="SWR_0" start="0" description="GPT is not in reset state" />
        <Enum name="SWR_1" start="0x1" description="GPT is in reset state" />
      </BitField>
      <BitField start="16" size="2" name="IM1" description="See IM2" />
      <BitField start="18" size="2" name="IM2" description="IM2 (bits 19-18, Input Capture Channel 2 operating mode) IM1 (bits 17-16, Input Capture Channel 1 operating mode) The IMn bit field determines the transition on the input pin (for Input capture channel n), which will trigger a capture event">
        <Enum name="IM2_0" start="0" description="capture disabled" />
        <Enum name="IM2_1" start="0x1" description="capture on rising edge only" />
        <Enum name="IM2_2" start="0x2" description="capture on falling edge only" />
        <Enum name="IM2_3" start="0x3" description="capture on both edges" />
      </BitField>
      <BitField start="20" size="3" name="OM1" description="See OM3" />
      <BitField start="23" size="3" name="OM2" description="See OM3" />
      <BitField start="26" size="3" name="OM3" description="OM3 (bits 28-26) controls the Output Compare Channel 3 operating mode">
        <Enum name="OM3_0" start="0" description="Output disconnected. No response on pin." />
        <Enum name="OM3_1" start="0x1" description="Toggle output pin" />
        <Enum name="OM3_2" start="0x2" description="Clear output pin" />
        <Enum name="OM3_3" start="0x3" description="Set output pin" />
        <Enum name="OM3_4" start="0b1xx" description="Generate an active low pulse (that is one input clock wide) on the output pin." />
      </BitField>
      <BitField start="29" size="1" name="FO1" description="See F03" />
      <BitField start="30" size="1" name="FO2" description="See F03" />
      <BitField start="31" size="1" name="FO3" description="FO3 Force Output Compare Channel 3 FO2 Force Output Compare Channel 2 FO1 Force Output Compare Channel 1 The FOn bit causes the pin action programmed for the timer Output Compare n pin (according to the OMn bits in this register)">
        <Enum name="FO3_0" start="0" description="Writing a 0 has no effect." />
        <Enum name="FO3_1" start="0x1" description="Causes the programmed pin action on the timer Output Compare n pin; the OFn flag is not set." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPT1_PR" access="Read/Write" description="GPT Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PRESCALER" description="Prescaler bits">
        <Enum name="PRESCALER_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALER_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALER_4095" start="0xFFF" description="Divide by 4096" />
      </BitField>
      <BitField start="12" size="4" name="PRESCALER24M" description="Prescaler bits">
        <Enum name="PRESCALER24M_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALER24M_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALER24M_15" start="0xF" description="Divide by 16" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPT1_SR" access="Read/Write" description="GPT Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OF1" description="See OF3" />
      <BitField start="1" size="1" name="OF2" description="See OF3" />
      <BitField start="2" size="1" name="OF3" description="OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output Compare 1 Flag The OFn bit indicates that a compare event has occurred on Output Compare channel n">
        <Enum name="OF3_0" start="0" description="Compare event has not occurred." />
        <Enum name="OF3_1" start="0x1" description="Compare event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IF1" description="See IF2" />
      <BitField start="4" size="1" name="IF2" description="IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn bit indicates that a capture event has occurred on Input Capture channel n">
        <Enum name="IF2_0" start="0" description="Capture event has not occurred." />
        <Enum name="IF2_1" start="0x1" description="Capture event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="ROV" description="Rollover Flag">
        <Enum name="ROV_0" start="0" description="Rollover has not occurred." />
        <Enum name="ROV_1" start="0x1" description="Rollover has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPT1_IR" access="Read/Write" description="GPT Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OF1IE" description="See OF3IE" />
      <BitField start="1" size="1" name="OF2IE" description="See OF3IE" />
      <BitField start="2" size="1" name="OF3IE" description="OF3IE Output Compare 3 Interrupt Enable OF2IE Output Compare 2 Interrupt Enable OF1IE Output Compare 1 Interrupt Enable The OFnIE bit controls the Output Compare Channel n interrupt">
        <Enum name="OF3IE_0" start="0" description="Output Compare Channel n interrupt is disabled." />
        <Enum name="OF3IE_1" start="0x1" description="Output Compare Channel n interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="IF1IE" description="See IF2IE" />
      <BitField start="4" size="1" name="IF2IE" description="IF2IE Input capture 2 Interrupt Enable IF1IE Input capture 1 Interrupt Enable The IFnIE bit controls the IFnIE Input Capture n Interrupt Enable">
        <Enum name="IF2IE_0" start="0" description="IF2IE Input Capture n Interrupt Enable is disabled." />
        <Enum name="IF2IE_1" start="0x1" description="IF2IE Input Capture n Interrupt Enable is enabled." />
      </BitField>
      <BitField start="5" size="1" name="ROVIE" description="Rollover Interrupt Enable. The ROVIE bit controls the Rollover interrupt.">
        <Enum name="ROVIE_0" start="0" description="Rollover interrupt is disabled." />
        <Enum name="ROVIE_1" start="0x1" description="Rollover interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPT1_OCR1" access="Read/Write" description="GPT Output Compare Register 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Compare Value" />
    </Register>
    <Register start="+0x14" size="4" name="GPT1_OCR2" access="Read/Write" description="GPT Output Compare Register 2" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Compare Value" />
    </Register>
    <Register start="+0x18" size="4" name="GPT1_OCR3" access="Read/Write" description="GPT Output Compare Register 3" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Compare Value" />
    </Register>
    <Register start="+0x1C" size="4" name="GPT1_ICR1" access="ReadOnly" description="GPT Input Capture Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAPT" description="Capture Value" />
    </Register>
    <Register start="+0x20" size="4" name="GPT1_ICR2" access="ReadOnly" description="GPT Input Capture Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAPT" description="Capture Value" />
    </Register>
    <Register start="+0x24" size="4" name="GPT1_CNT" access="ReadOnly" description="GPT Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COUNT" description="Counter Value. The COUNT bits show the current count value of the GPT counter." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPT2" start="0x401F0000" description="GPT">
    <Register start="+0" size="4" name="GPT2_CR" access="Read/Write" description="GPT Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="GPT Enable">
        <Enum name="EN_0" start="0" description="GPT is disabled." />
        <Enum name="EN_1" start="0x1" description="GPT is enabled." />
      </BitField>
      <BitField start="1" size="1" name="ENMOD" description="GPT Enable mode">
        <Enum name="ENMOD_0" start="0" description="GPT counter will retain its value when it is disabled." />
        <Enum name="ENMOD_1" start="0x1" description="GPT counter value is reset to 0 when it is disabled." />
      </BitField>
      <BitField start="2" size="1" name="DBGEN" description="GPT debug mode enable">
        <Enum name="DBGEN_0" start="0" description="GPT is disabled in debug mode." />
        <Enum name="DBGEN_1" start="0x1" description="GPT is enabled in debug mode." />
      </BitField>
      <BitField start="3" size="1" name="WAITEN" description="GPT Wait Mode enable">
        <Enum name="WAITEN_0" start="0" description="GPT is disabled in wait mode." />
        <Enum name="WAITEN_1" start="0x1" description="GPT is enabled in wait mode." />
      </BitField>
      <BitField start="4" size="1" name="DOZEEN" description="GPT Doze Mode Enable">
        <Enum name="DOZEEN_0" start="0" description="GPT is disabled in doze mode." />
        <Enum name="DOZEEN_1" start="0x1" description="GPT is enabled in doze mode." />
      </BitField>
      <BitField start="5" size="1" name="STOPEN" description="GPT Stop Mode enable">
        <Enum name="STOPEN_0" start="0" description="GPT is disabled in Stop mode." />
        <Enum name="STOPEN_1" start="0x1" description="GPT is enabled in Stop mode." />
      </BitField>
      <BitField start="6" size="3" name="CLKSRC" description="Clock Source select">
        <Enum name="CLKSRC_0" start="0" description="No clock" />
        <Enum name="CLKSRC_1" start="0x1" description="Peripheral Clock (ipg_clk)" />
        <Enum name="CLKSRC_2" start="0x2" description="High Frequency Reference Clock (ipg_clk_highfreq)" />
        <Enum name="CLKSRC_3" start="0x3" description="External Clock" />
        <Enum name="CLKSRC_4" start="0x4" description="Low Frequency Reference Clock (ipg_clk_32k)" />
        <Enum name="CLKSRC_5" start="0x5" description="Crystal oscillator as Reference Clock (ipg_clk_24M)" />
      </BitField>
      <BitField start="9" size="1" name="FRR" description="Free-Run or Restart mode">
        <Enum name="FRR_0" start="0" description="Restart mode" />
        <Enum name="FRR_1" start="0x1" description="Free-Run mode" />
      </BitField>
      <BitField start="10" size="1" name="EN_24M" description="Enable 24 MHz clock input from crystal">
        <Enum name="EN_24M_0" start="0" description="24M clock disabled" />
        <Enum name="EN_24M_1" start="0x1" description="24M clock enabled" />
      </BitField>
      <BitField start="15" size="1" name="SWR" description="Software reset">
        <Enum name="SWR_0" start="0" description="GPT is not in reset state" />
        <Enum name="SWR_1" start="0x1" description="GPT is in reset state" />
      </BitField>
      <BitField start="16" size="2" name="IM1" description="See IM2" />
      <BitField start="18" size="2" name="IM2" description="IM2 (bits 19-18, Input Capture Channel 2 operating mode) IM1 (bits 17-16, Input Capture Channel 1 operating mode) The IMn bit field determines the transition on the input pin (for Input capture channel n), which will trigger a capture event">
        <Enum name="IM2_0" start="0" description="capture disabled" />
        <Enum name="IM2_1" start="0x1" description="capture on rising edge only" />
        <Enum name="IM2_2" start="0x2" description="capture on falling edge only" />
        <Enum name="IM2_3" start="0x3" description="capture on both edges" />
      </BitField>
      <BitField start="20" size="3" name="OM1" description="See OM3" />
      <BitField start="23" size="3" name="OM2" description="See OM3" />
      <BitField start="26" size="3" name="OM3" description="OM3 (bits 28-26) controls the Output Compare Channel 3 operating mode">
        <Enum name="OM3_0" start="0" description="Output disconnected. No response on pin." />
        <Enum name="OM3_1" start="0x1" description="Toggle output pin" />
        <Enum name="OM3_2" start="0x2" description="Clear output pin" />
        <Enum name="OM3_3" start="0x3" description="Set output pin" />
        <Enum name="OM3_4" start="0b1xx" description="Generate an active low pulse (that is one input clock wide) on the output pin." />
      </BitField>
      <BitField start="29" size="1" name="FO1" description="See F03" />
      <BitField start="30" size="1" name="FO2" description="See F03" />
      <BitField start="31" size="1" name="FO3" description="FO3 Force Output Compare Channel 3 FO2 Force Output Compare Channel 2 FO1 Force Output Compare Channel 1 The FOn bit causes the pin action programmed for the timer Output Compare n pin (according to the OMn bits in this register)">
        <Enum name="FO3_0" start="0" description="Writing a 0 has no effect." />
        <Enum name="FO3_1" start="0x1" description="Causes the programmed pin action on the timer Output Compare n pin; the OFn flag is not set." />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPT2_PR" access="Read/Write" description="GPT Prescaler Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PRESCALER" description="Prescaler bits">
        <Enum name="PRESCALER_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALER_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALER_4095" start="0xFFF" description="Divide by 4096" />
      </BitField>
      <BitField start="12" size="4" name="PRESCALER24M" description="Prescaler bits">
        <Enum name="PRESCALER24M_0" start="0" description="Divide by 1" />
        <Enum name="PRESCALER24M_1" start="0x1" description="Divide by 2" />
        <Enum name="PRESCALER24M_15" start="0xF" description="Divide by 16" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPT2_SR" access="Read/Write" description="GPT Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OF1" description="See OF3" />
      <BitField start="1" size="1" name="OF2" description="See OF3" />
      <BitField start="2" size="1" name="OF3" description="OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output Compare 1 Flag The OFn bit indicates that a compare event has occurred on Output Compare channel n">
        <Enum name="OF3_0" start="0" description="Compare event has not occurred." />
        <Enum name="OF3_1" start="0x1" description="Compare event has occurred." />
      </BitField>
      <BitField start="3" size="1" name="IF1" description="See IF2" />
      <BitField start="4" size="1" name="IF2" description="IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn bit indicates that a capture event has occurred on Input Capture channel n">
        <Enum name="IF2_0" start="0" description="Capture event has not occurred." />
        <Enum name="IF2_1" start="0x1" description="Capture event has occurred." />
      </BitField>
      <BitField start="5" size="1" name="ROV" description="Rollover Flag">
        <Enum name="ROV_0" start="0" description="Rollover has not occurred." />
        <Enum name="ROV_1" start="0x1" description="Rollover has occurred." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPT2_IR" access="Read/Write" description="GPT Interrupt Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OF1IE" description="See OF3IE" />
      <BitField start="1" size="1" name="OF2IE" description="See OF3IE" />
      <BitField start="2" size="1" name="OF3IE" description="OF3IE Output Compare 3 Interrupt Enable OF2IE Output Compare 2 Interrupt Enable OF1IE Output Compare 1 Interrupt Enable The OFnIE bit controls the Output Compare Channel n interrupt">
        <Enum name="OF3IE_0" start="0" description="Output Compare Channel n interrupt is disabled." />
        <Enum name="OF3IE_1" start="0x1" description="Output Compare Channel n interrupt is enabled." />
      </BitField>
      <BitField start="3" size="1" name="IF1IE" description="See IF2IE" />
      <BitField start="4" size="1" name="IF2IE" description="IF2IE Input capture 2 Interrupt Enable IF1IE Input capture 1 Interrupt Enable The IFnIE bit controls the IFnIE Input Capture n Interrupt Enable">
        <Enum name="IF2IE_0" start="0" description="IF2IE Input Capture n Interrupt Enable is disabled." />
        <Enum name="IF2IE_1" start="0x1" description="IF2IE Input Capture n Interrupt Enable is enabled." />
      </BitField>
      <BitField start="5" size="1" name="ROVIE" description="Rollover Interrupt Enable. The ROVIE bit controls the Rollover interrupt.">
        <Enum name="ROVIE_0" start="0" description="Rollover interrupt is disabled." />
        <Enum name="ROVIE_1" start="0x1" description="Rollover interrupt enabled." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPT2_OCR1" access="Read/Write" description="GPT Output Compare Register 1" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Compare Value" />
    </Register>
    <Register start="+0x14" size="4" name="GPT2_OCR2" access="Read/Write" description="GPT Output Compare Register 2" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Compare Value" />
    </Register>
    <Register start="+0x18" size="4" name="GPT2_OCR3" access="Read/Write" description="GPT Output Compare Register 3" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP" description="Compare Value" />
    </Register>
    <Register start="+0x1C" size="4" name="GPT2_ICR1" access="ReadOnly" description="GPT Input Capture Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAPT" description="Capture Value" />
    </Register>
    <Register start="+0x20" size="4" name="GPT2_ICR2" access="ReadOnly" description="GPT Input Capture Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CAPT" description="Capture Value" />
    </Register>
    <Register start="+0x24" size="4" name="GPT2_CNT" access="ReadOnly" description="GPT Counter Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COUNT" description="Counter Value. The COUNT bits show the current count value of the GPT counter." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OCOTP" start="0x401F4000" description="no description available">
    <Register start="+0" size="4" name="HW_OCOTP_CTRL" access="Read/Write" description="OTP Controller Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="ADDR" description="OTP write and read access address register" />
      <BitField start="8" size="1" name="BUSY" description="OTP controller status bit" />
      <BitField start="9" size="1" name="ERROR" description="Set by the controller when an access to a locked region(OTP or shadow register) is requested" />
      <BitField start="10" size="1" name="RELOAD_SHADOWS" description="Set to force re-loading the shadow registers (HW/SW capability and LOCK)" />
      <BitField start="16" size="16" name="WR_UNLOCK" description="Write 0x3E77 to enable OTP write accesses" />
    </Register>
    <Register start="+0x4" size="4" name="HW_OCOTP_CTRL_SET" access="Read/Write" description="OTP Controller Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="ADDR" description="OTP write and read access address register" />
      <BitField start="8" size="1" name="BUSY" description="OTP controller status bit" />
      <BitField start="9" size="1" name="ERROR" description="Set by the controller when an access to a locked region(OTP or shadow register) is requested" />
      <BitField start="10" size="1" name="RELOAD_SHADOWS" description="Set to force re-loading the shadow registers (HW/SW capability and LOCK)" />
      <BitField start="16" size="16" name="WR_UNLOCK" description="Write 0x3E77 to enable OTP write accesses" />
    </Register>
    <Register start="+0x8" size="4" name="HW_OCOTP_CTRL_CLR" access="Read/Write" description="OTP Controller Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="ADDR" description="OTP write and read access address register" />
      <BitField start="8" size="1" name="BUSY" description="OTP controller status bit" />
      <BitField start="9" size="1" name="ERROR" description="Set by the controller when an access to a locked region(OTP or shadow register) is requested" />
      <BitField start="10" size="1" name="RELOAD_SHADOWS" description="Set to force re-loading the shadow registers (HW/SW capability and LOCK)" />
      <BitField start="16" size="16" name="WR_UNLOCK" description="Write 0x3E77 to enable OTP write accesses" />
    </Register>
    <Register start="+0xC" size="4" name="HW_OCOTP_CTRL_TOG" access="Read/Write" description="OTP Controller Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="ADDR" description="OTP write and read access address register" />
      <BitField start="8" size="1" name="BUSY" description="OTP controller status bit" />
      <BitField start="9" size="1" name="ERROR" description="Set by the controller when an access to a locked region(OTP or shadow register) is requested" />
      <BitField start="10" size="1" name="RELOAD_SHADOWS" description="Set to force re-loading the shadow registers (HW/SW capability and LOCK)" />
      <BitField start="16" size="16" name="WR_UNLOCK" description="Write 0x3E77 to enable OTP write accesses" />
    </Register>
    <Register start="+0x10" size="4" name="HW_OCOTP_TIMING" access="Read/Write" description="OTP Controller Timing Register" reset_value="0x60D9755" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="STROBE_PROG" description="This count value specifies the strobe period in one time write OTP" />
      <BitField start="12" size="4" name="RELAX" description="This count value specifies the time to add to all default timing parameters other than the Tpgm and Trd" />
      <BitField start="16" size="6" name="STROBE_READ" description="This count value specifies the strobe period in one time read OTP" />
      <BitField start="22" size="6" name="WAIT" description="This count value specifies time interval between auto read and write access in one time program" />
    </Register>
    <Register start="+0x20" size="4" name="HW_OCOTP_DATA" access="Read/Write" description="OTP Controller Write Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Used to initiate a write to OTP" />
    </Register>
    <Register start="+0x30" size="4" name="HW_OCOTP_READ_CTRL" access="Read/Write" description="OTP Controller Write Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_FUSE" description="Used to initiate a read to OTP" />
    </Register>
    <Register start="+0x40" size="4" name="HW_OCOTP_READ_FUSE_DATA" access="Read/Write" description="OTP Controller Read Data Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="The data read from OTP" />
    </Register>
    <Register start="+0x50" size="4" name="HW_OCOTP_SW_STICKY" access="Read/Write" description="Sticky bit Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SRK_REVOKE_LOCK" description="Shadow register write and OTP write lock for SRK_REVOKE region" />
      <BitField start="2" size="1" name="FIELD_RETURN_LOCK" description="Shadow register write and OTP write lock for FIELD_RETURN region" />
    </Register>
    <Register start="+0x60" size="4" name="HW_OCOTP_SCS" access="Read/Write" description="Software Controllable Signals Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HAB_JDE" description="HAB JTAG Debug Enable" />
      <BitField start="1" size="30" name="SPARE" description="Unallocated read/write bits for implementation specific software use." />
      <BitField start="31" size="1" name="LOCK" description="When set, all of the bits in this register are locked and can not be changed through SW programming" />
    </Register>
    <Register start="+0x64" size="4" name="HW_OCOTP_SCS_SET" access="Read/Write" description="Software Controllable Signals Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HAB_JDE" description="HAB JTAG Debug Enable" />
      <BitField start="1" size="30" name="SPARE" description="Unallocated read/write bits for implementation specific software use." />
      <BitField start="31" size="1" name="LOCK" description="When set, all of the bits in this register are locked and can not be changed through SW programming" />
    </Register>
    <Register start="+0x68" size="4" name="HW_OCOTP_SCS_CLR" access="Read/Write" description="Software Controllable Signals Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HAB_JDE" description="HAB JTAG Debug Enable" />
      <BitField start="1" size="30" name="SPARE" description="Unallocated read/write bits for implementation specific software use." />
      <BitField start="31" size="1" name="LOCK" description="When set, all of the bits in this register are locked and can not be changed through SW programming" />
    </Register>
    <Register start="+0x6C" size="4" name="HW_OCOTP_SCS_TOG" access="Read/Write" description="Software Controllable Signals Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HAB_JDE" description="HAB JTAG Debug Enable" />
      <BitField start="1" size="30" name="SPARE" description="Unallocated read/write bits for implementation specific software use." />
      <BitField start="31" size="1" name="LOCK" description="When set, all of the bits in this register are locked and can not be changed through SW programming" />
    </Register>
    <Register start="+0x90" size="4" name="HW_OCOTP_VERSION" access="ReadOnly" description="OTP Controller Version Register" reset_value="0x6000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="STEP" description="Fixed read-only value reflecting the stepping of the RTL version." />
      <BitField start="16" size="8" name="MINOR" description="Fixed read-only value reflecting the MINOR field of the RTL version." />
      <BitField start="24" size="8" name="MAJOR" description="Fixed read-only value reflecting the MAJOR field of the RTL version." />
    </Register>
    <Register start="+0x100" size="4" name="HW_OCOTP_TIMING2" access="Read/Write" description="OTP Controller Timing Register 2" reset_value="0x1C30092" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RELAX_PROG" description="This count value specifies the strobe period in one time write OTP" />
      <BitField start="16" size="6" name="RELAX_READ" description="This count value specifies the strobe period in one time read OTP" />
      <BitField start="22" size="8" name="RELAX1" description="This count value specifies time interval between auto read and write access in one time program" />
    </Register>
    <Register start="+0x400" size="4" name="HW_OCOTP_LOCK" access="Read/Write" description="Value of OTP Bank0 Word0 (Lock controls)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TESTER" description="Status of shadow register and OTP write lock for tester region" />
      <BitField start="2" size="2" name="BOOT_CFG" description="Status of shadow register and OTP write lock for boot_cfg region" />
      <BitField start="4" size="2" name="MEM_TRIM" description="Status of shadow register and OTP write lock for mem_trim region" />
      <BitField start="6" size="1" name="SJC_RESP" description="Status of shadow register read and write, OTP read and write lock for sjc_resp region" />
      <BitField start="8" size="2" name="MAC_ADDR" description="Status of shadow register and OTP write lock for mac_addr region" />
      <BitField start="10" size="2" name="GP1" description="Status of shadow register and OTP write lock for gp1 region" />
      <BitField start="12" size="2" name="GP2" description="Status of shadow register and OTP write lock for gp2 region" />
      <BitField start="15" size="1" name="OTPMK_MSB" description="Status of shadow register read and write, OTP read and write lock for otpmk region (MSB)" />
      <BitField start="16" size="1" name="SW_GP1" description="Status of shadow register and OTP write lock for sw_gp1 region" />
      <BitField start="17" size="1" name="OTPMK_LSB" description="Status of shadow register read and write, OTP read and write lock for otpmk region (LSB)" />
      <BitField start="18" size="2" name="ANALOG" description="Status of shadow register and OTP write lock for analog region" />
      <BitField start="20" size="1" name="OTPMK_CRC" description="Status of shadow register and OTP write lock for otpmk_crc region" />
      <BitField start="21" size="1" name="SW_GP2_LOCK" description="Status of shadow register and OTP write lock for sw_gp2 region" />
      <BitField start="22" size="1" name="MISC_CONF" description="Status of shadow register and OTP write lock for misc_conf region" />
      <BitField start="23" size="1" name="SW_GP2_RLOCK" description="Status of shadow register and OTP read lock for sw_gp2 region" />
      <BitField start="26" size="2" name="GP3" description="Status of shadow register and OTP write lock for gp3 region" />
      <BitField start="28" size="4" name="FIELD_RETURN" description="Reserved" />
    </Register>
    <Register start="+0x410" size="4" name="HW_OCOTP_CFG0" access="Read/Write" description="Value of OTP Bank0 Word1 (Configuration and Manufacturing Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="This register contains 32 bits of the Unique ID and SJC_CHALLENGE field" />
    </Register>
    <Register start="+0x420" size="4" name="HW_OCOTP_CFG1" access="Read/Write" description="Value of OTP Bank0 Word2 (Configuration and Manufacturing Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="This register contains 32 bits of the Unique ID and SJC_CHALLENGE field" />
    </Register>
    <Register start="+0x430" size="4" name="HW_OCOTP_CFG2" access="Read/Write" description="Value of OTP Bank0 Word3 (Configuration and Manufacturing Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 0, word 3 (ADDR = 0x03)" />
    </Register>
    <Register start="+0x440" size="4" name="HW_OCOTP_CFG3" access="Read/Write" description="Value of OTP Bank0 Word4 (Configuration and Manufacturing Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 0, word 4 (ADDR = 0x04)" />
    </Register>
    <Register start="+0x450" size="4" name="HW_OCOTP_CFG4" access="Read/Write" description="Value of OTP Bank0 Word5 (Configuration and Manufacturing Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 0, word 5 (ADDR = 0x05)" />
    </Register>
    <Register start="+0x460" size="4" name="HW_OCOTP_CFG5" access="Read/Write" description="Value of OTP Bank0 Word6 (Configuration and Manufacturing Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 0, word 6 (ADDR = 0x06)" />
    </Register>
    <Register start="+0x470" size="4" name="HW_OCOTP_CFG6" access="Read/Write" description="Value of OTP Bank0 Word7 (Configuration and Manufacturing Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 0, word 7 (ADDR = 0x07)" />
    </Register>
    <Register start="+0x480" size="4" name="HW_OCOTP_MEM0" access="Read/Write" description="Value of OTP Bank1 Word0 (Memory Related Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP bank 1, word 0 (ADDR = 0x08)" />
    </Register>
    <Register start="+0x490" size="4" name="HW_OCOTP_MEM1" access="Read/Write" description="Value of OTP Bank1 Word1 (Memory Related Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP bank 1, word 1 (ADDR = 0x09)" />
    </Register>
    <Register start="+0x4A0" size="4" name="HW_OCOTP_MEM2" access="Read/Write" description="Value of OTP Bank1 Word2 (Memory Related Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP bank 1, word 2 (ADDR = 0x0A)" />
    </Register>
    <Register start="+0x4B0" size="4" name="HW_OCOTP_MEM3" access="Read/Write" description="Value of OTP Bank1 Word3 (Memory Related Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP bank 1, word 3 (ADDR = 0x0B)" />
    </Register>
    <Register start="+0x4C0" size="4" name="HW_OCOTP_MEM4" access="Read/Write" description="Value of OTP Bank1 Word4 (Memory Related Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP bank 1, word 4 (ADDR = 0x0C)" />
    </Register>
    <Register start="+0x4D0" size="4" name="HW_OCOTP_ANA0" access="Read/Write" description="Value of OTP Bank1 Word5 (Analog Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP bank 1, word 5 (ADDR = 0x0D)" />
    </Register>
    <Register start="+0x4E0" size="4" name="HW_OCOTP_ANA1" access="Read/Write" description="Value of OTP Bank1 Word6 (Analog Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP bank 1, word 6 (ADDR = 0x0E)" />
    </Register>
    <Register start="+0x4F0" size="4" name="HW_OCOTP_ANA2" access="Read/Write" description="Value of OTP Bank1 Word7 (Analog Info.)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP bank 1, word 7 (ADDR = 0x0F)" />
    </Register>
    <Register start="+0x580" size="4" name="HW_OCOTP_SRK0" access="Read/Write" description="Shadow Register for OTP Bank3 Word0 (SRK Hash)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the hash of the Super Root Key word0 (Copy of OTP Bank 3, word 0 (ADDR = 0x1C))" />
    </Register>
    <Register start="+0x590" size="4" name="HW_OCOTP_SRK1" access="Read/Write" description="Shadow Register for OTP Bank3 Word1 (SRK Hash)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the hash of the Super Root Key word1 (Copy of OTP Bank 3, word 1 (ADDR = 0x1D))" />
    </Register>
    <Register start="+0x5A0" size="4" name="HW_OCOTP_SRK2" access="Read/Write" description="Shadow Register for OTP Bank3 Word2 (SRK Hash)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the hash of the Super Root Key word2 (Copy of OTP Bank 3, word 2 (ADDR = 0x1E))" />
    </Register>
    <Register start="+0x5B0" size="4" name="HW_OCOTP_SRK3" access="Read/Write" description="Shadow Register for OTP Bank3 Word3 (SRK Hash)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the hash of the Super Root Key word3 (Copy of OTP Bank 3, word 3 (ADDR = 0x1F))" />
    </Register>
    <Register start="+0x5C0" size="4" name="HW_OCOTP_SRK4" access="Read/Write" description="Shadow Register for OTP Bank3 Word4 (SRK Hash)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the hash of the Super Root Key word4 (Copy of OTP Bank 3, word 4 (ADDR = 0x20))" />
    </Register>
    <Register start="+0x5D0" size="4" name="HW_OCOTP_SRK5" access="Read/Write" description="Shadow Register for OTP Bank3 Word5 (SRK Hash)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the hash of the Super Root Key word5 (Copy of OTP Bank 3, word 5 (ADDR = 0x21))" />
    </Register>
    <Register start="+0x5E0" size="4" name="HW_OCOTP_SRK6" access="Read/Write" description="Shadow Register for OTP Bank3 Word6 (SRK Hash)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the hash of the Super Root Key word6 (Copy of OTP Bank 3, word 6 (ADDR = 0x22))" />
    </Register>
    <Register start="+0x5F0" size="4" name="HW_OCOTP_SRK7" access="Read/Write" description="Shadow Register for OTP Bank3 Word7 (SRK Hash)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the hash of the Super Root Key word7 (Copy of OTP Bank 3, word 7 (ADDR = 0x23))" />
    </Register>
    <Register start="+0x600" size="4" name="HW_OCOTP_SJC_RESP0" access="Read/Write" description="Value of OTP Bank4 Word0 (Secure JTAG Response Field)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the SJC_RESP Key word0 (Copy of OTP Bank 4, word 0 (ADDR = 0x20))" />
    </Register>
    <Register start="+0x610" size="4" name="HW_OCOTP_SJC_RESP1" access="Read/Write" description="Value of OTP Bank4 Word1 (Secure JTAG Response Field)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Shadow register for the SJC_RESP Key word1 (Copy of OTP Bank 4, word 1 (ADDR = 0x21))" />
    </Register>
    <Register start="+0x620" size="4" name="HW_OCOTP_MAC0" access="Read/Write" description="Value of OTP Bank4 Word2 (MAC Address)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 4, word 2 (ADDR = 0x22)." />
    </Register>
    <Register start="+0x630" size="4" name="HW_OCOTP_MAC1" access="Read/Write" description="Value of OTP Bank4 Word3 (MAC Address)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 4, word 3 (ADDR = 0x23)." />
    </Register>
    <Register start="+0x640" size="4" name="HW_OCOTP_GP3" access="Read/Write" description="Value of OTP Bank4 Word4 (MAC Address)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 4, word 4 (ADDR = 0x24)." />
    </Register>
    <Register start="+0x660" size="4" name="HW_OCOTP_GP1" access="Read/Write" description="Value of OTP Bank4 Word6 (General Purpose Customer Defined Info)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 4, word 6 (ADDR = 0x26)." />
    </Register>
    <Register start="+0x670" size="4" name="HW_OCOTP_GP2" access="Read/Write" description="Value of OTP Bank4 Word7 (General Purpose Customer Defined Info)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 4, word 7 (ADDR = 0x27)." />
    </Register>
    <Register start="+0x680" size="4" name="HW_OCOTP_SW_GP1" access="Read/Write" description="Value of OTP Bank5 Word0 (SW GP1)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 5, word 0 (ADDR = 0x28)." />
    </Register>
    <Register start="+0x690" size="4" name="HW_OCOTP_SW_GP20" access="Read/Write" description="Value of OTP Bank5 Word1 (SW GP2)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 5, word 1 (ADDR = 0x29)." />
    </Register>
    <Register start="+0x6A0" size="4" name="HW_OCOTP_SW_GP21" access="Read/Write" description="Value of OTP Bank5 Word2 (SW GP2)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 5, word 2 (ADDR = 0x2a)." />
    </Register>
    <Register start="+0x6B0" size="4" name="HW_OCOTP_SW_GP22" access="Read/Write" description="Value of OTP Bank5 Word3 (SW GP2)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 5, word 3 (ADDR = 0x2b)." />
    </Register>
    <Register start="+0x6C0" size="4" name="HW_OCOTP_SW_GP23" access="Read/Write" description="Value of OTP Bank5 Word4 (SW GP2)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 5, word 4 (ADDR = 0x2c)." />
    </Register>
    <Register start="+0x6D0" size="4" name="HW_OCOTP_MISC_CONF0" access="Read/Write" description="Value of OTP Bank5 Word5 (Misc Conf)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 5, word 5 (ADDR = 0x2d)." />
    </Register>
    <Register start="+0x6E0" size="4" name="HW_OCOTP_MISC_CONF1" access="Read/Write" description="Value of OTP Bank5 Word6 (Misc Conf)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 5, word 6 (ADDR = 0x2e)." />
    </Register>
    <Register start="+0x6F0" size="4" name="HW_OCOTP_SRK_REVOKE" access="Read/Write" description="Value of OTP Bank5 Word7 (SRK Revoke)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BITS" description="Reflects value of OTP Bank 5, word 7 (ADDR = 0x2f)." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IOMUXC" start="0x401F8000" description="IOMUXC">
    <Register start="+0x10" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_14" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_14 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPI2C1_SCL of instance: LPI2C1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPUART3_CTS_B of instance: LPUART3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_COL00 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPUART4_CTS_B of instance: LPUART4" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO26 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO28 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: REF_CLK_24M of instance: XTAL OSC" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: XBAR1_INOUT02 of instance: XBAR1" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_14" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_13" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_13 SW MUX Control Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPI2C1_SDA of instance: LPI2C1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPUART3_RTS_B of instance: LPUART3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_ROW00 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPUART4_RTS_B of instance: LPUART4" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO25 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO27 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: NMI_GLUE_NMI of instance: NMI_GLUE" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: JTAG_TMS of instance: JTAG" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_13" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_12" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_12 SW MUX Control Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPSPI2_SCK of instance: LPSPI2" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: FLEXPWM1_PWM0_X of instance: FLEXPWM1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_COL01 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: PIT_TRIGGER01 of instance: PIT" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO24 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO26 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: USB_OTG1_PWR of instance: USB" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: JTAG_TCK of instance: JTAG" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_12" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_11" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_11 SW MUX Control Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPSPI2_PCS0 of instance: LPSPI2" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: FLEXPWM1_PWM1_X of instance: FLEXPWM1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_ROW01 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: PIT_TRIGGER02 of instance: PIT" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO23 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO25 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: WDOG1_B of instance: WDOG1" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: JTAG_MOD of instance: JTAG" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_11" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_10" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_10 SW MUX Control Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPSPI2_SDO of instance: LPSPI2" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: FLEXPWM1_PWM2_X of instance: FLEXPWM1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_COL02 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: PIT_TRIGGER03 of instance: PIT" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO22 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO24 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: OTG1_ID of instance: anatop" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: JTAG_TDI of instance: JTAG" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_10" />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_09" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_09 SW MUX Control Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPSPI2_SDI of instance: LPSPI2" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: FLEXPWM1_PWM3_X of instance: FLEXPWM1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_ROW02 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: ARM_TRACE_SWO of instance: cm7_mxrt" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO21 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO23 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: REF_32K_OUT of instance: anatop" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: JTAG_TDO of instance: JTAG" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_09" />
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_08" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_08 SW MUX Control Register" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPI2C2_SCL of instance: LPI2C2" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPUART3_TXD of instance: LPUART3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: ARM_CM7_TXEV of instance: cm7_mxrt" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPUART2_CTS_B of instance: LPUART2" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: GPT2_COMPARE3 of instance: GPT2" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO22 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: EWM_OUT_B of instance: EWM" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: JTAG_TRSTB of instance: JTAG" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_08" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_07" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_07 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPI2C2_SDA of instance: LPI2C2" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPUART3_RXD of instance: LPUART3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: ARM_CM7_RXEV of instance: cm7_mxrt" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPUART2_RTS_B of instance: LPUART2" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: GPT2_CAPTURE2 of instance: GPT2" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO21 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: OCOTP_FUSE_LATCHED of instance: OCOTP" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: XBAR1_INOUT03 of instance: XBAR1" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_07" />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_06" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_06 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPSPI1_SCK of instance: LPSPI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: PIT_TRIGGER00 of instance: PIT" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM3_A of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: KPP_COL01 of instance: KPP" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: GPT2_COMPARE2 of instance: GPT2" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO20 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: LPI2C1_HREQ of instance: LPI2C1" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_06" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_05" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_05 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPSPI1_PCS0 of instance: LPSPI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: PIT_TRIGGER01 of instance: PIT" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM3_B of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: KPP_ROW01 of instance: KPP" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: GPT2_CAPTURE1 of instance: GPT2" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO19 of instance: GPIOMUX" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_05" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_04" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_04 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPSPI1_SDO of instance: LPSPI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: PIT_TRIGGER02 of instance: PIT" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM2_A of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: KPP_COL02 of instance: KPP" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: GPT2_COMPARE1 of instance: GPT2" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO18 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SNVS_HP_VIO_5_CTL of instance: snvs_hp" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_04" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_03" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_03 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPSPI1_SDI of instance: LPSPI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: PIT_TRIGGER03 of instance: PIT" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM2_B of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: KPP_ROW02 of instance: KPP" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: GPT2_CLK of instance: GPT2" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO17 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SNVS_HP_VIO_5_B of instance: snvs_hp" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: JTAG_DE_B of instance: JTAG" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_03" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_02" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_02 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPUART4_TXD of instance: LPUART4" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPSPI1_PCS1 of instance: LPSPI1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: WDOG2_B of instance: WDOG2" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPI2C2_SCL of instance: LPI2C2" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: MQS_RIGHT of instance: MQS" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO16 of instance: GPIOMUX" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: ARM_CM7_TRACE_CLK of instance: cm7_mxrt" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_02" />
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_01" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_01 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPUART4_RXD of instance: LPUART4" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPSPI2_PCS1 of instance: LPSPI2" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: WDOG1_ANY of instance: WDOG1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPI2C2_SDA of instance: LPI2C2" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: MQS_LEFT of instance: MQS" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO15 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: USB_OTG1_OC of instance: USB" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: ARM_CM7_TRACE_SWO of instance: cm7_mxrt" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_01" />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_00" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_AD_00 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPUART2_TXD of instance: LPUART2" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPSPI1_PCS2 of instance: LPSPI1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_COL03 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: USB_OTG1_PWR of instance: USB" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO20 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO14 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: NMI_GLUE_NMI of instance: NMI_GLUE" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: ARM_CM7_TRACE00 of instance: cm7_mxrt" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_AD_00" />
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_14" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_14 SW MUX Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_A_DQS of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: FLEXSPI_B_DQS of instance: FLEXSPI" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_14" />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_13" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_13 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_B_SCLK of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: SAI3_RX_BCLK of instance: SAI3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: ARM_CM7_TXEV of instance: cm7_mxrt" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: CCM_PMIC_RDY of instance: CCM" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO19 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO13 of instance: GPIO2" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SRC_BT_CFG03 of instance: SRC" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_13" />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_12" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_12 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_A_DQS of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPSPI2_PCS0 of instance: LPSPI2" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: LPUART1_TXD of instance: LPUART1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO18 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO12 of instance: GPIO2" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: WDOG2_RST_B_DEB of instance: WDOG2" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_12" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_11" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_11 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_A_DATA3 of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPSPI2_SCK of instance: LPSPI2" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: LPUART1_RXD of instance: LPUART1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO17 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO11 of instance: GPIO2" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: WDOG1_RST_B_DEB of instance: WDOG1" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_11" />
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_10" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_10 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_A_SCLK of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPSPI2_SDO of instance: LPSPI2" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: LPUART2_TXD of instance: LPUART2" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO16 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO10 of instance: GPIO2" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_10" />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_09" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_09 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_A_DATA0 of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPSPI2_SDI of instance: LPSPI2" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: LPUART2_RXD of instance: LPUART2" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO15 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO09 of instance: GPIO2" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_09" />
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_08" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_08 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_A_DATA2 of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPI2C2_SCL of instance: LPI2C2" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: LPSPI1_SCK of instance: LPSPI1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO14 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO08 of instance: GPIO2" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_08" />
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_07" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_07 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_A_DATA1 of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPI2C2_SDA of instance: LPI2C2" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: LPSPI1_PCS0 of instance: LPSPI1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO13 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO07 of instance: GPIO2" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_07" />
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_06" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_06 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_A_SS0_B of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPI2C1_SCL of instance: LPI2C1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: LPSPI1_SDO of instance: LPSPI1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO12 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO06 of instance: GPIO2" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_06" />
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_05" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_05 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_A_SS1_B of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPI2C1_SDA of instance: LPI2C1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: LPSPI1_SDI of instance: LPSPI1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO11 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO05 of instance: GPIO2" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_05" />
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_04" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_04 SW MUX Control Register" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_B_DATA03 of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: SAI3_RX_SYNC of instance: SAI3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM1_A of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: CCM_WAIT of instance: CCM" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO10 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO04 of instance: GPIO2" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SRC_BOOT_MODE00 of instance: SRC" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_04" />
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_03" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_03 SW MUX Control Register" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_B_DATA00 of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: SAI3_RX_DATA of instance: SAI3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM1_B of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: CCM_REF_EN_B of instance: CCM" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO09 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO03 of instance: GPIO2" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SRC_BOOT_MODE01 of instance: SRC" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_03" />
      </BitField>
    </Register>
    <Register start="+0x7C" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_02" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_02 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_B_DATA02 of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: SAI3_TX_DATA of instance: SAI3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM0_A of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: CCM_CLKO1 of instance: CCM" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO08 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO02 of instance: GPIO2" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SRC_BT_CFG00 of instance: SRC" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_02" />
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_01" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_01 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_B_DATA01 of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: SAI3_TX_BCLK of instance: SAI3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM0_B of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: CCM_CLKO2 of instance: CCM" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO07 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO01 of instance: GPIO2" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SRC_BT_CFG01 of instance: SRC" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_01" />
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_00" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_SD_00 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_B_SS0_B of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: SAI3_TX_SYNC of instance: SAI3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: ARM_CM7_RXEV of instance: cm7_mxrt" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: CCM_STOP of instance: CCM" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO06 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIO2_IO00 of instance: GPIO2" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SRC_BT_CFG02 of instance: SRC" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_SD_00" />
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_13" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_13 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPUART2_RXD of instance: LPUART2" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPSPI2_PCS2 of instance: LPSPI2" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_ROW03 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: OTG1_ID of instance: anatop" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO05 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO13 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SPDIF_LOCK of instance: SPDIF" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: ARM_CM7_TRACE01 of instance: cm7_mxrt" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_13" />
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_12" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_12 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPUART3_TXD of instance: LPUART3" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPI2C1_SCL of instance: LPI2C1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_COL00 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: USB_OTG1_OC of instance: USB" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO04 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO12 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SPDIF_EXT_CLK of instance: SPDIF" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: ARM_CM7_TRACE02 of instance: cm7_mxrt" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_12" />
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_11" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_11 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPUART3_RXD of instance: LPUART3" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPI2C1_SDA of instance: LPI2C1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: KPP_ROW00 of instance: KPP" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: FLEXSPI_B_SS1_B of instance: FLEXSPI" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO03 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO11 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SPDIF_OUT of instance: SPDIF" />
        <Enum name="ALT7" start="0x7" description="Select mux mode: ALT7 mux port: ARM_CM7_TRACE03 of instance: cm7_mxrt" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_11" />
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_10" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_10 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPUART1_TXD of instance: LPUART1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: LPI2C1_HREQ of instance: LPI2C1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: EWM_OUT_B of instance: EWM" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPI2C2_SCL of instance: LPI2C2" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO02 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO10 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SPDIF_IN of instance: SPDIF" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_10" />
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_09" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_09 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: LPUART1_RXD of instance: LPUART1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: WDOG1_B of instance: WDOG1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXSPI_A_SS1_B of instance: FLEXSPI" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPI2C2_SDA of instance: LPI2C2" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO01 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO09 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: SPDIF_SR_CLK of instance: SPDIF" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_09" />
      </BitField>
    </Register>
    <Register start="+0x9C" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_08" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_08 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: SAI1_MCLK of instance: SAI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: GPT1_CLK of instance: GPT1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM3_A of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPUART3_TXD of instance: LPUART3" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: FLEXIO1_IO00 of instance: FLEXIO1" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO08 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: LPUART1_CTS_B of instance: LPUART1" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_08" />
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_07" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_07 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: SAI1_TX_SYNC of instance: SAI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: GPT1_COMPARE1 of instance: GPT1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM3_B of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPUART3_RXD of instance: LPUART3" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: SPDIF_LOCK of instance: SPDIF" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO07 of instance: GPIOMUX" />
        <Enum name="ALT6" start="0x6" description="Select mux mode: ALT6 mux port: LPUART1_RTS_B of instance: LPUART1" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_07" />
      </BitField>
    </Register>
    <Register start="+0xA4" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_06" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_06 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: SAI1_TX_BCLK of instance: SAI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: GPT1_CAPTURE1 of instance: GPT1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM2_A of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPUART4_TXD of instance: LPUART4" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: SPDIF_EXT_CLK of instance: SPDIF" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO06 of instance: GPIOMUX" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_06" />
      </BitField>
    </Register>
    <Register start="+0xA8" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_05" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_05 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: SAI1_TX_DATA01 of instance: SAI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: GPT1_COMPARE2 of instance: GPT1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM2_B of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPUART4_RXD of instance: LPUART4" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: SPDIF_OUT of instance: SPDIF" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO05 of instance: GPIOMUX" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_05" />
      </BitField>
    </Register>
    <Register start="+0xAC" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_04" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_04 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: SAI1_TX_DATA00 of instance: SAI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: GPT1_CAPTURE2 of instance: GPT1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM1_A of instance: FLEXPWM1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: SPDIF_IN of instance: SPDIF" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO04 of instance: GPIOMUX" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_04" />
      </BitField>
    </Register>
    <Register start="+0xB0" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_03" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_03 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: SAI1_RX_DATA00 of instance: SAI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: GPT1_COMPARE3 of instance: GPT1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM1_B of instance: FLEXPWM1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: SPDIF_SR_CLK of instance: SPDIF" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO03 of instance: GPIOMUX" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_03" />
      </BitField>
    </Register>
    <Register start="+0xB4" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_02" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_02 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: SAI1_RX_SYNC of instance: SAI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: WDOG2_B of instance: WDOG2" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM0_A of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPI2C1_SCL of instance: LPI2C1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: KPP_COL03 of instance: KPP" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO02 of instance: GPIOMUX" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_02" />
      </BitField>
    </Register>
    <Register start="+0xB8" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_01" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_01 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: SAI1_RX_BCLK of instance: SAI1" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: WDOG1_ANY of instance: WDOG1" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: FLEXPWM1_PWM0_B of instance: FLEXPWM1" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPI2C1_SDA of instance: LPI2C1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: KPP_ROW03 of instance: KPP" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO01 of instance: GPIOMUX" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_01" />
      </BitField>
    </Register>
    <Register start="+0xBC" size="4" name="IOMUXC_SW_MUX_CTL_PAD_GPIO_00" access="Read/Write" description="SW_MUX_CTL_PAD_GPIO_00 SW MUX Control Register" reset_value="0x5" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MUX_MODE" description="MUX Mode Select Field.">
        <Enum name="ALT0" start="0" description="Select mux mode: ALT0 mux port: FLEXSPI_B_DQS of instance: FLEXSPI" />
        <Enum name="ALT1" start="0x1" description="Select mux mode: ALT1 mux port: SAI3_MCLK of instance: SAI3" />
        <Enum name="ALT2" start="0x2" description="Select mux mode: ALT2 mux port: LPSPI2_PCS3 of instance: LPSPI2" />
        <Enum name="ALT3" start="0x3" description="Select mux mode: ALT3 mux port: LPSPI1_PCS3 of instance: LPSPI1" />
        <Enum name="ALT4" start="0x4" description="Select mux mode: ALT4 mux port: PIT_TRIGGER00 of instance: PIT" />
        <Enum name="ALT5" start="0x5" description="Select mux mode: ALT5 mux port: GPIOMUX_IO00 of instance: GPIOMUX" />
      </BitField>
      <BitField start="4" size="1" name="SION" description="Software Input On Field.">
        <Enum name="DISABLED" start="0" description="Input Path is determined by functionality" />
        <Enum name="ENABLED" start="0x1" description="Force input path of pad GPIO_00" />
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_14" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_14 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_13" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_13 SW PAD Control Register" reset_value="0x70A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_12" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_12 SW PAD Control Register" reset_value="0x30A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xCC" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_11" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_11 SW PAD Control Register" reset_value="0x30A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xD0" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_10" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_10 SW PAD Control Register" reset_value="0x70A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xD4" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_09" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_09 SW PAD Control Register" reset_value="0x90B1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xD8" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_08" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_08 SW PAD Control Register" reset_value="0x70A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xDC" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_07" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_07 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_06" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_06 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xE4" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_05" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_05 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xE8" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_04" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_04 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xEC" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_03" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_03 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xF0" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_02" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_02 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xF4" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_01" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_01 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xF8" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_00" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_AD_00 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0xFC" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_14" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_14 SW PAD Control Register" reset_value="0x30A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_13" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_13 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_12" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_12 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x108" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_11" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_11 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x10C" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_10" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_10 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x110" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_09" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_09 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x114" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_08" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_08 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x118" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_07" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_07 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x11C" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_06" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_06 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x120" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_05" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_05 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x124" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_04" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_04 SW PAD Control Register" reset_value="0x30A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x128" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_03" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_03 SW PAD Control Register" reset_value="0x30A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x12C" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_02" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_02 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x130" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_01" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_01 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x134" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_00" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_SD_00 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x138" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_13" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_13 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x13C" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_12" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_12 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x140" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_11" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_11 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x144" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_10" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_10 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x148" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_09" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_09 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x14C" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_08" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_08 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x150" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_07" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_07 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_06" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_06 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x158" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_05" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_05 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x15C" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_04" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_04 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x160" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_03" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_03 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x164" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_02" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_02 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x168" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_01" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_01 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x16C" size="4" name="IOMUXC_SW_PAD_CTL_PAD_GPIO_00" access="Read/Write" description="SW_PAD_CTL_PAD_GPIO_00 SW PAD Control Register" reset_value="0x10A0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRE" description="Slew Rate Field">
        <Enum name="SRE_0_Slow_Slew_Rate" start="0" description="Slow Slew Rate" />
        <Enum name="SRE_1_Fast_Slew_Rate" start="0x1" description="Fast Slew Rate" />
      </BitField>
      <BitField start="3" size="3" name="DSE" description="Drive Strength Field">
        <Enum name="DSE_0_output_driver_disabled_" start="0" description="output driver disabled;" />
        <Enum name="DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V__240_Ohm_for_DDR_" start="0x1" description="R0(150 Ohm @ 3.3V, 260 Ohm@1.8V, 240 Ohm for DDR)" />
        <Enum name="DSE_2_R0_2" start="0x2" description="R0/2" />
        <Enum name="DSE_3_R0_3" start="0x3" description="R0/3" />
        <Enum name="DSE_4_R0_4" start="0x4" description="R0/4" />
        <Enum name="DSE_5_R0_5" start="0x5" description="R0/5" />
        <Enum name="DSE_6_R0_6" start="0x6" description="R0/6" />
        <Enum name="DSE_7_R0_7" start="0x7" description="R0/7" />
      </BitField>
      <BitField start="6" size="2" name="SPEED" description="Speed Field">
        <Enum name="SPEED_0_low_50MHz" start="0" description="low(50MHz)" />
        <Enum name="SPEED_1_medium_100MHz" start="0x1" description="medium(100MHz)" />
        <Enum name="SPEED_2_fast_150MHz" start="0x2" description="fast(150MHz)" />
        <Enum name="SPEED_3_max_200MHz" start="0x3" description="max(200MHz)" />
      </BitField>
      <BitField start="11" size="1" name="ODE" description="Open Drain Enable Field">
        <Enum name="ODE_0_Open_Drain_Disabled" start="0" description="Open Drain Disabled" />
        <Enum name="ODE_1_Open_Drain_Enabled" start="0x1" description="Open Drain Enabled" />
      </BitField>
      <BitField start="12" size="1" name="PKE" description="Pull / Keep Enable Field">
        <Enum name="PKE_0_Pull_Keeper_Disabled" start="0" description="Pull/Keeper Disabled" />
        <Enum name="PKE_1_Pull_Keeper_Enabled" start="0x1" description="Pull/Keeper Enabled" />
      </BitField>
      <BitField start="13" size="1" name="PUE" description="Pull / Keep Select Field">
        <Enum name="PUE_0_Keeper" start="0" description="Keeper" />
        <Enum name="PUE_1_Pull" start="0x1" description="Pull" />
      </BitField>
      <BitField start="14" size="2" name="PUS" description="Pull Up / Down Config. Field">
        <Enum name="PUS_0_100K_Ohm_Pull_Down" start="0" description="100K Ohm Pull Down" />
        <Enum name="PUS_1_47K_Ohm_Pull_Up" start="0x1" description="47K Ohm Pull Up" />
        <Enum name="PUS_2_100K_Ohm_Pull_Up" start="0x2" description="100K Ohm Pull Up" />
        <Enum name="PUS_3_22K_Ohm_Pull_Up" start="0x3" description="22K Ohm Pull Up" />
      </BitField>
      <BitField start="16" size="1" name="HYS" description="Hyst. Enable Field">
        <Enum name="HYS_0_Hysteresis_Disabled" start="0" description="Hysteresis Disabled" />
        <Enum name="HYS_1_Hysteresis_Enabled" start="0x1" description="Hysteresis Enabled" />
      </BitField>
    </Register>
    <Register start="+0x170" size="4" name="IOMUXC_USB_OTG_ID_SELECT_INPUT" access="Read/Write" description="USB_OTG_ID_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_10_ALT6" start="0" description="Selecting Pad: GPIO_AD_10 for Mode: ALT6" />
        <Enum name="GPIO_13_ALT3" start="0x1" description="Selecting Pad: GPIO_13 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x174" size="4" name="IOMUXC_FLEXPWM1_PWMA_SELECT_INPUT_0" access="Read/Write" description="FLEXPWM1_PWMA_SELECT_INPUT_0 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_SD_02_ALT2" start="0" description="Selecting Pad: GPIO_SD_02 for Mode: ALT2" />
        <Enum name="GPIO_02_ALT2" start="0x1" description="Selecting Pad: GPIO_02 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x178" size="4" name="IOMUXC_FLEXPWM1_PWMA_SELECT_INPUT_1" access="Read/Write" description="FLEXPWM1_PWMA_SELECT_INPUT_1 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_SD_04_ALT2" start="0" description="Selecting Pad: GPIO_SD_04 for Mode: ALT2" />
        <Enum name="GPIO_04_ALT2" start="0x1" description="Selecting Pad: GPIO_04 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x17C" size="4" name="IOMUXC_FLEXPWM1_PWMA_SELECT_INPUT_2" access="Read/Write" description="FLEXPWM1_PWMA_SELECT_INPUT_2 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_04_ALT2" start="0" description="Selecting Pad: GPIO_AD_04 for Mode: ALT2" />
        <Enum name="GPIO_06_ALT2" start="0x1" description="Selecting Pad: GPIO_06 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x180" size="4" name="IOMUXC_FLEXPWM1_PWMA_SELECT_INPUT_3" access="Read/Write" description="FLEXPWM1_PWMA_SELECT_INPUT_3 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_06_ALT2" start="0" description="Selecting Pad: GPIO_AD_06 for Mode: ALT2" />
        <Enum name="GPIO_08_ALT2" start="0x1" description="Selecting Pad: GPIO_08 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x184" size="4" name="IOMUXC_FLEXPWM1_PWMB_SELECT_INPUT_0" access="Read/Write" description="FLEXPWM1_PWMB_SELECT_INPUT_0 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_SD_01_ALT2" start="0" description="Selecting Pad: GPIO_SD_01 for Mode: ALT2" />
        <Enum name="GPIO_01_ALT2" start="0x1" description="Selecting Pad: GPIO_01 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x188" size="4" name="IOMUXC_FLEXPWM1_PWMB_SELECT_INPUT_1" access="Read/Write" description="FLEXPWM1_PWMB_SELECT_INPUT_1 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_SD_03_ALT2" start="0" description="Selecting Pad: GPIO_SD_03 for Mode: ALT2" />
        <Enum name="GPIO_03_ALT2" start="0x1" description="Selecting Pad: GPIO_03 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x18C" size="4" name="IOMUXC_FLEXPWM1_PWMB_SELECT_INPUT_2" access="Read/Write" description="FLEXPWM1_PWMB_SELECT_INPUT_2 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_03_ALT2" start="0" description="Selecting Pad: GPIO_AD_03 for Mode: ALT2" />
        <Enum name="GPIO_05_ALT2" start="0x1" description="Selecting Pad: GPIO_05 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x190" size="4" name="IOMUXC_FLEXPWM1_PWMB_SELECT_INPUT_3" access="Read/Write" description="FLEXPWM1_PWMB_SELECT_INPUT_3 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_05_ALT2" start="0" description="Selecting Pad: GPIO_AD_05 for Mode: ALT2" />
        <Enum name="GPIO_07_ALT2" start="0x1" description="Selecting Pad: GPIO_07 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x194" size="4" name="IOMUXC_FLEXSPI_DQS_FA_SELECT_INPUT" access="Read/Write" description="FLEXSPI_DQS_FA_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_SD_14_ALT0" start="0" description="Selecting Pad: GPIO_SD_14 for Mode: ALT0" />
        <Enum name="GPIO_SD_12_ALT0" start="0x1" description="Selecting Pad: GPIO_SD_12 for Mode: ALT0" />
      </BitField>
    </Register>
    <Register start="+0x198" size="4" name="IOMUXC_FLEXSPI_DQS_FB_SELECT_INPUT" access="Read/Write" description="FLEXSPI_DQS_FB_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_SD_14_ALT1" start="0" description="Selecting Pad: GPIO_SD_14 for Mode: ALT1" />
        <Enum name="GPIO_00_ALT0" start="0x1" description="Selecting Pad: GPIO_00 for Mode: ALT0" />
      </BitField>
    </Register>
    <Register start="+0x19C" size="4" name="IOMUXC_KPP_COL_SELECT_INPUT_0" access="Read/Write" description="KPP_COL_SELECT_INPUT_0 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_14_ALT2" start="0" description="Selecting Pad: GPIO_AD_14 for Mode: ALT2" />
        <Enum name="GPIO_12_ALT2" start="0x1" description="Selecting Pad: GPIO_12 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x1A0" size="4" name="IOMUXC_KPP_COL_SELECT_INPUT_1" access="Read/Write" description="KPP_COL_SELECT_INPUT_1 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_12_ALT2" start="0" description="Selecting Pad: GPIO_AD_12 for Mode: ALT2" />
        <Enum name="GPIO_AD_06_ALT3" start="0x1" description="Selecting Pad: GPIO_AD_06 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x1A4" size="4" name="IOMUXC_KPP_COL_SELECT_INPUT_2" access="Read/Write" description="KPP_COL_SELECT_INPUT_2 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_10_ALT2" start="0" description="Selecting Pad: GPIO_AD_10 for Mode: ALT2" />
        <Enum name="GPIO_AD_04_ALT3" start="0x1" description="Selecting Pad: GPIO_AD_04 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x1A8" size="4" name="IOMUXC_KPP_COL_SELECT_INPUT_3" access="Read/Write" description="KPP_COL_SELECT_INPUT_3 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_00_ALT2" start="0" description="Selecting Pad: GPIO_AD_00 for Mode: ALT2" />
        <Enum name="GPIO_02_ALT4" start="0x1" description="Selecting Pad: GPIO_02 for Mode: ALT4" />
      </BitField>
    </Register>
    <Register start="+0x1AC" size="4" name="IOMUXC_KPP_ROW_SELECT_INPUT_0" access="Read/Write" description="KPP_ROW_SELECT_INPUT_0 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_13_ALT2" start="0" description="Selecting Pad: GPIO_AD_13 for Mode: ALT2" />
        <Enum name="GPIO_11_ALT2" start="0x1" description="Selecting Pad: GPIO_11 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x1B0" size="4" name="IOMUXC_KPP_ROW_SELECT_INPUT_1" access="Read/Write" description="KPP_ROW_SELECT_INPUT_1 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_11_ALT2" start="0" description="Selecting Pad: GPIO_AD_11 for Mode: ALT2" />
        <Enum name="GPIO_AD_05_ALT3" start="0x1" description="Selecting Pad: GPIO_AD_05 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x1B4" size="4" name="IOMUXC_KPP_ROW_SELECT_INPUT_2" access="Read/Write" description="KPP_ROW_SELECT_INPUT_2 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_09_ALT2" start="0" description="Selecting Pad: GPIO_AD_09 for Mode: ALT2" />
        <Enum name="GPIO_AD_03_ALT3" start="0x1" description="Selecting Pad: GPIO_AD_03 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x1B8" size="4" name="IOMUXC_KPP_ROW_SELECT_INPUT_3" access="Read/Write" description="KPP_ROW_SELECT_INPUT_3 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_13_ALT2" start="0" description="Selecting Pad: GPIO_13 for Mode: ALT2" />
        <Enum name="GPIO_01_ALT4" start="0x1" description="Selecting Pad: GPIO_01 for Mode: ALT4" />
      </BitField>
    </Register>
    <Register start="+0x1BC" size="4" name="IOMUXC_LPI2C1_HREQ_SELECT_INPUT" access="Read/Write" description="LPI2C1_HREQ_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_06_ALT6" start="0" description="Selecting Pad: GPIO_AD_06 for Mode: ALT6" />
        <Enum name="GPIO_10_ALT1" start="0x1" description="Selecting Pad: GPIO_10 for Mode: ALT1" />
      </BitField>
    </Register>
    <Register start="+0x1C0" size="4" name="IOMUXC_LPI2C1_SCL_SELECT_INPUT" access="Read/Write" description="LPI2C1_SCL_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_14_ALT0" start="0" description="Selecting Pad: GPIO_AD_14 for Mode: ALT0" />
        <Enum name="GPIO_SD_06_ALT1" start="0x1" description="Selecting Pad: GPIO_SD_06 for Mode: ALT1" />
        <Enum name="GPIO_12_ALT1" start="0x2" description="Selecting Pad: GPIO_12 for Mode: ALT1" />
        <Enum name="GPIO_02_ALT3" start="0x3" description="Selecting Pad: GPIO_02 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x1C4" size="4" name="IOMUXC_LPI2C1_SDA_SELECT_INPUT" access="Read/Write" description="LPI2C1_SDA_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_13_ALT0" start="0" description="Selecting Pad: GPIO_AD_13 for Mode: ALT0" />
        <Enum name="GPIO_SD_05_ALT1" start="0x1" description="Selecting Pad: GPIO_SD_05 for Mode: ALT1" />
        <Enum name="GPIO_11_ALT1" start="0x2" description="Selecting Pad: GPIO_11 for Mode: ALT1" />
        <Enum name="GPIO_01_ALT3" start="0x3" description="Selecting Pad: GPIO_01 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x1C8" size="4" name="IOMUXC_LPI2C2_SCL_SELECT_INPUT" access="Read/Write" description="LPI2C2_SCL_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_08_ALT0" start="0" description="Selecting Pad: GPIO_AD_08 for Mode: ALT0" />
        <Enum name="GPIO_AD_02_ALT3" start="0x1" description="Selecting Pad: GPIO_AD_02 for Mode: ALT3" />
        <Enum name="GPIO_SD_08_ALT1" start="0x2" description="Selecting Pad: GPIO_SD_08 for Mode: ALT1" />
        <Enum name="GPIO_10_ALT3" start="0x3" description="Selecting Pad: GPIO_10 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x1CC" size="4" name="IOMUXC_LPI2C2_SDA_SELECT_INPUT" access="Read/Write" description="LPI2C2_SDA_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_07_ALT0" start="0" description="Selecting Pad: GPIO_AD_07 for Mode: ALT0" />
        <Enum name="GPIO_AD_01_ALT3" start="0x1" description="Selecting Pad: GPIO_AD_01 for Mode: ALT3" />
        <Enum name="GPIO_SD_07_ALT1" start="0x2" description="Selecting Pad: GPIO_SD_07 for Mode: ALT1" />
        <Enum name="GPIO_09_ALT3" start="0x3" description="Selecting Pad: GPIO_09 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x1D0" size="4" name="IOMUXC_LPSPI1_PCS_SELECT_INPUT_0" access="Read/Write" description="LPSPI1_PCS_SELECT_INPUT_0 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_05_ALT0" start="0" description="Selecting Pad: GPIO_AD_05 for Mode: ALT0" />
        <Enum name="GPIO_SD_07_ALT2" start="0x1" description="Selecting Pad: GPIO_SD_07 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x1D4" size="4" name="IOMUXC_LPSPI1_SCK_SELECT_INPUT" access="Read/Write" description="LPSPI1_SCK_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_06_ALT0" start="0" description="Selecting Pad: GPIO_AD_06 for Mode: ALT0" />
        <Enum name="GPIO_SD_08_ALT2" start="0x1" description="Selecting Pad: GPIO_SD_08 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x1D8" size="4" name="IOMUXC_LPSPI1_SDI_SELECT_INPUT" access="Read/Write" description="LPSPI1_SDI_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_03_ALT0" start="0" description="Selecting Pad: GPIO_AD_03 for Mode: ALT0" />
        <Enum name="GPIO_SD_05_ALT2" start="0x1" description="Selecting Pad: GPIO_SD_05 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x1DC" size="4" name="IOMUXC_LPSPI1_SDO_SELECT_INPUT" access="Read/Write" description="LPSPI1_SDO_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_04_ALT0" start="0" description="Selecting Pad: GPIO_AD_04 for Mode: ALT0" />
        <Enum name="GPIO_SD_06_ALT2" start="0x1" description="Selecting Pad: GPIO_SD_06 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x1E0" size="4" name="IOMUXC_LPSPI2_PCS_SELECT_INPUT_0" access="Read/Write" description="LPSPI2_PCS_SELECT_INPUT_0 DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_11_ALT0" start="0" description="Selecting Pad: GPIO_AD_11 for Mode: ALT0" />
        <Enum name="GPIO_SD_12_ALT1" start="0x1" description="Selecting Pad: GPIO_SD_12 for Mode: ALT1" />
      </BitField>
    </Register>
    <Register start="+0x1E4" size="4" name="IOMUXC_LPSPI2_SCK_SELECT_INPUT" access="Read/Write" description="LPSPI2_SCK_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_12_ALT0" start="0" description="Selecting Pad: GPIO_AD_12 for Mode: ALT0" />
        <Enum name="GPIO_SD_11_ALT1" start="0x1" description="Selecting Pad: GPIO_SD_11 for Mode: ALT1" />
      </BitField>
    </Register>
    <Register start="+0x1E8" size="4" name="IOMUXC_LPSPI2_SDI_SELECT_INPUT" access="Read/Write" description="LPSPI2_SDI_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_09_ALT0" start="0" description="Selecting Pad: GPIO_AD_09 for Mode: ALT0" />
        <Enum name="GPIO_SD_09_ALT1" start="0x1" description="Selecting Pad: GPIO_SD_09 for Mode: ALT1" />
      </BitField>
    </Register>
    <Register start="+0x1EC" size="4" name="IOMUXC_LPSPI2_SDO_SELECT_INPUT" access="Read/Write" description="LPSPI2_SDO_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_10_ALT0" start="0" description="Selecting Pad: GPIO_AD_10 for Mode: ALT0" />
        <Enum name="GPIO_SD_10_ALT1" start="0x1" description="Selecting Pad: GPIO_SD_10 for Mode: ALT1" />
      </BitField>
    </Register>
    <Register start="+0x1F0" size="4" name="IOMUXC_LPUART1_RXD_SELECT_INPUT" access="Read/Write" description="LPUART1_RXD_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_SD_11_ALT2" start="0" description="Selecting Pad: GPIO_SD_11 for Mode: ALT2" />
        <Enum name="GPIO_09_ALT0" start="0x1" description="Selecting Pad: GPIO_09 for Mode: ALT0" />
      </BitField>
    </Register>
    <Register start="+0x1F4" size="4" name="IOMUXC_LPUART1_TXD_SELECT_INPUT" access="Read/Write" description="LPUART1_TXD_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_SD_12_ALT2" start="0" description="Selecting Pad: GPIO_SD_12 for Mode: ALT2" />
        <Enum name="GPIO_10_ALT0" start="0x1" description="Selecting Pad: GPIO_10 for Mode: ALT0" />
      </BitField>
    </Register>
    <Register start="+0x1F8" size="4" name="IOMUXC_LPUART2_RXD_SELECT_INPUT" access="Read/Write" description="LPUART2_RXD_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_SD_09_ALT2" start="0" description="Selecting Pad: GPIO_SD_09 for Mode: ALT2" />
        <Enum name="GPIO_13_ALT0" start="0x1" description="Selecting Pad: GPIO_13 for Mode: ALT0" />
      </BitField>
    </Register>
    <Register start="+0x1FC" size="4" name="IOMUXC_LPUART2_TXD_SELECT_INPUT" access="Read/Write" description="LPUART2_TXD_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_00_ALT0" start="0" description="Selecting Pad: GPIO_AD_00 for Mode: ALT0" />
        <Enum name="GPIO_SD_10_ALT2" start="0x1" description="Selecting Pad: GPIO_SD_10 for Mode: ALT2" />
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="IOMUXC_LPUART3_RXD_SELECT_INPUT" access="Read/Write" description="LPUART3_RXD_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_07_ALT1" start="0" description="Selecting Pad: GPIO_AD_07 for Mode: ALT1" />
        <Enum name="GPIO_11_ALT0" start="0x1" description="Selecting Pad: GPIO_11 for Mode: ALT0" />
        <Enum name="GPIO_07_ALT3" start="0x2" description="Selecting Pad: GPIO_07 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x204" size="4" name="IOMUXC_LPUART3_TXD_SELECT_INPUT" access="Read/Write" description="LPUART3_TXD_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_08_ALT1" start="0" description="Selecting Pad: GPIO_AD_08 for Mode: ALT1" />
        <Enum name="GPIO_12_ALT0" start="0x1" description="Selecting Pad: GPIO_12 for Mode: ALT0" />
        <Enum name="GPIO_08_ALT3" start="0x2" description="Selecting Pad: GPIO_08 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x208" size="4" name="IOMUXC_LPUART4_RXD_SELECT_INPUT" access="Read/Write" description="LPUART4_RXD_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_01_ALT0" start="0" description="Selecting Pad: GPIO_AD_01 for Mode: ALT0" />
        <Enum name="GPIO_05_ALT3" start="0x1" description="Selecting Pad: GPIO_05 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x20C" size="4" name="IOMUXC_LPUART4_TXD_SELECT_INPUT" access="Read/Write" description="LPUART4_TXD_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_02_ALT0" start="0" description="Selecting Pad: GPIO_AD_02 for Mode: ALT0" />
        <Enum name="GPIO_06_ALT3" start="0x1" description="Selecting Pad: GPIO_06 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x210" size="4" name="IOMUXC_NMI_GLUE_NMI_SELECT_INPUT" access="Read/Write" description="NMI_GLUE_NMI_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_13_ALT6" start="0" description="Selecting Pad: GPIO_AD_13 for Mode: ALT6" />
        <Enum name="GPIO_AD_00_ALT6" start="0x1" description="Selecting Pad: GPIO_AD_00 for Mode: ALT6" />
      </BitField>
    </Register>
    <Register start="+0x214" size="4" name="IOMUXC_SPDIF_IN1_SELECT_INPUT" access="Read/Write" description="SPDIF_IN1_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_10_ALT6" start="0" description="Selecting Pad: GPIO_10 for Mode: ALT6" />
        <Enum name="GPIO_04_ALT4" start="0x1" description="Selecting Pad: GPIO_04 for Mode: ALT4" />
      </BitField>
    </Register>
    <Register start="+0x218" size="4" name="IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT" access="Read/Write" description="SPDIF_TX_CLK2_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_12_ALT6" start="0" description="Selecting Pad: GPIO_12 for Mode: ALT6" />
        <Enum name="GPIO_06_ALT4" start="0x1" description="Selecting Pad: GPIO_06 for Mode: ALT4" />
      </BitField>
    </Register>
    <Register start="+0x21C" size="4" name="IOMUXC_USB_OTG_OC_SELECT_INPUT" access="Read/Write" description="USB_OTG_OC_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_01_ALT6" start="0" description="Selecting Pad: GPIO_AD_01 for Mode: ALT6" />
        <Enum name="GPIO_12_ALT3" start="0x1" description="Selecting Pad: GPIO_12 for Mode: ALT3" />
      </BitField>
    </Register>
    <Register start="+0x220" size="4" name="IOMUXC_XEV_GLUE_RXEV_SELECT_INPUT" access="Read/Write" description="XEV_GLUE_RXEV_SELECT_INPUT DAISY Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DAISY" description="Selecting Pads Involved in Daisy Chain.">
        <Enum name="GPIO_AD_07_ALT2" start="0" description="Selecting Pad: GPIO_AD_07 for Mode: ALT2" />
        <Enum name="GPIO_SD_00_ALT2" start="0x1" description="Selecting Pad: GPIO_SD_00 for Mode: ALT2" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="KPP" start="0x401FC000" description="KPP Registers">
    <Register start="+0" size="2" name="KPP_KPCR" access="Read/Write" description="Keypad Control Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="KRE" description="Keypad Row Enable">
        <Enum name="KRE_0" start="0" description="Row is not included in the keypad key press detect." />
        <Enum name="KRE_1" start="0x1" description="Row is included in the keypad key press detect." />
      </BitField>
      <BitField start="8" size="8" name="KCO" description="Keypad Column Strobe Open-Drain Enable">
        <Enum name="TOTEM_POLE" start="0" description="Column strobe output is totem pole drive." />
        <Enum name="OPEN_DRAIN" start="0x1" description="Column strobe output is open drain." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="KPP_KPSR" access="Read/Write" description="Keypad Status Register" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="KPKD" description="Keypad Key Depress">
        <Enum name="KPKD_0" start="0" description="No key presses detected" />
        <Enum name="KPKD_1" start="0x1" description="A key has been depressed" />
      </BitField>
      <BitField start="1" size="1" name="KPKR" description="Keypad Key Release">
        <Enum name="KPKR_0" start="0" description="No key release detected" />
        <Enum name="KPKR_1" start="0x1" description="All keys have been released" />
      </BitField>
      <BitField start="2" size="1" name="KDSC" description="Key Depress Synchronizer Clear">
        <Enum name="KDSC_0" start="0" description="No effect" />
        <Enum name="KDSC_1" start="0x1" description="Set bits that clear the keypad depress synchronizer chain" />
      </BitField>
      <BitField start="3" size="1" name="KRSS" description="Key Release Synchronizer Set">
        <Enum name="KRSS_0" start="0" description="No effect" />
        <Enum name="KRSS_1" start="0x1" description="Set bits which sets keypad release synchronizer chain" />
      </BitField>
      <BitField start="8" size="1" name="KDIE" description="Keypad Key Depress Interrupt Enable">
        <Enum name="KDIE_0" start="0" description="No interrupt request is generated when KPKD is set." />
        <Enum name="KDIE_1" start="0x1" description="An interrupt request is generated when KPKD is set." />
      </BitField>
      <BitField start="9" size="1" name="KRIE" description="Keypad Release Interrupt Enable">
        <Enum name="KRIE_0" start="0" description="No interrupt request is generated when KPKR is set." />
        <Enum name="KRIE_1" start="0x1" description="An interrupt request is generated when KPKR is set." />
      </BitField>
    </Register>
    <Register start="+0x4" size="2" name="KPP_KDDR" access="Read/Write" description="Keypad Data Direction Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="KRDD" description="Keypad Row Data Direction">
        <Enum name="INPUT" start="0" description="ROWn pin configured as an input." />
        <Enum name="OUTPUT" start="0x1" description="ROWn pin configured as an output." />
      </BitField>
      <BitField start="8" size="8" name="KCDD" description="Keypad Column Data Direction Register">
        <Enum name="INPUT" start="0" description="COLn pin is configured as an input." />
        <Enum name="OUTPUT" start="0x1" description="COLn pin is configured as an output." />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="KPP_KPDR" access="Read/Write" description="Keypad Data Register" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="KRD" description="Keypad Row Data" />
      <BitField start="8" size="8" name="KCD" description="Keypad Column Data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControl" start="0xE000E000" description="System Control Block">
    <Register start="+0x8" size="4" name="SCB_ACTLR" access="Read/Write" description="Auxiliary Control Register," reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="DISFOLD" description="Disables folding of IT instructions.">
        <Enum name="DISFOLD_0" start="0" description="Normal operation." />
      </BitField>
      <BitField start="10" size="1" name="FPEXCODIS" description="Disables FPU exception outputs.">
        <Enum name="FPEXCODIS_0" start="0" description="Normal operation." />
        <Enum name="FPEXCODIS_1" start="0x1" description="FPU exception outputs are disabled." />
      </BitField>
      <BitField start="11" size="1" name="DISRAMODE" description="Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions.">
        <Enum name="DISRAMODE_0" start="0" description="Normal operation." />
        <Enum name="DISRAMODE_1" start="0x1" description="Dynamic disabled." />
      </BitField>
      <BitField start="12" size="1" name="DISITMATBFLUSH" description="Disables ITM and DWT ATB flush.">
        <Enum name="DISITMATBFLUSH_1" start="0x1" description="ITM and DWT ATB flush disabled, this bit is always 1." />
      </BitField>
      <BitField start="13" size="1" name="DISBTACREAD" description="Disables BTAC read.">
        <Enum name="DISBTACREAD_0" start="0" description="Normal operation." />
        <Enum name="DISBTACREAD_1" start="0x1" description="BTAC is not used and only static branch prediction can occur." />
      </BitField>
      <BitField start="14" size="1" name="DISBTACALLOC" description="Disables BTAC allocate.">
        <Enum name="DISBTACALLOC_0" start="0" description="Normal operation." />
        <Enum name="DISBTACALLOC_1" start="0x1" description="No new entries are allocated in Branch Target Address Cache (BTAC), but existing entries can be updated." />
      </BitField>
      <BitField start="15" size="1" name="DISCRITAXIRUR" description="Disables critical AXI Read-Under-Read.">
        <Enum name="DISCRITAXIRUR_0" start="0" description="Normal operation." />
        <Enum name="DISCRITAXIRUR_1" start="0x1" description="An AXI read to Strongly-Ordered or Device memory, or an LDREX to Shareable memory, is not put on AXI if there are any outstanding reads on AXI. Transactions on AXI cannot be interrupted. This bit might reduce the time that these transactions are in progress and might improve worst case interrupt latency. Performance is decreased when this bit is set." />
      </BitField>
      <BitField start="16" size="5" name="DISDI" description="Disables dual-issued.">
        <Enum name="DISDI_0" start="0" description="Normal operation." />
        <Enum name="DISDI_1" start="0x1" description="Nothing can be dual-issued when this instruction type is in channel 0." />
      </BitField>
      <BitField start="21" size="5" name="DISISSCH1" description="Disables dual-issued.">
        <Enum name="DISISSCH1_0" start="0" description="Normal operation." />
        <Enum name="DISISSCH1_1" start="0x1" description="Nothing can be dual-issued when this instruction type is in channel 1." />
      </BitField>
      <BitField start="26" size="1" name="DISDYNADD" description="Disables dynamic allocation of ADD and SUB instructions">
        <Enum name="DISDYNADD_0" start="0" description="Normal operation. Some ADD and SUB instrctions are resolved in EX1." />
        <Enum name="DISDYNADD_1" start="0x1" description="All ADD and SUB instructions are resolved in EX2." />
      </BitField>
      <BitField start="27" size="1" name="DISCRITAXIRUW" description="Disables critical AXI read-under-write">
        <Enum name="DISCRITAXIRUW_0" start="0" description="Normal operation. This is backwards compatible with r0." />
        <Enum name="DISCRITAXIRUW_1" start="0x1" description="AXI reads to DEV/SO memory. Exclusive reads to Shareable memory are not initiated on the AXIM AR channel until all outstanding stores on AXI are complete." />
      </BitField>
      <BitField start="28" size="1" name="DISFPUISSOPT" description="Disables critical AXI read-under-write">
        <Enum name="DISFPUISSOPT_0" start="0" description="Normal operation." />
      </BitField>
    </Register>
    <Register start="+0xD00" size="4" name="SCB_CPUID" access="ReadOnly" description="CPUID Base Register" reset_value="0x410FC240" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="REVISION" description="Indicates patch release: 0x0 = Patch 0" />
      <BitField start="4" size="12" name="PARTNO" description="Indicates part number" />
      <BitField start="16" size="4" name="ARCHITECTURE" description="ARCHITECTURE" />
      <BitField start="20" size="4" name="VARIANT" description="Indicates processor revision: 0x2 = Revision 2" />
      <BitField start="24" size="8" name="IMPLEMENTER" description="Implementer code" />
    </Register>
    <Register start="+0xD04" size="4" name="SCB_ICSR" access="Read/Write" description="Interrupt Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="VECTACTIVE" description="Active exception number" />
      <BitField start="11" size="1" name="RETTOBASE" description="Indicates whether there are preempted active exceptions">
        <Enum name="RETTOBASE_0" start="0" description="there are preempted active exceptions to execute" />
        <Enum name="RETTOBASE_1" start="0x1" description="there are no active exceptions, or the currently-executing exception is the only active exception" />
      </BitField>
      <BitField start="12" size="9" name="VECTPENDING" description="Exception number of the highest priority pending enabled exception" />
      <BitField start="22" size="1" name="ISRPENDING" description="Interrupt pending flag, excluding NMI and Faults">
        <Enum name="ISRPENDING_0" start="0" description="No external interrupt pending." />
        <Enum name="ISRPENDING_1" start="0x1" description="External interrupt pending." />
      </BitField>
      <BitField start="25" size="1" name="PENDSTCLR" description="SysTick exception clear-pending bit">
        <Enum name="PENDSTCLR_0" start="0" description="no effect" />
        <Enum name="PENDSTCLR_1" start="0x1" description="removes the pending state from the SysTick exception" />
      </BitField>
      <BitField start="26" size="1" name="PENDSTSET" description="SysTick exception set-pending bit">
        <Enum name="PENDSTSET_0" start="0" description="write: no effect; read: SysTick exception is not pending" />
        <Enum name="PENDSTSET_1" start="0x1" description="write: changes SysTick exception state to pending; read: SysTick exception is pending" />
      </BitField>
      <BitField start="27" size="1" name="PENDSVCLR" description="PendSV clear-pending bit">
        <Enum name="PENDSVCLR_0" start="0" description="no effect" />
        <Enum name="PENDSVCLR_1" start="0x1" description="removes the pending state from the PendSV exception" />
      </BitField>
      <BitField start="28" size="1" name="PENDSVSET" description="PendSV set-pending bit">
        <Enum name="PENDSVSET_0" start="0" description="write: no effect; read: PendSV exception is not pending" />
        <Enum name="PENDSVSET_1" start="0x1" description="write: changes PendSV exception state to pending; read: PendSV exception is pending" />
      </BitField>
      <BitField start="31" size="1" name="NMIPENDSET" description="NMI set-pending bit">
        <Enum name="NMIPENDSET_0" start="0" description="write: no effect; read: NMI exception is not pending" />
        <Enum name="NMIPENDSET_1" start="0x1" description="write: changes NMI exception state to pending; read: NMI exception is pending" />
      </BitField>
    </Register>
    <Register start="+0xD08" size="4" name="SCB_VTOR" access="Read/Write" description="Vector Table Offset Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="25" name="TBLOFF" description="Vector table base offset" />
    </Register>
    <Register start="+0xD0C" size="4" name="SCB_AIRCR" access="Read/Write" description="Application Interrupt and Reset Control Register" reset_value="0xFA050000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VECTRESET" description="Writing 1 to this bit causes a local system reset">
        <Enum name="VECTRESET_0" start="0" description="No change" />
        <Enum name="VECTRESET_1" start="0x1" description="Causes a local system reset" />
      </BitField>
      <BitField start="1" size="1" name="VECTCLRACTIVE" description="Writing 1 to this bit clears all active state information for fixed and configurable exceptions.">
        <Enum name="VECTCLRACTIVE_0" start="0" description="No change" />
        <Enum name="VECTCLRACTIVE_1" start="0x1" description="Clears all active state information for fixed and configurable exceptions" />
      </BitField>
      <BitField start="2" size="1" name="SYSRESETREQ" description="System reset request">
        <Enum name="SYSRESETREQ_0" start="0" description="no system reset request" />
        <Enum name="SYSRESETREQ_1" start="0x1" description="asserts a signal to the outer system that requests a reset" />
      </BitField>
      <BitField start="8" size="3" name="PRIGROUP" description="Interrupt priority grouping field. This field determines the split of group priority from subpriority." />
      <BitField start="15" size="1" name="ENDIANNESS" description="Data endianness">
        <Enum name="ENDIANNESS_0" start="0" description="Little-endian" />
        <Enum name="ENDIANNESS_1" start="0x1" description="Big-endian" />
      </BitField>
      <BitField start="16" size="16" name="VECTKEY" description="Register key" />
    </Register>
    <Register start="+0xD10" size="4" name="SCB_SCR" access="Read/Write" description="System Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SLEEPONEXIT" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode">
        <Enum name="SLEEPONEXIT_0" start="0" description="o not sleep when returning to Thread mode" />
        <Enum name="SLEEPONEXIT_1" start="0x1" description="enter sleep, or deep sleep, on return from an ISR" />
      </BitField>
      <BitField start="2" size="1" name="SLEEPDEEP" description="Controls whether the processor uses sleep or deep sleep as its low power mode">
        <Enum name="SLEEPDEEP_0" start="0" description="sleep" />
        <Enum name="SLEEPDEEP_1" start="0x1" description="deep sleep" />
      </BitField>
      <BitField start="4" size="1" name="SEVONPEND" description="Send Event on Pending bit">
        <Enum name="SEVONPEND_0" start="0" description="only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" />
        <Enum name="SEVONPEND_1" start="0x1" description="enabled events and all interrupts, including disabled interrupts, can wakeup the processor" />
      </BitField>
    </Register>
    <Register start="+0xD14" size="4" name="SCB_CCR" access="Read/Write" description="Configuration and Control Register" reset_value="0x40000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONBASETHRDENA" description="Indicates how the processor enters Thread mode">
        <Enum name="NONBASETHRDENA_0" start="0" description="processor can enter Thread mode only when no exception is active" />
        <Enum name="NONBASETHRDENA_1" start="0x1" description="processor can enter Thread mode from any level under the control of an EXC_RETURN value" />
      </BitField>
      <BitField start="1" size="1" name="USERSETMPEND" description="Enables unprivileged software access to the STIR">
        <Enum name="USERSETMPEND_0" start="0" description="disable" />
        <Enum name="USERSETMPEND_1" start="0x1" description="enable" />
      </BitField>
      <BitField start="3" size="1" name="UNALIGN_TRP" description="Enables unaligned access traps">
        <Enum name="UNALIGN_TRP_0" start="0" description="do not trap unaligned halfword and word accesses" />
        <Enum name="UNALIGN_TRP_1" start="0x1" description="trap unaligned halfword and word accesses" />
      </BitField>
      <BitField start="4" size="1" name="DIV_0_TRP" description="Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0">
        <Enum name="DIV_0_TRP_0" start="0" description="do not trap divide by 0" />
        <Enum name="DIV_0_TRP_1" start="0x1" description="trap divide by 0" />
      </BitField>
      <BitField start="8" size="1" name="BFHFNMIGN" description="Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions.">
        <Enum name="BFHFNMIGN_0" start="0" description="data bus faults caused by load and store instructions cause a lock-up" />
        <Enum name="BFHFNMIGN_1" start="0x1" description="handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions" />
      </BitField>
      <BitField start="9" size="1" name="STKALIGN" description="Indicates stack alignment on exception entry">
        <Enum name="STKALIGN_0" start="0" description="4-byte aligned" />
        <Enum name="STKALIGN_1" start="0x1" description="8-byte aligned" />
      </BitField>
      <BitField start="16" size="1" name="DC" description="Enables L1 data cache.">
        <Enum name="DC_0" start="0" description="L1 data cache disabled" />
        <Enum name="DC_1" start="0x1" description="L1 data cache enabled" />
      </BitField>
      <BitField start="17" size="1" name="IC" description="Enables L1 instruction cache.">
        <Enum name="IC_0" start="0" description="L1 instruction cache disabled" />
        <Enum name="IC_1" start="0x1" description="L1 instruction cache enabled" />
      </BitField>
      <BitField start="18" size="1" name="BP" description="Always reads-as-one. It indicates branch prediction is enabled." />
    </Register>
    <Register start="+0xD18" size="4" name="SCB_SHPR1" access="Read/Write" description="System Handler Priority Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PRI_4" description="Priority of system handler 4, MemManage" />
      <BitField start="8" size="8" name="PRI_5" description="Priority of system handler 5, BusFault" />
      <BitField start="16" size="8" name="PRI_6" description="Priority of system handler 6, UsageFault" />
    </Register>
    <Register start="+0xD1C" size="4" name="SCB_SHPR2" access="Read/Write" description="System Handler Priority Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="PRI_11" description="Priority of system handler 11, SVCall" />
    </Register>
    <Register start="+0xD20" size="4" name="SCB_SHPR3" access="Read/Write" description="System Handler Priority Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="PRI_14" description="Priority of system handler 14, PendSV" />
      <BitField start="24" size="8" name="PRI_15" description="Priority of system handler 15, SysTick exception" />
    </Register>
    <Register start="+0xD24" size="4" name="SCB_SHCSR" access="Read/Write" description="System Handler Control and State Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEMFAULTACT" description="MemManage exception active bit">
        <Enum name="MEMFAULTACT_0" start="0" description="exception is not active" />
        <Enum name="MEMFAULTACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="1" size="1" name="BUSFAULTACT" description="BusFault exception active bit">
        <Enum name="BUSFAULTACT_0" start="0" description="exception is not active" />
        <Enum name="BUSFAULTACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="3" size="1" name="USGFAULTACT" description="UsageFault exception active bit">
        <Enum name="USGFAULTACT_0" start="0" description="exception is not active" />
        <Enum name="USGFAULTACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="7" size="1" name="SVCALLACT" description="SVCall active bit">
        <Enum name="SVCALLACT_0" start="0" description="exception is not active" />
        <Enum name="SVCALLACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="8" size="1" name="MONITORACT" description="Debug monitor active bit">
        <Enum name="MONITORACT_0" start="0" description="exception is not active" />
        <Enum name="MONITORACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="10" size="1" name="PENDSVACT" description="PendSV exception active bit">
        <Enum name="PENDSVACT_0" start="0" description="exception is not active" />
        <Enum name="PENDSVACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="11" size="1" name="SYSTICKACT" description="SysTick exception active bit">
        <Enum name="SYSTICKACT_0" start="0" description="exception is not active" />
        <Enum name="SYSTICKACT_1" start="0x1" description="exception is active" />
      </BitField>
      <BitField start="12" size="1" name="USGFAULTPENDED" description="UsageFault exception pending bit">
        <Enum name="USGFAULTPENDED_0" start="0" description="exception is not pending" />
        <Enum name="USGFAULTPENDED_1" start="0x1" description="exception is pending" />
      </BitField>
      <BitField start="13" size="1" name="MEMFAULTPENDED" description="MemManage exception pending bit">
        <Enum name="MEMFAULTPENDED_0" start="0" description="exception is not pending" />
        <Enum name="MEMFAULTPENDED_1" start="0x1" description="exception is pending" />
      </BitField>
      <BitField start="14" size="1" name="BUSFAULTPENDED" description="BusFault exception pending bit">
        <Enum name="BUSFAULTPENDED_0" start="0" description="exception is not pending" />
        <Enum name="BUSFAULTPENDED_1" start="0x1" description="exception is pending" />
      </BitField>
      <BitField start="15" size="1" name="SVCALLPENDED" description="SVCall pending bit">
        <Enum name="SVCALLPENDED_0" start="0" description="exception is not pending" />
        <Enum name="SVCALLPENDED_1" start="0x1" description="exception is pending" />
      </BitField>
      <BitField start="16" size="1" name="MEMFAULTENA" description="MemManage enable bit">
        <Enum name="MEMFAULTENA_0" start="0" description="disable the exception" />
        <Enum name="MEMFAULTENA_1" start="0x1" description="enable the exception" />
      </BitField>
      <BitField start="17" size="1" name="BUSFAULTENA" description="BusFault enable bit">
        <Enum name="BUSFAULTENA_0" start="0" description="disable the exception" />
        <Enum name="BUSFAULTENA_1" start="0x1" description="enable the exception" />
      </BitField>
      <BitField start="18" size="1" name="USGFAULTENA" description="UsageFault enable bit">
        <Enum name="USGFAULTENA_0" start="0" description="disable the exception" />
        <Enum name="USGFAULTENA_1" start="0x1" description="enable the exception" />
      </BitField>
    </Register>
    <Register start="+0xD28" size="4" name="SCB_CFSR" access="Read/Write" description="Configurable Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IACCVIOL" description="Instruction access violation flag">
        <Enum name="IACCVIOL_0" start="0" description="no instruction access violation fault" />
        <Enum name="IACCVIOL_1" start="0x1" description="the processor attempted an instruction fetch from a location that does not permit execution" />
      </BitField>
      <BitField start="1" size="1" name="DACCVIOL" description="Data access violation flag">
        <Enum name="DACCVIOL_0" start="0" description="no data access violation fault" />
        <Enum name="DACCVIOL_1" start="0x1" description="the processor attempted a load or store at a location that does not permit the operation" />
      </BitField>
      <BitField start="3" size="1" name="MUNSTKERR" description="MemManage fault on unstacking for a return from exception">
        <Enum name="MUNSTKERR_0" start="0" description="no unstacking fault" />
        <Enum name="MUNSTKERR_1" start="0x1" description="unstack for an exception return has caused one or more access violations" />
      </BitField>
      <BitField start="4" size="1" name="MSTKERR" description="MemManage fault on stacking for exception entry">
        <Enum name="MSTKERR_0" start="0" description="no stacking fault" />
        <Enum name="MSTKERR_1" start="0x1" description="stacking for an exception entry has caused one or more access violations" />
      </BitField>
      <BitField start="5" size="1" name="MLSPERR" description="MemManage fault occurred during floating-point lazy state preservation">
        <Enum name="MLSPERR_0" start="0" description="No MemManage fault occurred during floating-point lazy state preservation" />
        <Enum name="MLSPERR_1" start="0x1" description="A MemManage fault occurred during floating-point lazy state preservation" />
      </BitField>
      <BitField start="7" size="1" name="MMARVALID" description="MemManage Fault Address Register (MMFAR) valid flag">
        <Enum name="MMARVALID_0" start="0" description="value in MMAR is not a valid fault address" />
        <Enum name="MMARVALID_1" start="0x1" description="MMAR holds a valid fault address" />
      </BitField>
      <BitField start="8" size="1" name="IBUSERR" description="Instruction bus error">
        <Enum name="IBUSERR_0" start="0" description="no instruction bus error" />
        <Enum name="IBUSERR_1" start="0x1" description="instruction bus error" />
      </BitField>
      <BitField start="9" size="1" name="PRECISERR" description="Precise data bus error">
        <Enum name="PRECISERR_0" start="0" description="no precise data bus error" />
        <Enum name="PRECISERR_1" start="0x1" description="a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault" />
      </BitField>
      <BitField start="10" size="1" name="IMPRECISERR" description="Imprecise data bus error">
        <Enum name="IMPRECISERR_0" start="0" description="no imprecise data bus error" />
        <Enum name="IMPRECISERR_1" start="0x1" description="a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error" />
      </BitField>
      <BitField start="11" size="1" name="UNSTKERR" description="BusFault on unstacking for a return from exception">
        <Enum name="UNSTKERR_0" start="0" description="no unstacking fault" />
        <Enum name="UNSTKERR_1" start="0x1" description="unstack for an exception return has caused one or more BusFaults" />
      </BitField>
      <BitField start="12" size="1" name="STKERR" description="BusFault on stacking for exception entry">
        <Enum name="STKERR_0" start="0" description="no stacking fault" />
        <Enum name="STKERR_1" start="0x1" description="stacking for an exception entry has caused one or more BusFaults" />
      </BitField>
      <BitField start="13" size="1" name="LSPERR" description="Bus fault occurred during floating-point lazy state preservation">
        <Enum name="LSPERR_0" start="0" description="No bus fault occurred during floating-point lazy state preservation" />
        <Enum name="LSPERR_1" start="0x1" description="A bus fault occurred during floating-point lazy state preservation" />
      </BitField>
      <BitField start="15" size="1" name="BFARVALID" description="BusFault Address Register (BFAR) valid flag">
        <Enum name="BFARVALID_0" start="0" description="value in BFAR is not a valid fault address" />
        <Enum name="BFARVALID_1" start="0x1" description="BFAR holds a valid fault address" />
      </BitField>
      <BitField start="16" size="1" name="UNDEFINSTR" description="Undefined instruction UsageFault">
        <Enum name="UNDEFINSTR_0" start="0" description="no undefined instruction UsageFault" />
        <Enum name="UNDEFINSTR_1" start="0x1" description="the processor has attempted to execute an undefined instruction" />
      </BitField>
      <BitField start="17" size="1" name="INVSTATE" description="Invalid state UsageFault">
        <Enum name="INVSTATE_0" start="0" description="no invalid state UsageFault" />
        <Enum name="INVSTATE_1" start="0x1" description="the processor has attempted to execute an instruction that makes illegal use of the EPSR" />
      </BitField>
      <BitField start="18" size="1" name="INVPC" description="Invalid PC load UsageFault, caused by an invalid PC load by EXC_RETURN">
        <Enum name="INVPC_0" start="0" description="no invalid PC load UsageFault" />
        <Enum name="INVPC_1" start="0x1" description="the processor has attempted an illegal load of EXC_RETURN to the PC" />
      </BitField>
      <BitField start="19" size="1" name="NOCP" description="No coprocessor UsageFault">
        <Enum name="NOCP_0" start="0" description="no UsageFault caused by attempting to access a coprocessor" />
        <Enum name="NOCP_1" start="0x1" description="the processor has attempted to access a coprocessor" />
      </BitField>
      <BitField start="24" size="1" name="UNALIGNED" description="Unaligned access UsageFault">
        <Enum name="UNALIGNED_0" start="0" description="no unaligned access fault, or unaligned access trapping not enabled" />
        <Enum name="UNALIGNED_1" start="0x1" description="the processor has made an unaligned memory access" />
      </BitField>
      <BitField start="25" size="1" name="DIVBYZERO" description="Divide by zero UsageFault">
        <Enum name="DIVBYZERO_0" start="0" description="no divide by zero fault, or divide by zero trapping not enabled" />
        <Enum name="DIVBYZERO_1" start="0x1" description="the processor has executed an SDIV or UDIV instruction with a divisor of 0" />
      </BitField>
    </Register>
    <Register start="+0xD2C" size="4" name="SCB_HFSR" access="Read/Write" description="HardFault Status register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VECTTBL" description="Indicates a BusFault on a vector table read during exception processing.">
        <Enum name="VECTTBL_0" start="0" description="no BusFault on vector table read" />
        <Enum name="VECTTBL_1" start="0x1" description="BusFault on vector table read" />
      </BitField>
      <BitField start="30" size="1" name="FORCED" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handles, either because of priority or because it is disabled.">
        <Enum name="FORCED_0" start="0" description="no forced HardFault" />
        <Enum name="FORCED_1" start="0x1" description="forced HardFault" />
      </BitField>
      <BitField start="31" size="1" name="DEBUGEVT" description="Reserved for Debug use. When writing to the register you must write 0 to this bit, otherwise behavior is Unpredictable.">
        <Enum name="DEBUGEVT_0" start="0" description="No Debug event has occurred." />
        <Enum name="DEBUGEVT_1" start="0x1" description="Debug event has occurred. The Debug Fault Status Register has been updated." />
      </BitField>
    </Register>
    <Register start="+0xD30" size="4" name="SCB_DFSR" access="Read/Write" description="Debug Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALTED" description="Indicates a debug event generated by either a C_HALT or C_STEP request, triggered by a write to the DHCSR or a step request triggered by setting DEMCR.MON_STEP to 1.">
        <Enum name="HALTED_0" start="0" description="No active halt request debug event" />
        <Enum name="HALTED_1" start="0x1" description="Halt request debug event active" />
      </BitField>
      <BitField start="1" size="1" name="BKPT" description="Debug event generated by BKPT instruction execution or a breakpoint match in FPB">
        <Enum name="BKPT_0" start="0" description="No current breakpoint debug event" />
        <Enum name="BKPT_1" start="0x1" description="At least one current breakpoint debug event" />
      </BitField>
      <BitField start="2" size="1" name="DWTTRAP" description="Debug event generated by the DWT">
        <Enum name="DWTTRAP_0" start="0" description="No current debug events generated by the DWT" />
        <Enum name="DWTTRAP_1" start="0x1" description="At least one current debug event generated by the DWT" />
      </BitField>
      <BitField start="3" size="1" name="VCATCH" description="Indicates triggering of a Vector catch">
        <Enum name="VCATCH_0" start="0" description="No Vector catch triggered" />
        <Enum name="VCATCH_1" start="0x1" description="Vector catch triggered" />
      </BitField>
      <BitField start="4" size="1" name="EXTERNAL" description="Debug event generated because of the assertion of an external debug request">
        <Enum name="EXTERNAL_0" start="0" description="No external debug request debug event" />
        <Enum name="EXTERNAL_1" start="0x1" description="External debug request debug event" />
      </BitField>
    </Register>
    <Register start="+0xD34" size="4" name="SCB_MMFAR" access="Read/Write" description="MemManage Fault Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Address of MemManage fault location" />
    </Register>
    <Register start="+0xD38" size="4" name="SCB_BFAR" access="Read/Write" description="BusFault Address Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="Address of the BusFault location" />
    </Register>
    <Register start="+0xD40" size="4" name="SCB_ID_PFR0" access="ReadOnly" description="Processor Feature Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="STATE0" description="ARM instruction set support">
        <Enum name="STATE0_0" start="0" description="ARMv7-M unused" />
        <Enum name="STATE0_1" start="0x1" description="ARMv7-M unused" />
        <Enum name="STATE0_2" start="0x2" description="ARMv7-M unused" />
        <Enum name="STATE0_3" start="0x3" description="Support for Thumb encoding including Thumb-2 technology, with all basic 16-bit and 32-bit instructions." />
      </BitField>
      <BitField start="4" size="4" name="STATE1" description="Thumb instruction set support">
        <Enum name="STATE1_0" start="0" description="The processor does not support the ARM instruction set." />
        <Enum name="STATE1_1" start="0x1" description="ARMv7-M unused" />
      </BitField>
      <BitField start="8" size="4" name="STATE2" description="ARMv7-M unused" />
      <BitField start="12" size="4" name="STATE3" description="ARMv7-M unused" />
    </Register>
    <Register start="+0xD44" size="4" name="SCB_ID_PFR1" access="ReadOnly" description="Processor Feature Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="4" name="PROGMODEL" description="M profile programmers' model">
        <Enum name="PROGMODEL_0" start="0" description="ARMv7-M unused" />
        <Enum name="PROGMODEL_2" start="0x2" description="Two-stack programmers' model supported" />
      </BitField>
    </Register>
    <Register start="+0xD48" size="4" name="SCB_ID_DFR0" access="ReadOnly" description="Debug Feature Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="4" name="DEBUGMODEL" description="Support for memory-mapped debug model for M profile processors">
        <Enum name="DEBUGMODEL_0" start="0" description="Not supported" />
        <Enum name="DEBUGMODEL_1" start="0x1" description="Support for M profile Debug architecture, with memory-mapped access." />
      </BitField>
    </Register>
    <Register start="+0xD4C" size="4" name="SCB_ID_AFR0" access="ReadOnly" description="Auxiliary Feature Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="IMPLEMENTATION_DEFINED0" description="Gives information about the IMPLEMENTATION DEFINED features of a processor implementation." />
      <BitField start="4" size="4" name="IMPLEMENTATION_DEFINED1" description="Gives information about the IMPLEMENTATION DEFINED features of a processor implementation." />
      <BitField start="8" size="4" name="IMPLEMENTATION_DEFINED2" description="Gives information about the IMPLEMENTATION DEFINED features of a processor implementation." />
      <BitField start="12" size="4" name="IMPLEMENTATION_DEFINED3" description="Gives information about the IMPLEMENTATION DEFINED features of a processor implementation." />
    </Register>
    <Register start="+0xD50" size="4" name="SCB_ID_MMFR0" access="ReadOnly" description="Memory Model Feature Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="4" name="PMSASUPPORT" description="Indicates support for a PMSA">
        <Enum name="PMSASUPPORT_0" start="0" description="Not supported" />
        <Enum name="PMSASUPPORT_1" start="0x1" description="ARMv7-M unused" />
        <Enum name="PMSASUPPORT_2" start="0x2" description="ARMv7-M unused" />
        <Enum name="PMSASUPPORT_3" start="0x3" description="PMSAv7, providing support for a base region and subregions." />
      </BitField>
      <BitField start="8" size="4" name="OUTERMOST_SHAREABILITY" description="Indicates the outermost shareability domain implemented">
        <Enum name="OUTERMOST_SHAREABILITY_0" start="0" description="Implemented as Non-cacheable" />
        <Enum name="OUTERMOST_SHAREABILITY_1" start="0x1" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_2" start="0x2" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_3" start="0x3" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_4" start="0x4" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_5" start="0x5" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_6" start="0x6" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_7" start="0x7" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_8" start="0x8" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_9" start="0x9" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_10" start="0xA" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_11" start="0xB" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_12" start="0xC" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_13" start="0xD" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_14" start="0xE" description="ARMv7-M unused" />
        <Enum name="OUTERMOST_SHAREABILITY_15" start="0xF" description="Shareability ignored." />
      </BitField>
      <BitField start="12" size="4" name="SHAREABILITY_LEVELS" description="Indicates the number of shareability levels implemented">
        <Enum name="SHAREABILITY_LEVELS_0" start="0" description="One level of shareability implemented" />
        <Enum name="SHAREABILITY_LEVELS_1" start="0x1" description="ARMv7-M unused" />
      </BitField>
      <BitField start="16" size="4" name="TCM_SUPPORT" description="Indicates the support for Tightly Coupled Memory">
        <Enum name="TCM_SUPPORT_0" start="0" description="No tightly coupled memories implemented." />
        <Enum name="TCM_SUPPORT_1" start="0x1" description="Tightly coupled memories implemented with IMPLEMENTATION DEFINED control." />
        <Enum name="TCM_SUPPORT_2" start="0x2" description="ARMv7-M unused" />
      </BitField>
      <BitField start="20" size="4" name="AUXILIARY_REGISTERS" description="Indicates the support for Auxiliary registers">
        <Enum name="AUXILIARY_REGISTERS_0" start="0" description="Not supported" />
        <Enum name="AUXILIARY_REGISTERS_1" start="0x1" description="Support for Auxiliary Control Register only." />
        <Enum name="AUXILIARY_REGISTERS_2" start="0x2" description="ARMv7-M unused" />
      </BitField>
    </Register>
    <Register start="+0xD54" size="4" name="SCB_ID_MMFR1" access="ReadOnly" description="Memory Model Feature Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ID_MMFR1" description="Gives information about the implemented memory model and memory management support." />
    </Register>
    <Register start="+0xD58" size="4" name="SCB_ID_MMFR2" access="ReadOnly" description="Memory Model Feature Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="4" name="WFI_STALL" description="Indicates the support for Wait For Interrupt (WFI) stalling">
        <Enum name="WFI_STALL_0" start="0" description="Not supported" />
        <Enum name="WFI_STALL_1" start="0x1" description="Support for WFI stalling" />
      </BitField>
    </Register>
    <Register start="+0xD5C" size="4" name="SCB_ID_MMFR3" access="ReadOnly" description="Memory Model Feature Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ID_MMFR3" description="Gives information about the implemented memory model and memory management support." />
    </Register>
    <Register start="+0xD60" size="4" name="SCB_ID_ISAR0" access="ReadOnly" description="Instruction Set Attributes Register 0" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="4" name="BITCOUNT_INSTRS" description="Indicates the supported Bit Counting instructions">
        <Enum name="BITCOUNT_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="BITCOUNT_INSTRS_1" start="0x1" description="Adds support for the CLZ instruction" />
      </BitField>
      <BitField start="8" size="4" name="BITFIELD_INSTRS" description="Indicates the supported BitField instructions">
        <Enum name="BITFIELD_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="BITFIELD_INSTRS_1" start="0x1" description="Adds support for the BFC, BFI, SBFX, and UBFX instructions" />
      </BitField>
      <BitField start="12" size="4" name="CMPBRANCH_INSTRS" description="Indicates the supported combined Compare and Branch instructions">
        <Enum name="CMPBRANCH_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="CMPBRANCH_INSTRS_1" start="0x1" description="Adds support for the CBNZ and CBZ instructions" />
      </BitField>
      <BitField start="16" size="4" name="COPROC_INSTRS" description="Indicates the supported Coprocessor instructions">
        <Enum name="COPROC_INSTRS_0" start="0" description="None supported, except for separately attributed architectures, for example the Floating-point extension" />
        <Enum name="COPROC_INSTRS_1" start="0x1" description="Adds support for generic CDP, LDC, MCR, MRC, and STC instructions" />
        <Enum name="COPROC_INSTRS_2" start="0x2" description="As for 1, and adds support for generic CDP2, LDC2, MCR2, MRC2, and STC2 instructions" />
        <Enum name="COPROC_INSTRS_3" start="0x3" description="As for 2, and adds support for generic MCRR and MRRC instructions" />
        <Enum name="COPROC_INSTRS_4" start="0x4" description="As for 3, and adds support for generic MCRR2 and MRRC2 instructions" />
      </BitField>
      <BitField start="20" size="4" name="DEBUG_INSTRS" description="Indicates the supported Debug instructions">
        <Enum name="DEBUG_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="DEBUG_INSTRS_1" start="0x1" description="Adds support for the BKPT instruction" />
      </BitField>
      <BitField start="24" size="4" name="DIVIDE_INSTRS" description="Indicates the supported Divide instructions">
        <Enum name="DIVIDE_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="DIVIDE_INSTRS_1" start="0x1" description="Adds support for the SDIV and UDIV instructions" />
      </BitField>
    </Register>
    <Register start="+0xD64" size="4" name="SCB_ID_ISAR1" access="ReadOnly" description="Instruction Set Attributes Register 1" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="EXTEND_INSTRS" description="Indicates the supported Extend instructions">
        <Enum name="EXTEND_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="EXTEND_INSTRS_1" start="0x1" description="Adds support for the SXTB, SXTH, UXTB, and UXTH instructions" />
        <Enum name="EXTEND_INSTRS_2" start="0x2" description="As for 1, and adds support for the SXTAB, SXTAB16, SXTAH, SXTB16, UXTAB, UXTAB16, UXTAH, and UXTB16 instructions" />
      </BitField>
      <BitField start="16" size="4" name="IFTHEN_INSTRS" description="Indicates the supported IfThen instructions">
        <Enum name="IFTHEN_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="IFTHEN_INSTRS_1" start="0x1" description="Adds support for the IT instructions, and for the IT bits in the PSRs" />
      </BitField>
      <BitField start="20" size="4" name="IMMEDIATE_INSTRS" description="Indicates the support for data-processing instructions with long immediate">
        <Enum name="IMMEDIATE_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="IMMEDIATE_INSTRS_1" start="0x1" description="Adds support for the ADDW, MOVW, MOVT, and SUBW instructions" />
      </BitField>
      <BitField start="24" size="4" name="INTERWORK_INSTRS" description="Indicates the supported Interworking instructions">
        <Enum name="INTERWORK_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="INTERWORK_INSTRS_1" start="0x1" description="Adds support for the BX instruction, and the T bit in the PSR" />
        <Enum name="INTERWORK_INSTRS_2" start="0x2" description="As for 1, and adds support for the BLX instruction, and PC loads have BX-like behavior" />
        <Enum name="INTERWORK_INSTRS_3" start="0x3" description="ARMv7-M unused" />
      </BitField>
    </Register>
    <Register start="+0xD68" size="4" name="SCB_ID_ISAR2" access="ReadOnly" description="Instruction Set Attributes Register 2" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="LOADSTORE_INSTRS" description="Indicates the supported additional load and store instructions">
        <Enum name="LOADSTORE_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="LOADSTORE_INSTRS_1" start="0x1" description="Adds support for the LDRD and STRD instructions" />
      </BitField>
      <BitField start="4" size="4" name="MEMHINT_INSTRS" description="Indicates the supported Memory Hint instructions">
        <Enum name="MEMHINT_INSTRS_0" start="0" description="None supported, ARMv7-M unused." />
        <Enum name="MEMHINT_INSTRS_1" start="0x1" description="Adds support for the PLD instruction, ARMv7-M unused." />
        <Enum name="MEMHINT_INSTRS_2" start="0x2" description="As for 1, ARMv7-M unused." />
        <Enum name="MEMHINT_INSTRS_3" start="0x3" description="As for 1 or 2, and adds support for the PLI instruction." />
      </BitField>
      <BitField start="8" size="4" name="MULTIACCESSINT_INSTRS" description="Indicates the support for multi-access interruptible instructions">
        <Enum name="MULTIACCESSINT_INSTRS_0" start="0" description="None supported. This means the LDM and STM instructions are not interruptible. ARMv7-M unused." />
        <Enum name="MULTIACCESSINT_INSTRS_1" start="0x1" description="LDM and STM instructions are restartable." />
        <Enum name="MULTIACCESSINT_INSTRS_2" start="0x2" description="LDM and STM instructions are continuable." />
      </BitField>
      <BitField start="12" size="4" name="MULT_INSTRS" description="Indicates the supported additional Multiply instructions">
        <Enum name="MULT_INSTRS_0" start="0" description="None supported. This means only MUL is supported. ARMv7-M unused." />
        <Enum name="MULT_INSTRS_1" start="0x1" description="Adds support for the MLA instruction, ARMv7-M unused." />
        <Enum name="MULT_INSTRS_2" start="0x2" description="As for 1, and adds support for the MLS instruction." />
      </BitField>
      <BitField start="16" size="4" name="MULTS_INSTRS" description="Indicates the supported advanced signed Multiply instructions">
        <Enum name="MULTS_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="MULTS_INSTRS_1" start="0x1" description="Adds support for the SMULL and SMLAL instructions" />
        <Enum name="MULTS_INSTRS_2" start="0x2" description="As for 1, and adds support for the SMLABB, SMLABT, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLATB, SMLATT, SMLAWB, SMLAWT, SMULBB, SMULBT, SMULTB, SMULTT, SMULWB, and SMULWT instructions." />
        <Enum name="MULTS_INSTRS_3" start="0x3" description="As for 2, and adds support for the SMLAD, SMLADX, SMLALD, SMLALDX, SMLSD, SMLSDX, SMLSLD, SMLSLDX, SMMLA, SMMLAR, SMMLS, SMMLSR, SMMUL, SMMULR, SMUAD, SMUADX, SMUSD, and SMUSDX instructions." />
      </BitField>
      <BitField start="20" size="4" name="MULTU_INSTRS" description="Indicates the supported advanced unsigned Multiply instructions">
        <Enum name="MULTU_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="MULTU_INSTRS_1" start="0x1" description="Adds support for the UMULL and UMLAL instructions." />
        <Enum name="MULTU_INSTRS_2" start="0x2" description="As for 1, and adds support for the UMAAL instruction." />
      </BitField>
      <BitField start="28" size="4" name="REVERSAL_INSTRS" description="Indicates the supported Reversal instructions">
        <Enum name="REVERSAL_INSTRS_0" start="0" description="None supported, ARMv7-M unused" />
        <Enum name="REVERSAL_INSTRS_1" start="0x1" description="Adds support for the REV, REV16, and REVSH instructions, ARMv7-M unused." />
        <Enum name="REVERSAL_INSTRS_2" start="0x2" description="As for 1, and adds support for the RBIT instruction." />
      </BitField>
    </Register>
    <Register start="+0xD6C" size="4" name="SCB_ID_ISAR3" access="ReadOnly" description="Instruction Set Attributes Register 3" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SATURATE_INSTRS" description="Indicates the supported Saturate instructions">
        <Enum name="SATURATE_INSTRS_0" start="0" description="None supported" />
        <Enum name="SATURATE_INSTRS_1" start="0x1" description="Adds support for the QADD, QDADD, QDSUB, and QSUB instructions, and for the Q bit in the PSRs." />
      </BitField>
      <BitField start="4" size="4" name="SIMD_INSTRS" description="Indicates the supported SIMD instructions">
        <Enum name="SIMD_INSTRS_0" start="0" description="None supported, ARMv7-M unused." />
        <Enum name="SIMD_INSTRS_1" start="0x1" description="Adds support for the SSAT and USAT instructions, and for the Q bit in the PSRs." />
        <Enum name="SIMD_INSTRS_3" start="0x3" description="As for 1, and adds support for the PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB16, USUB8, USAX, UXTAB16, and UXTB16 instructions. Also adds support for the GE[3:0] bits in the PSRs." />
      </BitField>
      <BitField start="8" size="4" name="SVC_INSTRS" description="Indicates the supported SVC instructions">
        <Enum name="SVC_INSTRS_0" start="0" description="None supported, ARMv7-M unused." />
        <Enum name="SVC_INSTRS_1" start="0x1" description="Adds support for the SVC instruction." />
      </BitField>
      <BitField start="12" size="4" name="SYNCHPRIM_INSTRS" description="Together with the ID_ISAR4[SYNCHPRIM_INSTRS_FRAC] indicates the supported Synchronization Primitives" />
      <BitField start="16" size="4" name="TABBRANCH_INSTRS" description="Indicates the supported Table Branch instructions">
        <Enum name="TABBRANCH_INSTRS_0" start="0" description="None supported, ARMv7-M unused." />
        <Enum name="TABBRANCH_INSTRS_1" start="0x1" description="Adds support for the TBB and TBH instructions." />
      </BitField>
      <BitField start="20" size="4" name="THUMBCOPY_INSTRS" description="Indicates the supported non flag-setting MOV instructions">
        <Enum name="THUMBCOPY_INSTRS_0" start="0" description="None supported, ARMv7-M unused." />
        <Enum name="THUMBCOPY_INSTRS_1" start="0x1" description="Adds support for encoding T1 of the MOV (register) instruction copying from a low register to a low register." />
      </BitField>
      <BitField start="24" size="4" name="TRUENOP_INSTRS" description="Indicates the supported non flag-setting MOV instructions">
        <Enum name="TRUENOP_INSTRS_0" start="0" description="None supported, ARMv7-M unused." />
        <Enum name="TRUENOP_INSTRS_1" start="0x1" description="Adds support for encoding T1 of the MOV (register) instruction copying from a low register to a low register." />
      </BitField>
    </Register>
    <Register start="+0xD70" size="4" name="SCB_ID_ISAR4" access="ReadOnly" description="Instruction Set Attributes Register 4" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="UNPRIV_INSTRS" description="Indicates the supported unprivileged instructions. These are the instruction variants indicated by a T suffix.">
        <Enum name="UNPRIV_INSTRS_0" start="0" description="None supported, ARMv7-M unused." />
        <Enum name="UNPRIV_INSTRS_1" start="0x1" description="Adds support for the LDRBT, LDRT, STRBT, and STRT instructions." />
        <Enum name="UNPRIV_INSTRS_2" start="0x2" description="As for 1, and adds support for the LDRHT, LDRSBT, LDRSHT, and STRHT instructions." />
      </BitField>
      <BitField start="4" size="4" name="WITHSHIFTS_INSTRS" description="Indicates the support for instructions with shifts">
        <Enum name="WITHSHIFTS_INSTRS_0" start="0" description="Nonzero shifts supported only in MOV and shift instructions." />
        <Enum name="WITHSHIFTS_INSTRS_1" start="0x1" description="Adds support for shifts of loads and stores over the range LSL 0-3." />
        <Enum name="WITHSHIFTS_INSTRS_3" start="0x3" description="As for 1, and adds support for other constant shift options, on loads, stores, and other instructions." />
        <Enum name="WITHSHIFTS_INSTRS_4" start="0x4" description="ARMv7-M unused." />
      </BitField>
      <BitField start="8" size="4" name="WRITEBACK_INSTRS" description="Indicates the support for Writeback addressing modes">
        <Enum name="WRITEBACK_INSTRS_0" start="0" description="Basic support. Only the LDM, STM, PUSH, and POP instructions support writeback addressing modes. ARMv7-M unused." />
        <Enum name="WRITEBACK_INSTRS_1" start="0x1" description="Adds support for all of the writeback addressing modes defined in the ARMv7-M architecture." />
      </BitField>
      <BitField start="16" size="4" name="BARRIER_INSTRS" description="Indicates the supported Barrier instructions">
        <Enum name="BARRIER_INSTRS_0" start="0" description="None supported, ARMv7-M unused." />
        <Enum name="BARRIER_INSTRS_1" start="0x1" description="Adds support for the DMB, DSB, and ISB barrier instructions." />
      </BitField>
      <BitField start="20" size="4" name="SYNCHPRIM_INSTRS_FRAC" description="Together with the ID_ISAR3[SYNCHPRIM_INSTRS] indicates the supported Synchronization Primitives" />
      <BitField start="24" size="4" name="PSR_M_INSTRS" description="Indicates the supported M profile instructions to modify the PSRs">
        <Enum name="PSR_M_INSTRS_0" start="0" description="None supported, ARMv7-M unused." />
        <Enum name="PSR_M_INSTRS_1" start="0x1" description="Adds support for the M-profile forms of the CPS, MRS, and MSR instructions, to access the PSRs." />
      </BitField>
    </Register>
    <Register start="+0xD78" size="4" name="SCB_CLIDR" access="ReadOnly" description="Cache Level ID register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CL1" description="Indicate the type of cache implemented at level 1.">
        <Enum name="CL1_0" start="0" description="No cache" />
        <Enum name="CL1_1" start="0x1" description="Instruction cache only" />
        <Enum name="CL1_2" start="0x2" description="Data cache only" />
        <Enum name="CL1_3" start="0x3" description="Separate instruction and data caches" />
        <Enum name="CL1_4" start="0x4" description="Unified cache" />
      </BitField>
      <BitField start="3" size="3" name="CL2" description="Indicate the type of cache implemented at level 2.">
        <Enum name="CL2_0" start="0" description="No cache" />
        <Enum name="CL2_1" start="0x1" description="Instruction cache only" />
        <Enum name="CL2_2" start="0x2" description="Data cache only" />
        <Enum name="CL2_3" start="0x3" description="Separate instruction and data caches" />
        <Enum name="CL2_4" start="0x4" description="Unified cache" />
      </BitField>
      <BitField start="6" size="3" name="CL3" description="Indicate the type of cache implemented at level 3.">
        <Enum name="CL3_0" start="0" description="No cache" />
        <Enum name="CL3_1" start="0x1" description="Instruction cache only" />
        <Enum name="CL3_2" start="0x2" description="Data cache only" />
        <Enum name="CL3_3" start="0x3" description="Separate instruction and data caches" />
        <Enum name="CL3_4" start="0x4" description="Unified cache" />
      </BitField>
      <BitField start="9" size="3" name="CL4" description="Indicate the type of cache implemented at level 4.">
        <Enum name="CL4_0" start="0" description="No cache" />
        <Enum name="CL4_1" start="0x1" description="Instruction cache only" />
        <Enum name="CL4_2" start="0x2" description="Data cache only" />
        <Enum name="CL4_3" start="0x3" description="Separate instruction and data caches" />
        <Enum name="CL4_4" start="0x4" description="Unified cache" />
      </BitField>
      <BitField start="12" size="3" name="CL5" description="Indicate the type of cache implemented at level 5.">
        <Enum name="CL5_0" start="0" description="No cache" />
        <Enum name="CL5_1" start="0x1" description="Instruction cache only" />
        <Enum name="CL5_2" start="0x2" description="Data cache only" />
        <Enum name="CL5_3" start="0x3" description="Separate instruction and data caches" />
        <Enum name="CL5_4" start="0x4" description="Unified cache" />
      </BitField>
      <BitField start="15" size="3" name="CL6" description="Indicate the type of cache implemented at level 6.">
        <Enum name="CL6_0" start="0" description="No cache" />
        <Enum name="CL6_1" start="0x1" description="Instruction cache only" />
        <Enum name="CL6_2" start="0x2" description="Data cache only" />
        <Enum name="CL6_3" start="0x3" description="Separate instruction and data caches" />
        <Enum name="CL6_4" start="0x4" description="Unified cache" />
      </BitField>
      <BitField start="18" size="3" name="CL7" description="Indicate the type of cache implemented at level 7.">
        <Enum name="CL7_0" start="0" description="No cache" />
        <Enum name="CL7_1" start="0x1" description="Instruction cache only" />
        <Enum name="CL7_2" start="0x2" description="Data cache only" />
        <Enum name="CL7_3" start="0x3" description="Separate instruction and data caches" />
        <Enum name="CL7_4" start="0x4" description="Unified cache" />
      </BitField>
      <BitField start="21" size="3" name="LOUIS" description="Level of Unification Inner Shareable for the cache hierarchy. This field is RAZ.">
        <Enum name="LOUIS_0" start="0" description="0" />
        <Enum name="LOUIS_1" start="0x1" description="1" />
        <Enum name="LOUIS_2" start="0x2" description="2" />
        <Enum name="LOUIS_3" start="0x3" description="3" />
        <Enum name="LOUIS_4" start="0x4" description="4" />
        <Enum name="LOUIS_5" start="0x5" description="5" />
        <Enum name="LOUIS_6" start="0x6" description="6" />
        <Enum name="LOUIS_7" start="0x7" description="7" />
      </BitField>
      <BitField start="24" size="3" name="LOC" description="Level of Coherency for the cache hierarchy">
        <Enum name="LOC_0" start="0" description="0" />
        <Enum name="LOC_1" start="0x1" description="1" />
        <Enum name="LOC_2" start="0x2" description="2" />
        <Enum name="LOC_3" start="0x3" description="3" />
        <Enum name="LOC_4" start="0x4" description="4" />
        <Enum name="LOC_5" start="0x5" description="5" />
        <Enum name="LOC_6" start="0x6" description="6" />
        <Enum name="LOC_7" start="0x7" description="7" />
      </BitField>
      <BitField start="27" size="3" name="LOU" description="Level of Unification for the cache hierarchy">
        <Enum name="LOU_0" start="0" description="0" />
        <Enum name="LOU_1" start="0x1" description="1" />
        <Enum name="LOU_2" start="0x2" description="2" />
        <Enum name="LOU_3" start="0x3" description="3" />
        <Enum name="LOU_4" start="0x4" description="4" />
        <Enum name="LOU_5" start="0x5" description="5" />
        <Enum name="LOU_6" start="0x6" description="6" />
        <Enum name="LOU_7" start="0x7" description="7" />
      </BitField>
    </Register>
    <Register start="+0xD7C" size="4" name="SCB_CTR" access="ReadOnly" description="Cache Type register" reset_value="0x8000C000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="IMINLINE" description="Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor." />
      <BitField start="16" size="4" name="DMINLINE" description="Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor." />
      <BitField start="20" size="4" name="ERG" description="Exclusives Reservation Granule. The maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions, encoded as Log2 of the number of words." />
      <BitField start="24" size="4" name="CWG" description="Cache Write-back Granule. The maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified, encoded as Log2 of the number of words." />
      <BitField start="29" size="3" name="FORMAT" description="Indicates the implemented CTR format.">
        <Enum name="FORMAT_4" start="0x4" description="ARMv7 format." />
      </BitField>
    </Register>
    <Register start="+0xD80" size="4" name="SCB_CCSIDR" access="ReadOnly" description="Cache Size ID Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LINESIZE" description="(Log2(Number of words in cache line)) - 2.">
        <Enum name="LINESIZE_0" start="0" description="The line length of 4 words." />
        <Enum name="LINESIZE_1" start="0x1" description="The line length of 8 words." />
        <Enum name="LINESIZE_2" start="0x2" description="The line length of 16 words." />
        <Enum name="LINESIZE_3" start="0x3" description="The line length of 32 words." />
        <Enum name="LINESIZE_4" start="0x4" description="The line length of 64 words." />
        <Enum name="LINESIZE_5" start="0x5" description="The line length of 128 words." />
        <Enum name="LINESIZE_6" start="0x6" description="The line length of 256 words." />
        <Enum name="LINESIZE_7" start="0x7" description="The line length of 512 words." />
      </BitField>
      <BitField start="3" size="10" name="ASSOCIATIVITY" description="(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2." />
      <BitField start="13" size="15" name="NUMSETS" description="(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2." />
      <BitField start="28" size="1" name="WA" description="Indicates whether the cache level supports write-allocation">
        <Enum name="WA_0" start="0" description="Feature not supported" />
        <Enum name="WA_1" start="0x1" description="Feature supported" />
      </BitField>
      <BitField start="29" size="1" name="RA" description="Indicates whether the cache level supports read-allocation">
        <Enum name="RA_0" start="0" description="Feature not supported" />
        <Enum name="RA_1" start="0x1" description="Feature supported" />
      </BitField>
      <BitField start="30" size="1" name="WB" description="Indicates whether the cache level supports write-back">
        <Enum name="WB_0" start="0" description="Feature not supported" />
        <Enum name="WB_1" start="0x1" description="Feature supported" />
      </BitField>
      <BitField start="31" size="1" name="WT" description="Indicates whether the cache level supports write-through">
        <Enum name="WT_0" start="0" description="Feature not supported" />
        <Enum name="WT_1" start="0x1" description="Feature supported" />
      </BitField>
    </Register>
    <Register start="+0xD84" size="4" name="SCB_CSSELR" access="Read/Write" description="Cache Size Selection Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IND" description="Instruction not data bit">
        <Enum name="IND_0" start="0" description="Data or unified cache." />
        <Enum name="IND_1" start="0x1" description="Instruction cache." />
      </BitField>
      <BitField start="1" size="3" name="LEVEL" description="Cache level of required cache">
        <Enum name="LEVEL_0" start="0" description="Level 1 cache." />
        <Enum name="LEVEL_1" start="0x1" description="Level 2 cache." />
        <Enum name="LEVEL_2" start="0x2" description="Level 3 cache." />
        <Enum name="LEVEL_3" start="0x3" description="Level 4 cache." />
        <Enum name="LEVEL_4" start="0x4" description="Level 5 cache." />
        <Enum name="LEVEL_5" start="0x5" description="Level 6 cache." />
        <Enum name="LEVEL_6" start="0x6" description="Level 7 cache." />
      </BitField>
    </Register>
    <Register start="+0xD88" size="4" name="SCB_CPACR" access="Read/Write" description="Coprocessor Access Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CP0" description="Access privileges for coprocessor 0.">
        <Enum name="CP0_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP0_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP0_3" start="0x3" description="Full access." />
      </BitField>
      <BitField start="2" size="2" name="CP1" description="Access privileges for coprocessor 1.">
        <Enum name="CP1_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP1_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP1_3" start="0x3" description="Full access." />
      </BitField>
      <BitField start="4" size="2" name="CP2" description="Access privileges for coprocessor 2.">
        <Enum name="CP2_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP2_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP2_3" start="0x3" description="Full access." />
      </BitField>
      <BitField start="6" size="2" name="CP3" description="Access privileges for coprocessor 3.">
        <Enum name="CP3_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP3_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP3_3" start="0x3" description="Full access." />
      </BitField>
      <BitField start="8" size="2" name="CP4" description="Access privileges for coprocessor 4.">
        <Enum name="CP4_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP4_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP4_3" start="0x3" description="Full access." />
      </BitField>
      <BitField start="10" size="2" name="CP5" description="Access privileges for coprocessor 5.">
        <Enum name="CP5_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP5_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP5_3" start="0x3" description="Full access." />
      </BitField>
      <BitField start="12" size="2" name="CP6" description="Access privileges for coprocessor 6.">
        <Enum name="CP6_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP6_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP6_3" start="0x3" description="Full access." />
      </BitField>
      <BitField start="14" size="2" name="CP7" description="Access privileges for coprocessor 7.">
        <Enum name="CP7_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP7_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP7_3" start="0x3" description="Full access." />
      </BitField>
      <BitField start="20" size="2" name="CP10" description="Access privileges for coprocessor 10.">
        <Enum name="CP10_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP10_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP10_3" start="0x3" description="Full access." />
      </BitField>
      <BitField start="22" size="2" name="CP11" description="Access privileges for coprocessor 11.">
        <Enum name="CP11_0" start="0" description="Access denied. Any attempted access generates a NOCP UsageFault." />
        <Enum name="CP11_1" start="0x1" description="Privileged access only. An unprivileged access generates a NOCP UsageFault." />
        <Enum name="CP11_3" start="0x3" description="Full access." />
      </BitField>
    </Register>
    <Register start="+0xF00" size="4" name="SCB_STIR" access="Read/Write" description="Instruction cache invalidate all to Point of Unification (PoU)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="INTID" description="Indicates the interrupt to be triggered" />
    </Register>
    <Register start="+0xF50" size="4" name="SCB_ICIALLU" access="WriteOnly" description="Instruction cache invalidate all to Point of Unification (PoU)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ICIALLU" description="I-cache invalidate all to PoU" />
    </Register>
    <Register start="+0xF58" size="4" name="SCB_ICIMVAU" access="WriteOnly" description="Instruction cache invalidate by address to PoU" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ICIMVAU" description="I-cache invalidate by MVA to PoU" />
    </Register>
    <Register start="+0xF5C" size="4" name="SCB_DCIMVAC" access="WriteOnly" description="Data cache invalidate by address to Point of Coherency (PoC)" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DCIMVAC" description="D-cache invalidate by MVA to PoC" />
    </Register>
    <Register start="+0xF60" size="4" name="SCB_DCISW" access="WriteOnly" description="Data cache invalidate by set/way" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DCISW" description="D-cache invalidate by set-way" />
    </Register>
    <Register start="+0xF64" size="4" name="SCB_DCCMVAU" access="WriteOnly" description="Data cache by address to PoU" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DCCMVAU" description="D-cache clean by MVA to PoU" />
    </Register>
    <Register start="+0xF68" size="4" name="SCB_DCCMVAC" access="WriteOnly" description="Data cache clean by address to PoC" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DCCMVAC" description="D-cache clean by MVA to PoC" />
    </Register>
    <Register start="+0xF6C" size="4" name="SCB_DCCSW" access="WriteOnly" description="Data cache clean by set/way" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DCCSW" description="D-cache clean by set-way" />
    </Register>
    <Register start="+0xF70" size="4" name="SCB_DCCIMVAC" access="WriteOnly" description="Data cache clean and invalidate by address to PoC" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DCCIMVAC" description="D-cache clean and invalidate by MVA to PoC" />
    </Register>
    <Register start="+0xF74" size="4" name="SCB_DCCISW" access="WriteOnly" description="Data cache clean and invalidate by set/way" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DCCISW" description="D-cache clean and invalidate by set-way" />
    </Register>
    <Register start="+0xF90" size="4" name="SCB_CM7_ITCMCR" access="Read/Write" description="Instruction Tightly-Coupled Memory Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="TCM enable. When a TCM is disabled all accesses are made to the AXIM interface.">
        <Enum name="EN_0" start="0" description="TCM disabled." />
        <Enum name="EN_1" start="0x1" description="TCM enabled." />
      </BitField>
      <BitField start="1" size="1" name="RMW" description="Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence.">
        <Enum name="RMW_0" start="0" description="RMW disabled." />
        <Enum name="RMW_1" start="0x1" description="RMW enabled." />
      </BitField>
      <BitField start="2" size="1" name="RETEN" description="Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access.">
        <Enum name="RETEN_0" start="0" description="Retry phase disabled." />
        <Enum name="RETEN_1" start="0x1" description="Retry phase enabled." />
      </BitField>
      <BitField start="3" size="4" name="SZ" description="TCM size. Indicates the size of the relevant TCM.">
        <Enum name="SZ_0" start="0" description="No TCM implemented." />
        <Enum name="SZ_3" start="0x3" description="4KB." />
        <Enum name="SZ_4" start="0x4" description="8KB." />
        <Enum name="SZ_5" start="0x5" description="16KB." />
        <Enum name="SZ_6" start="0x6" description="32KB." />
        <Enum name="SZ_7" start="0x7" description="64KB." />
        <Enum name="SZ_8" start="0x8" description="128KB." />
        <Enum name="SZ_9" start="0x9" description="256KB." />
        <Enum name="SZ_10" start="0xA" description="512KB." />
        <Enum name="SZ_11" start="0xB" description="1MB." />
        <Enum name="SZ_12" start="0xC" description="2MB." />
        <Enum name="SZ_13" start="0xD" description="4MB." />
        <Enum name="SZ_14" start="0xE" description="8MB." />
        <Enum name="SZ_15" start="0xF" description="16MB." />
      </BitField>
    </Register>
    <Register start="+0xF94" size="4" name="SCB_CM7_DTCMCR" access="Read/Write" description="Data Tightly-Coupled Memory Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="TCM enable. When a TCM is disabled all accesses are made to the AXIM interface.">
        <Enum name="EN_0" start="0" description="TCM disabled." />
        <Enum name="EN_1" start="0x1" description="TCM enabled." />
      </BitField>
      <BitField start="1" size="1" name="RMW" description="Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence.">
        <Enum name="RMW_0" start="0" description="RMW disabled." />
        <Enum name="RMW_1" start="0x1" description="RMW enabled." />
      </BitField>
      <BitField start="2" size="1" name="RETEN" description="Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access.">
        <Enum name="RETEN_0" start="0" description="Retry phase disabled." />
        <Enum name="RETEN_1" start="0x1" description="Retry phase enabled." />
      </BitField>
      <BitField start="3" size="4" name="SZ" description="TCM size. Indicates the size of the relevant TCM.">
        <Enum name="SZ_0" start="0" description="No TCM implemented." />
        <Enum name="SZ_3" start="0x3" description="4KB." />
        <Enum name="SZ_4" start="0x4" description="8KB." />
        <Enum name="SZ_5" start="0x5" description="16KB." />
        <Enum name="SZ_6" start="0x6" description="32KB." />
        <Enum name="SZ_7" start="0x7" description="64KB." />
        <Enum name="SZ_8" start="0x8" description="128KB." />
        <Enum name="SZ_9" start="0x9" description="256KB." />
        <Enum name="SZ_10" start="0xA" description="512KB." />
        <Enum name="SZ_11" start="0xB" description="1MB." />
        <Enum name="SZ_12" start="0xC" description="2MB." />
        <Enum name="SZ_13" start="0xD" description="4MB." />
        <Enum name="SZ_14" start="0xE" description="8MB." />
        <Enum name="SZ_15" start="0xF" description="16MB." />
      </BitField>
    </Register>
    <Register start="+0xF98" size="4" name="SCB_CM7_AHBPCR" access="Read/Write" description="AHBP Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="AHBP enable.">
        <Enum name="EN_0" start="0" description="AHBP disabled. When disabled all accesses are made to the AXIM interface." />
        <Enum name="EN_1" start="0x1" description="AHBP enabled." />
      </BitField>
      <BitField start="1" size="3" name="SZ" description="AHBP size.">
        <Enum name="SZ_0" start="0" description="0MB. AHBP disabled." />
        <Enum name="SZ_1" start="0x1" description="64MB." />
        <Enum name="SZ_2" start="0x2" description="128MB." />
        <Enum name="SZ_3" start="0x3" description="256MB." />
        <Enum name="SZ_4" start="0x4" description="512MB." />
      </BitField>
    </Register>
    <Register start="+0xF9C" size="4" name="SCB_CM7_CACR" access="Read/Write" description="L1 Cache Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SIWT" description="Shared cacheable-is-WT for data cache. Enables limited cache coherency usage.">
        <Enum name="SIWT_0" start="0" description="Normal Cacheable Shared locations are treated as being Non-cacheable. Default mode of operation for Shared memory." />
        <Enum name="SIWT_1" start="0x1" description="Normal Cacheable shared locations are treated as Write-Through." />
      </BitField>
      <BitField start="1" size="1" name="ECCDIS" description="Enables ECC in the instruction and data cache.">
        <Enum name="ECCDIS_0" start="0" description="Enables ECC in the instruction and data cache." />
        <Enum name="ECCDIS_1" start="0x1" description="Disables ECC in the instruction and data cache." />
      </BitField>
      <BitField start="2" size="1" name="FORCEWT" description="Enables Force Write-Through in the data cache.">
        <Enum name="FORCEWT_0" start="0" description="Disables Force Write-Through." />
        <Enum name="FORCEWT_1" start="0x1" description="Enables Force Write-Through. All Cacheable memory regions are treated as Write-Through." />
      </BitField>
    </Register>
    <Register start="+0xFA0" size="4" name="SCB_CM7_AHBSCR" access="Read/Write" description="AHB Slave Control Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CTL" description="AHBS prioritization control.">
        <Enum name="CTL_0" start="0" description="AHBS access priority demoted. This is the reset value." />
        <Enum name="CTL_1" start="0x1" description="Software access priority demoted." />
        <Enum name="CTL_2" start="0x2" description="AHBS access priority demoted by initializing the fairness counter to the CM7_AHBSCR[INITCOUNT] value when the software execution priority is higher than or equal to the threshold level programed in CM7_AHBSCR[TPRI]." />
        <Enum name="CTL_3" start="0x3" description="AHBSPRI signal has control of access priority." />
      </BitField>
      <BitField start="2" size="9" name="TPRI" description="Threshold execution priority for AHBS traffic demotion." />
      <BitField start="11" size="5" name="INITCOUNT" description="Fairness counter initialization value." />
    </Register>
    <Register start="+0xFA8" size="4" name="SCB_CM7_ABFSR" access="Read/Write" description="Auxiliary Bus Fault Status Register" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ITCM" description="Asynchronous fault on ITCM interface." />
      <BitField start="1" size="1" name="DTCM" description="Asynchronous fault on DTCM interface." />
      <BitField start="2" size="1" name="AHBP" description="Asynchronous fault on AHBP interface." />
      <BitField start="3" size="1" name="AXIM" description="Asynchronous fault on AXIM interface." />
      <BitField start="4" size="1" name="EPPB" description="Asynchronous fault on EPPB interface." />
      <BitField start="8" size="2" name="AXIMTYPE" description="Indicates the type of fault on the AXIM interface. Only valid when AXIM is 1.">
        <Enum name="AXIMTYPE_0" start="0" description="OKAY." />
        <Enum name="AXIMTYPE_1" start="0x1" description="EXOKAY." />
        <Enum name="AXIMTYPE_2" start="0x2" description="SLVERR." />
        <Enum name="AXIMTYPE_3" start="0x3" description="DECERR." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_ERROR" start="16" size="1" />
      <BitField name="CTI0_ERROR" start="17" size="1" />
      <BitField name="CTI1_ERROR" start="18" size="1" />
      <BitField name="CORE" start="19" size="1" />
      <BitField name="LPUART1" start="20" size="1" />
      <BitField name="LPUART2" start="21" size="1" />
      <BitField name="LPUART3" start="22" size="1" />
      <BitField name="LPUART4" start="23" size="1" />
      <BitField name="PIT" start="24" size="1" />
      <BitField name="USB_OTG1" start="25" size="1" />
      <BitField name="FLEXSPI" start="26" size="1" />
      <BitField name="FLEXRAM" start="27" size="1" />
      <BitField name="LPI2C1" start="28" size="1" />
      <BitField name="LPI2C2" start="29" size="1" />
      <BitField name="GPT1" start="30" size="1" />
      <BitField name="GPT2" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="LPSPI1" start="0" size="1" />
      <BitField name="LPSPI2" start="1" size="1" />
      <BitField name="PWM1_0" start="2" size="1" />
      <BitField name="PWM1_1" start="3" size="1" />
      <BitField name="PWM1_2" start="4" size="1" />
      <BitField name="PWM1_3" start="5" size="1" />
      <BitField name="PWM1_FAULT" start="6" size="1" />
      <BitField name="KPP" start="7" size="1" />
      <BitField name="SRC" start="8" size="1" />
      <BitField name="GPR" start="9" size="1" />
      <BitField name="CCM_1" start="10" size="1" />
      <BitField name="CCM_2" start="11" size="1" />
      <BitField name="EWM" start="12" size="1" />
      <BitField name="WDOG2" start="13" size="1" />
      <BitField name="SNVS_HP_WRAPPER" start="14" size="1" />
      <BitField name="SNVS_HP_WRAPPER_TZ" start="15" size="1" />
      <BitField name="SNVS_LP_WRAPPER" start="16" size="1" />
      <BitField name="CSU" start="17" size="1" />
      <BitField name="DCP" start="18" size="1" />
      <BitField name="DCP_VMI" start="19" size="1" />
      <BitField name="Reserved68" start="20" size="1" />
      <BitField name="TRNG" start="21" size="1" />
      <BitField name="Reserved70" start="22" size="1" />
      <BitField name="Reserved71" start="23" size="1" />
      <BitField name="SAI1" start="24" size="1" />
      <BitField name="RTWDOG" start="25" size="1" />
      <BitField name="SAI3_RX" start="26" size="1" />
      <BitField name="SAI3_TX" start="27" size="1" />
      <BitField name="SPDIF" start="28" size="1" />
      <BitField name="PMU" start="29" size="1" />
      <BitField name="XBAR1_IRQ_0_1_2_3" start="30" size="1" />
      <BitField name="TEMP_LOW_HIGH" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER2" description="Interrupt Set-Enable Register 2" start="0xE000E108">
      <BitField name="TEMP_PANIC" start="0" size="1" />
      <BitField name="USB_PHY" start="1" size="1" />
      <BitField name="GPC" start="2" size="1" />
      <BitField name="ADC1" start="3" size="1" />
      <BitField name="FLEXIO1" start="4" size="1" />
      <BitField name="DCDC" start="5" size="1" />
      <BitField name="GPIO1_Combined_0_15" start="6" size="1" />
      <BitField name="GPIO1_Combined_16_31" start="7" size="1" />
      <BitField name="GPIO2_Combined_0_15" start="8" size="1" />
      <BitField name="GPIO5_Combined_0_15" start="9" size="1" />
      <BitField name="WDOG1" start="10" size="1" />
      <BitField name="ADC_ETC_IRQ0" start="11" size="1" />
      <BitField name="ADC_ETC_IRQ1" start="12" size="1" />
      <BitField name="ADC_ETC_IRQ2" start="13" size="1" />
      <BitField name="ADC_ETC_IRQ3" start="14" size="1" />
      <BitField name="ADC_ETC_ERROR" start="15" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_ERROR" start="16" size="1" />
      <BitField name="CTI0_ERROR" start="17" size="1" />
      <BitField name="CTI1_ERROR" start="18" size="1" />
      <BitField name="CORE" start="19" size="1" />
      <BitField name="LPUART1" start="20" size="1" />
      <BitField name="LPUART2" start="21" size="1" />
      <BitField name="LPUART3" start="22" size="1" />
      <BitField name="LPUART4" start="23" size="1" />
      <BitField name="PIT" start="24" size="1" />
      <BitField name="USB_OTG1" start="25" size="1" />
      <BitField name="FLEXSPI" start="26" size="1" />
      <BitField name="FLEXRAM" start="27" size="1" />
      <BitField name="LPI2C1" start="28" size="1" />
      <BitField name="LPI2C2" start="29" size="1" />
      <BitField name="GPT1" start="30" size="1" />
      <BitField name="GPT2" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="LPSPI1" start="0" size="1" />
      <BitField name="LPSPI2" start="1" size="1" />
      <BitField name="PWM1_0" start="2" size="1" />
      <BitField name="PWM1_1" start="3" size="1" />
      <BitField name="PWM1_2" start="4" size="1" />
      <BitField name="PWM1_3" start="5" size="1" />
      <BitField name="PWM1_FAULT" start="6" size="1" />
      <BitField name="KPP" start="7" size="1" />
      <BitField name="SRC" start="8" size="1" />
      <BitField name="GPR" start="9" size="1" />
      <BitField name="CCM_1" start="10" size="1" />
      <BitField name="CCM_2" start="11" size="1" />
      <BitField name="EWM" start="12" size="1" />
      <BitField name="WDOG2" start="13" size="1" />
      <BitField name="SNVS_HP_WRAPPER" start="14" size="1" />
      <BitField name="SNVS_HP_WRAPPER_TZ" start="15" size="1" />
      <BitField name="SNVS_LP_WRAPPER" start="16" size="1" />
      <BitField name="CSU" start="17" size="1" />
      <BitField name="DCP" start="18" size="1" />
      <BitField name="DCP_VMI" start="19" size="1" />
      <BitField name="Reserved68" start="20" size="1" />
      <BitField name="TRNG" start="21" size="1" />
      <BitField name="Reserved70" start="22" size="1" />
      <BitField name="Reserved71" start="23" size="1" />
      <BitField name="SAI1" start="24" size="1" />
      <BitField name="RTWDOG" start="25" size="1" />
      <BitField name="SAI3_RX" start="26" size="1" />
      <BitField name="SAI3_TX" start="27" size="1" />
      <BitField name="SPDIF" start="28" size="1" />
      <BitField name="PMU" start="29" size="1" />
      <BitField name="XBAR1_IRQ_0_1_2_3" start="30" size="1" />
      <BitField name="TEMP_LOW_HIGH" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER2" description="Interrupt Clear-Enable Register 2" start="0xE000E188">
      <BitField name="TEMP_PANIC" start="0" size="1" />
      <BitField name="USB_PHY" start="1" size="1" />
      <BitField name="GPC" start="2" size="1" />
      <BitField name="ADC1" start="3" size="1" />
      <BitField name="FLEXIO1" start="4" size="1" />
      <BitField name="DCDC" start="5" size="1" />
      <BitField name="GPIO1_Combined_0_15" start="6" size="1" />
      <BitField name="GPIO1_Combined_16_31" start="7" size="1" />
      <BitField name="GPIO2_Combined_0_15" start="8" size="1" />
      <BitField name="GPIO5_Combined_0_15" start="9" size="1" />
      <BitField name="WDOG1" start="10" size="1" />
      <BitField name="ADC_ETC_IRQ0" start="11" size="1" />
      <BitField name="ADC_ETC_IRQ1" start="12" size="1" />
      <BitField name="ADC_ETC_IRQ2" start="13" size="1" />
      <BitField name="ADC_ETC_IRQ3" start="14" size="1" />
      <BitField name="ADC_ETC_ERROR" start="15" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_ERROR" start="16" size="1" />
      <BitField name="CTI0_ERROR" start="17" size="1" />
      <BitField name="CTI1_ERROR" start="18" size="1" />
      <BitField name="CORE" start="19" size="1" />
      <BitField name="LPUART1" start="20" size="1" />
      <BitField name="LPUART2" start="21" size="1" />
      <BitField name="LPUART3" start="22" size="1" />
      <BitField name="LPUART4" start="23" size="1" />
      <BitField name="PIT" start="24" size="1" />
      <BitField name="USB_OTG1" start="25" size="1" />
      <BitField name="FLEXSPI" start="26" size="1" />
      <BitField name="FLEXRAM" start="27" size="1" />
      <BitField name="LPI2C1" start="28" size="1" />
      <BitField name="LPI2C2" start="29" size="1" />
      <BitField name="GPT1" start="30" size="1" />
      <BitField name="GPT2" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="LPSPI1" start="0" size="1" />
      <BitField name="LPSPI2" start="1" size="1" />
      <BitField name="PWM1_0" start="2" size="1" />
      <BitField name="PWM1_1" start="3" size="1" />
      <BitField name="PWM1_2" start="4" size="1" />
      <BitField name="PWM1_3" start="5" size="1" />
      <BitField name="PWM1_FAULT" start="6" size="1" />
      <BitField name="KPP" start="7" size="1" />
      <BitField name="SRC" start="8" size="1" />
      <BitField name="GPR" start="9" size="1" />
      <BitField name="CCM_1" start="10" size="1" />
      <BitField name="CCM_2" start="11" size="1" />
      <BitField name="EWM" start="12" size="1" />
      <BitField name="WDOG2" start="13" size="1" />
      <BitField name="SNVS_HP_WRAPPER" start="14" size="1" />
      <BitField name="SNVS_HP_WRAPPER_TZ" start="15" size="1" />
      <BitField name="SNVS_LP_WRAPPER" start="16" size="1" />
      <BitField name="CSU" start="17" size="1" />
      <BitField name="DCP" start="18" size="1" />
      <BitField name="DCP_VMI" start="19" size="1" />
      <BitField name="Reserved68" start="20" size="1" />
      <BitField name="TRNG" start="21" size="1" />
      <BitField name="Reserved70" start="22" size="1" />
      <BitField name="Reserved71" start="23" size="1" />
      <BitField name="SAI1" start="24" size="1" />
      <BitField name="RTWDOG" start="25" size="1" />
      <BitField name="SAI3_RX" start="26" size="1" />
      <BitField name="SAI3_TX" start="27" size="1" />
      <BitField name="SPDIF" start="28" size="1" />
      <BitField name="PMU" start="29" size="1" />
      <BitField name="XBAR1_IRQ_0_1_2_3" start="30" size="1" />
      <BitField name="TEMP_LOW_HIGH" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR2" description="Interrupt Set-Pending Register 2" start="0xE000E208">
      <BitField name="TEMP_PANIC" start="0" size="1" />
      <BitField name="USB_PHY" start="1" size="1" />
      <BitField name="GPC" start="2" size="1" />
      <BitField name="ADC1" start="3" size="1" />
      <BitField name="FLEXIO1" start="4" size="1" />
      <BitField name="DCDC" start="5" size="1" />
      <BitField name="GPIO1_Combined_0_15" start="6" size="1" />
      <BitField name="GPIO1_Combined_16_31" start="7" size="1" />
      <BitField name="GPIO2_Combined_0_15" start="8" size="1" />
      <BitField name="GPIO5_Combined_0_15" start="9" size="1" />
      <BitField name="WDOG1" start="10" size="1" />
      <BitField name="ADC_ETC_IRQ0" start="11" size="1" />
      <BitField name="ADC_ETC_IRQ1" start="12" size="1" />
      <BitField name="ADC_ETC_IRQ2" start="13" size="1" />
      <BitField name="ADC_ETC_IRQ3" start="14" size="1" />
      <BitField name="ADC_ETC_ERROR" start="15" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_ERROR" start="16" size="1" />
      <BitField name="CTI0_ERROR" start="17" size="1" />
      <BitField name="CTI1_ERROR" start="18" size="1" />
      <BitField name="CORE" start="19" size="1" />
      <BitField name="LPUART1" start="20" size="1" />
      <BitField name="LPUART2" start="21" size="1" />
      <BitField name="LPUART3" start="22" size="1" />
      <BitField name="LPUART4" start="23" size="1" />
      <BitField name="PIT" start="24" size="1" />
      <BitField name="USB_OTG1" start="25" size="1" />
      <BitField name="FLEXSPI" start="26" size="1" />
      <BitField name="FLEXRAM" start="27" size="1" />
      <BitField name="LPI2C1" start="28" size="1" />
      <BitField name="LPI2C2" start="29" size="1" />
      <BitField name="GPT1" start="30" size="1" />
      <BitField name="GPT2" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="LPSPI1" start="0" size="1" />
      <BitField name="LPSPI2" start="1" size="1" />
      <BitField name="PWM1_0" start="2" size="1" />
      <BitField name="PWM1_1" start="3" size="1" />
      <BitField name="PWM1_2" start="4" size="1" />
      <BitField name="PWM1_3" start="5" size="1" />
      <BitField name="PWM1_FAULT" start="6" size="1" />
      <BitField name="KPP" start="7" size="1" />
      <BitField name="SRC" start="8" size="1" />
      <BitField name="GPR" start="9" size="1" />
      <BitField name="CCM_1" start="10" size="1" />
      <BitField name="CCM_2" start="11" size="1" />
      <BitField name="EWM" start="12" size="1" />
      <BitField name="WDOG2" start="13" size="1" />
      <BitField name="SNVS_HP_WRAPPER" start="14" size="1" />
      <BitField name="SNVS_HP_WRAPPER_TZ" start="15" size="1" />
      <BitField name="SNVS_LP_WRAPPER" start="16" size="1" />
      <BitField name="CSU" start="17" size="1" />
      <BitField name="DCP" start="18" size="1" />
      <BitField name="DCP_VMI" start="19" size="1" />
      <BitField name="Reserved68" start="20" size="1" />
      <BitField name="TRNG" start="21" size="1" />
      <BitField name="Reserved70" start="22" size="1" />
      <BitField name="Reserved71" start="23" size="1" />
      <BitField name="SAI1" start="24" size="1" />
      <BitField name="RTWDOG" start="25" size="1" />
      <BitField name="SAI3_RX" start="26" size="1" />
      <BitField name="SAI3_TX" start="27" size="1" />
      <BitField name="SPDIF" start="28" size="1" />
      <BitField name="PMU" start="29" size="1" />
      <BitField name="XBAR1_IRQ_0_1_2_3" start="30" size="1" />
      <BitField name="TEMP_LOW_HIGH" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR2" description="Interrupt Clear-Pending Register 2" start="0xE000E288">
      <BitField name="TEMP_PANIC" start="0" size="1" />
      <BitField name="USB_PHY" start="1" size="1" />
      <BitField name="GPC" start="2" size="1" />
      <BitField name="ADC1" start="3" size="1" />
      <BitField name="FLEXIO1" start="4" size="1" />
      <BitField name="DCDC" start="5" size="1" />
      <BitField name="GPIO1_Combined_0_15" start="6" size="1" />
      <BitField name="GPIO1_Combined_16_31" start="7" size="1" />
      <BitField name="GPIO2_Combined_0_15" start="8" size="1" />
      <BitField name="GPIO5_Combined_0_15" start="9" size="1" />
      <BitField name="WDOG1" start="10" size="1" />
      <BitField name="ADC_ETC_IRQ0" start="11" size="1" />
      <BitField name="ADC_ETC_IRQ1" start="12" size="1" />
      <BitField name="ADC_ETC_IRQ2" start="13" size="1" />
      <BitField name="ADC_ETC_IRQ3" start="14" size="1" />
      <BitField name="ADC_ETC_ERROR" start="15" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0" start="0" size="1" />
      <BitField name="DMA1" start="1" size="1" />
      <BitField name="DMA2" start="2" size="1" />
      <BitField name="DMA3" start="3" size="1" />
      <BitField name="DMA4" start="4" size="1" />
      <BitField name="DMA5" start="5" size="1" />
      <BitField name="DMA6" start="6" size="1" />
      <BitField name="DMA7" start="7" size="1" />
      <BitField name="DMA8" start="8" size="1" />
      <BitField name="DMA9" start="9" size="1" />
      <BitField name="DMA10" start="10" size="1" />
      <BitField name="DMA11" start="11" size="1" />
      <BitField name="DMA12" start="12" size="1" />
      <BitField name="DMA13" start="13" size="1" />
      <BitField name="DMA14" start="14" size="1" />
      <BitField name="DMA15" start="15" size="1" />
      <BitField name="DMA_ERROR" start="16" size="1" />
      <BitField name="CTI0_ERROR" start="17" size="1" />
      <BitField name="CTI1_ERROR" start="18" size="1" />
      <BitField name="CORE" start="19" size="1" />
      <BitField name="LPUART1" start="20" size="1" />
      <BitField name="LPUART2" start="21" size="1" />
      <BitField name="LPUART3" start="22" size="1" />
      <BitField name="LPUART4" start="23" size="1" />
      <BitField name="PIT" start="24" size="1" />
      <BitField name="USB_OTG1" start="25" size="1" />
      <BitField name="FLEXSPI" start="26" size="1" />
      <BitField name="FLEXRAM" start="27" size="1" />
      <BitField name="LPI2C1" start="28" size="1" />
      <BitField name="LPI2C2" start="29" size="1" />
      <BitField name="GPT1" start="30" size="1" />
      <BitField name="GPT2" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="LPSPI1" start="0" size="1" />
      <BitField name="LPSPI2" start="1" size="1" />
      <BitField name="PWM1_0" start="2" size="1" />
      <BitField name="PWM1_1" start="3" size="1" />
      <BitField name="PWM1_2" start="4" size="1" />
      <BitField name="PWM1_3" start="5" size="1" />
      <BitField name="PWM1_FAULT" start="6" size="1" />
      <BitField name="KPP" start="7" size="1" />
      <BitField name="SRC" start="8" size="1" />
      <BitField name="GPR" start="9" size="1" />
      <BitField name="CCM_1" start="10" size="1" />
      <BitField name="CCM_2" start="11" size="1" />
      <BitField name="EWM" start="12" size="1" />
      <BitField name="WDOG2" start="13" size="1" />
      <BitField name="SNVS_HP_WRAPPER" start="14" size="1" />
      <BitField name="SNVS_HP_WRAPPER_TZ" start="15" size="1" />
      <BitField name="SNVS_LP_WRAPPER" start="16" size="1" />
      <BitField name="CSU" start="17" size="1" />
      <BitField name="DCP" start="18" size="1" />
      <BitField name="DCP_VMI" start="19" size="1" />
      <BitField name="Reserved68" start="20" size="1" />
      <BitField name="TRNG" start="21" size="1" />
      <BitField name="Reserved70" start="22" size="1" />
      <BitField name="Reserved71" start="23" size="1" />
      <BitField name="SAI1" start="24" size="1" />
      <BitField name="RTWDOG" start="25" size="1" />
      <BitField name="SAI3_RX" start="26" size="1" />
      <BitField name="SAI3_TX" start="27" size="1" />
      <BitField name="SPDIF" start="28" size="1" />
      <BitField name="PMU" start="29" size="1" />
      <BitField name="XBAR1_IRQ_0_1_2_3" start="30" size="1" />
      <BitField name="TEMP_LOW_HIGH" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR2" description="Interrupt Active Bit Register 2" start="0xE000E308" access="ReadOnly">
      <BitField name="TEMP_PANIC" start="0" size="1" />
      <BitField name="USB_PHY" start="1" size="1" />
      <BitField name="GPC" start="2" size="1" />
      <BitField name="ADC1" start="3" size="1" />
      <BitField name="FLEXIO1" start="4" size="1" />
      <BitField name="DCDC" start="5" size="1" />
      <BitField name="GPIO1_Combined_0_15" start="6" size="1" />
      <BitField name="GPIO1_Combined_16_31" start="7" size="1" />
      <BitField name="GPIO2_Combined_0_15" start="8" size="1" />
      <BitField name="GPIO5_Combined_0_15" start="9" size="1" />
      <BitField name="WDOG1" start="10" size="1" />
      <BitField name="ADC_ETC_IRQ0" start="11" size="1" />
      <BitField name="ADC_ETC_IRQ1" start="12" size="1" />
      <BitField name="ADC_ETC_IRQ2" start="13" size="1" />
      <BitField name="ADC_ETC_IRQ3" start="14" size="1" />
      <BitField name="ADC_ETC_ERROR" start="15" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="DMA0" start="4" size="4" />
      <BitField name="DMA1" start="12" size="4" />
      <BitField name="DMA2" start="20" size="4" />
      <BitField name="DMA3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="DMA4" start="4" size="4" />
      <BitField name="DMA5" start="12" size="4" />
      <BitField name="DMA6" start="20" size="4" />
      <BitField name="DMA7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="DMA8" start="4" size="4" />
      <BitField name="DMA9" start="12" size="4" />
      <BitField name="DMA10" start="20" size="4" />
      <BitField name="DMA11" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="DMA12" start="4" size="4" />
      <BitField name="DMA13" start="12" size="4" />
      <BitField name="DMA14" start="20" size="4" />
      <BitField name="DMA15" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="DMA_ERROR" start="4" size="4" />
      <BitField name="CTI0_ERROR" start="12" size="4" />
      <BitField name="CTI1_ERROR" start="20" size="4" />
      <BitField name="CORE" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="LPUART1" start="4" size="4" />
      <BitField name="LPUART2" start="12" size="4" />
      <BitField name="LPUART3" start="20" size="4" />
      <BitField name="LPUART4" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="PIT" start="4" size="4" />
      <BitField name="USB_OTG1" start="12" size="4" />
      <BitField name="FLEXSPI" start="20" size="4" />
      <BitField name="FLEXRAM" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="LPI2C1" start="4" size="4" />
      <BitField name="LPI2C2" start="12" size="4" />
      <BitField name="GPT1" start="20" size="4" />
      <BitField name="GPT2" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="LPSPI1" start="4" size="4" />
      <BitField name="LPSPI2" start="12" size="4" />
      <BitField name="PWM1_0" start="20" size="4" />
      <BitField name="PWM1_1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="PWM1_2" start="4" size="4" />
      <BitField name="PWM1_3" start="12" size="4" />
      <BitField name="PWM1_FAULT" start="20" size="4" />
      <BitField name="KPP" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="SRC" start="4" size="4" />
      <BitField name="GPR" start="12" size="4" />
      <BitField name="CCM_1" start="20" size="4" />
      <BitField name="CCM_2" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="EWM" start="4" size="4" />
      <BitField name="WDOG2" start="12" size="4" />
      <BitField name="SNVS_HP_WRAPPER" start="20" size="4" />
      <BitField name="SNVS_HP_WRAPPER_TZ" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="SNVS_LP_WRAPPER" start="4" size="4" />
      <BitField name="CSU" start="12" size="4" />
      <BitField name="DCP" start="20" size="4" />
      <BitField name="DCP_VMI" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR13" description="Interrupt Priority Register 13" start="0xE000E434">
      <BitField name="Reserved68" start="4" size="4" />
      <BitField name="TRNG" start="12" size="4" />
      <BitField name="Reserved70" start="20" size="4" />
      <BitField name="Reserved71" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR14" description="Interrupt Priority Register 14" start="0xE000E438">
      <BitField name="SAI1" start="4" size="4" />
      <BitField name="RTWDOG" start="12" size="4" />
      <BitField name="SAI3_RX" start="20" size="4" />
      <BitField name="SAI3_TX" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR15" description="Interrupt Priority Register 15" start="0xE000E43C">
      <BitField name="SPDIF" start="4" size="4" />
      <BitField name="PMU" start="12" size="4" />
      <BitField name="XBAR1_IRQ_0_1_2_3" start="20" size="4" />
      <BitField name="TEMP_LOW_HIGH" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR16" description="Interrupt Priority Register 16" start="0xE000E440">
      <BitField name="TEMP_PANIC" start="4" size="4" />
      <BitField name="USB_PHY" start="12" size="4" />
      <BitField name="GPC" start="20" size="4" />
      <BitField name="ADC1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR17" description="Interrupt Priority Register 17" start="0xE000E444">
      <BitField name="FLEXIO1" start="4" size="4" />
      <BitField name="DCDC" start="12" size="4" />
      <BitField name="GPIO1_Combined_0_15" start="20" size="4" />
      <BitField name="GPIO1_Combined_16_31" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR18" description="Interrupt Priority Register 18" start="0xE000E448">
      <BitField name="GPIO2_Combined_0_15" start="4" size="4" />
      <BitField name="GPIO5_Combined_0_15" start="12" size="4" />
      <BitField name="WDOG1" start="20" size="4" />
      <BitField name="ADC_ETC_IRQ0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR19" description="Interrupt Priority Register 19" start="0xE000E44C">
      <BitField name="ADC_ETC_IRQ1" start="4" size="4" />
      <BitField name="ADC_ETC_IRQ2" start="12" size="4" />
      <BitField name="ADC_ETC_IRQ3" start="20" size="4" />
      <BitField name="ADC_ETC_ERROR" start="28" size="4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xe000e010" description="24-bit System Timer">
    <Register name="SYST_CSR" start="0xe000e010" description="SysTick Control and Status Register">
      <BitField name="COUNTFLAG" start="16" size="1" description="Counter Flag" />
      <BitField name="CLKSOURCE" start="2" size="1" description="Timer Clock Source" />
      <BitField name="TICKINT" start="1" size="1" description="Tick Interrupt Enable" />
      <BitField name="ENABLE" start="0" size="1" description="Enable SysTick Timer" />
    </Register>
    <Register name="SYST_RVR" start="0xe000e014" description="SysTick Reload Value Register">
      <BitField name="RELOAD" start="0" size="24" description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" />
    </Register>
    <Register name="SYST_CVR" start="0xe000e018" description="SysTick Current Value Register Register">
      <BitField name="CURRENT" start="0" size="24" description="The current value of the SysTick counter" />
    </Register>
    <Register name="SYST_CALIB" start="0xe000e01c" access="ReadOnly" description="SysTick Calibration Value Register">
      <BitField name="NOREF" start="31" size="1" description="Indicates whether the device provides a reference clock to the processor" />
      <BitField name="SKEW" start="30" size="1" description="Indicates whether the TENMS value is exact" />
      <BitField name="TENMS" start="0" size="24" description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="0xe000e000" description="System Control Block">
    <Register name="ICTR" start="0xe000e004" description="Interrupt Controller Type Register">
      <BitField name="INTLINESNUM" start="0" size="4" description="The total number of interrupt lines supported by an implementation, defined in groups of 32." />
    </Register>
    <Register name="ACTLR" start="0xe000e008" description="Auxiliary Control Register">
      <BitField name="DISDYNADD" start="26" size="1" description="Disables dynamic allocation of ADD and SUB instructions" />
      <BitField name="DISISSCH1" start="21" size="5" description="Indicates instruction type might not be issued in channel 1" />
      <BitField name="DISDI" start="16" size="5" description="Indicates nothing can be dual-issued when this instruction type is in channel 0" />
      <BitField name="DISCRITAXIRUR" start="15" size="1" description="Disables critical AXI Read-Under-Read" />
      <BitField name="DISBTACALLOC" start="14" size="1" description="Indicates no new entries are allocated in BTAC, but existing entries can be updated" />
      <BitField name="DISBTACREAD" start="13" size="1" description="Indicates BTAC is not used and only static branch prediction can occur" />
      <BitField name="DISITMATBFLUSH" start="12" size="1" description="Disables ITM and DWT ATB flush" />
      <BitField name="DISRAMODE" start="11" size="1" description="Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions" />
      <BitField name="FPEXCODIS" start="10" size="1" description="Disables FPU exception outputs" />
      <BitField name="DISFOLD" start="2" size="1" description="Disables dual-issue functionality" />
    </Register>
    <Register name="CPUID" start="0xe000ed00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xe000ed04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="RETTOBASE" start="11" size="1" description="Indicates whether there are preempted active exceptions" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xe000ed08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xe000ed0c" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="PRIGROUP" start="8" size="3" description="Interrupt priority grouping field" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
      <BitField name="VECTRESET" start="0" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xe000ed10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xe000ed14" description="Configuration and Control Register">
      <BitField name="BP" start="18" size="1" description="Branch prediction enable bit" />
      <BitField name="IC" start="17" size="1" description="Instruction cache enable bit" />
      <BitField name="DC" start="16" size="1" description="Cache enable bit" />
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="BFHFNMIGN" start="8" size="1" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField name="DIV_0_TRP" start="4" size="1" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
      <BitField name="USERSETMPEND" start="1" size="1" description="Enables unprivileged software access to the STIR" />
      <BitField name="NONBASETHRDENA" start="0" size="1" description="Indicates how the processor enters Thread mode" />
    </Register>
    <Register name="SHPR1" start="0xe000ed18" description="System Handler Priority Register 1">
      <BitField name="PRI_6(UsageFault)" start="20" size="4" description="Priority of system handler 6 (UsageFault)" />
      <BitField name="PRI_5(BusFault)" start="12" size="4" description="Priority of system handler 5 (BusFault)" />
      <BitField name="PRI_4(MemManage)" start="4" size="4" description="Priority of system handler 4 (MemManage)" />
    </Register>
    <Register name="SHPR2" start="0xe000ed1c" description="System Handler Priority Register 2">
      <BitField name="PRI_11(SVCall)" start="28" size="4" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xe000ed20" description="System Handler Priority Register 3">
      <BitField name="PRI_15(SysTick)" start="28" size="4" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14(PendSV)" start="20" size="4" description="Priority of system handler 14 (PendSV)" />
      <BitField name="PRI_12(DebugMonitor)" start="4" size="4" description="Priority of system handler 12 (DebugMonitor)" />
    </Register>
    <Register name="SHCSR" start="0xe000ed24" description="System Handler Control and State Register">
      <BitField name="USGFAULTENA" start="18" size="1" description="UsageFault enable Bit" />
      <BitField name="BUSFAULTENA" start="17" size="1" description="BusFault Enable Bit" />
      <BitField name="MEMFAULTENA" start="16" size="1" description="MemManage Enable Bit" />
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
      <BitField name="BUSFAULTPENDED" start="14" size="1" description="BusFault Exception Pending Bit" />
      <BitField name="MEMFAULTPENDED" start="13" size="1" description="MemManage Exception Pending Bit" />
      <BitField name="USGFAULTPENDED" start="12" size="1" description="UsageFault Exception Pending Bit" />
      <BitField name="SYSTICKACT" start="11" size="1" description="SysTick Exception Active Bit" />
      <BitField name="PENDSVACT" start="10" size="1" description="PendSV Exception Active Bit" />
      <BitField name="MONITORACT" start="8" size="1" description="Debug Monitor Active Bit" />
      <BitField name="SVCALLACT" start="7" size="1" description="SVCall Active Bit" />
      <BitField name="USGFAULTACT" start="3" size="1" description="UsageFault Exception Active Bit" />
      <BitField name="BUSFAULTACT" start="1" size="1" description="BusFault Exception Active Bit" />
      <BitField name="MEMFAULTACT" start="0" size="1" description="MemManage Exception Active Bit" />
    </Register>
    <Register name="MMFSR" start="0xe000ed28" size="1" description="MemManage Fault Status Register">
      <BitField name="MMARVALID" start="7" size="1" description="MemManage Fault Address Register(MMFAR) valid flag" />
      <BitField name="MLSPERR" start="5" size="1" description="Indicates a MemManage fault occurred during floating-point lazy state preservation" />
      <BitField name="MSTKERR" start="4" size="1" description="MemManage fault on stacking for exception entry" />
      <BitField name="MUNSTKERR" start="3" size="1" description="MemManage fault on unstacking for a return from exception" />
      <BitField name="DACCVIOL" start="1" size="1" description="Data access violation flag" />
      <BitField name="IACCVIOL" start="0" size="1" description="Instruction access violation flag" />
    </Register>
    <Register name="BFSR" start="0xe000ed29" size="1" description="BusFault Status Register">
      <BitField name="BFARVALID" start="7" size="1" description="BusFault Address Register(BFAR) valid flag" />
      <BitField name="LSPERR" start="5" size="1" description="Indicates a bus fault occurred during floating-point lazy state preservation" />
      <BitField name="STKERR" start="4" size="1" description="BusFault on stacking for exception entry" />
      <BitField name="UNSTKERR" start="3" size="1" description="BusFault on unstacking for a return from exception" />
      <BitField name="IMPRECISERR" start="2" size="1" description="Imprecise data bus error" />
      <BitField name="PRECISERR" start="1" size="1" description="Precise data bus error" />
      <BitField name="IBUSERR" start="0" size="1" description="Instruction bus error" />
    </Register>
    <Register name="UFSR" start="0xe000ed2a" size="2" description="UsageFault Status Register">
      <BitField name="DIVBYZERO" start="9" size="1" description="Divide by zero UsageFault" />
      <BitField name="UNALIGNED" start="8" size="1" description="Unaligned access UsageFault" />
      <BitField name="NOCP" start="3" size="1" description="No coprocessor UsageFault" />
      <BitField name="INVPC" start="2" size="1" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField name="INVSTATE" start="1" size="1" description="Invalid state UsageFault" />
      <BitField name="UNDEFINSTR" start="0" size="1" description="Undefined instruction UsageFault" />
    </Register>
    <Register name="HFSR" start="0xe000ed2c" description="HardFault Status Register">
      <BitField name="DEBUGEVT" start="31" size="1" description="" />
      <BitField name="FORCED" start="30" size="1" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField name="VECTTBL" start="1" size="1" description="Indicates a BusFault on a vectortable read during exception processing" />
    </Register>
    <Register name="DFSR" start="0xe000ed30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
    <Register name="MMFAR" start="0xe000ed34" description="MemManage Fault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xe000ed38" description="BusFault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xe000ed3c" description="Auxiliary Fault Status Register">
      <BitField name="IMPDEF" start="0" size="32" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
    <Register name="ID_PFR0" start="0xe000ed40" access="ReadOnly" description="Processor Feature Register 0" />
    <Register name="ID_PFR1" start="0xe000ed44" access="ReadOnly" description="Processor Feature Register 1" />
    <Register name="ID_DFR0" start="0xe000ed48" access="ReadOnly" description="Debug Feature Register 0" />
    <Register name="ID_AFR0" start="0xe000ed4c" access="ReadOnly" description="Auxilliary Feature Register 0" />
    <Register name="ID_MMFR0" start="0xe000ed50" access="ReadOnly" description="Memory Model Feature Register 0" />
    <Register name="ID_MMFR1" start="0xe000ed54" access="ReadOnly" description="Memory Model Feature Register 1" />
    <Register name="ID_MMFR2" start="0xe000ed58" access="ReadOnly" description="Memory Model Feature Register 2" />
    <Register name="ID_MMFR3" start="0xe000ed5c" access="ReadOnly" description="Memory Model Feature Register 3" />
    <Register name="ID_ISAR0" start="0xe000ed60" access="ReadOnly" description="Instruction Set Attribute Register 0" />
    <Register name="ID_ISAR1" start="0xe000ed64" access="ReadOnly" description="Instruction Set Attribute Register 1" />
    <Register name="ID_ISAR2" start="0xe000ed68" access="ReadOnly" description="Instruction Set Attribute Register 2" />
    <Register name="ID_ISAR3" start="0xe000ed6c" access="ReadOnly" description="Instruction Set Attribute Register 3" />
    <Register name="ID_ISAR4" start="0xe000ed70" access="ReadOnly" description="Instruction Set Attribute Register 4" />
    <Register name="ID_ISAR5" start="0xe000ed74" access="ReadOnly" description="Instruction Set Attribute Register 5" />
    <Register name="CLIDR" start="0xe000ed78" access="ReadOnly" description="Cache Level ID Register">
      <BitField name="Ctype1" start="0" size="3" description="Cache Type fields" />
      <BitField name="Ctype2" start="3" size="3" description="Cache Type fields" />
      <BitField name="Ctype3" start="6" size="3" description="Cache Type fields" />
      <BitField name="Ctype4" start="9" size="3" description="Cache Type fields" />
      <BitField name="Ctype5" start="12" size="3" description="Cache Type fields" />
      <BitField name="Ctype6" start="15" size="3" description="Cache Type fields" />
      <BitField name="Ctype7" start="18" size="3" description="Cache Type fields" />
      <BitField name="Ctype8" start="21" size="3" description="Cache Type fields" />
      <BitField name="LoUIS" start="21" size="3" description="Level of Unification Inner Shareable for the cache hierarchy" />
      <BitField name="LoC" start="24" size="3" description="Level of Coherency for the cache hierarchy" />
      <BitField name="LoC" start="27" size="3" description="Level of Unification Uniprocessor for the cache hierarchy" />
    </Register>
    <Register name="CTR" start="0xe000ed7c" access="ReadOnly" description="Cache Type Register">
      <BitField name="IminLine" start="0" size="4" description="Instruction cache minimum line length" />
      <BitField name="DminLine" start="16" size="4" description="Data cache minimum line length" />
      <BitField name="ERG" start="20" size="4" description="Exclusives Reservation Granule" />
    </Register>
    <Register name="CCSIDR" start="0xe000ed80" access="ReadOnly" description="Current Cache Size ID Register">
      <BitField name="LineSize" start="0" size="3" description="Log2 Number of words in cache line - 2" />
      <BitField name="Associativity" start="3" size="10" description="Associativity of cache - 1" />
      <BitField name="NumSets" start="13" size="15" description="Number of sets in cache - 1" />
      <BitField name="WA" start="28" size="1" description="Write-Allocation" />
      <BitField name="RA" start="29" size="1" description="Read-Allocation" />
      <BitField name="WB" start="30" size="1" description="Write-Back" />
      <BitField name="WT" start="31" size="1" description="Write-Through" />
    </Register>
    <Register name="CSSLER" start="0xe000ed84" description="Current Cache Selection Register">
      <BitField name="InD" start="0" size="1" description="Selects either instruction or data cache" />
      <BitField name="Level" start="1" size="3" description="Identifies which cache level to select" />
    </Register>
    <Register name="CPACR" start="0xe000ed88" description="Coprocessor Access Control Register">
      <BitField name="CP11" start="22" size="2" description="Access privileges for coprocessor 11" />
      <BitField name="CP10" start="20" size="2" description="Access privileges for coprocessor 10" />
      <BitField name="CP7" start="14" size="2" description="Access privileges for coprocessor 7" />
      <BitField name="CP6" start="12" size="2" description="Access privileges for coprocessor 6" />
      <BitField name="CP5" start="10" size="2" description="Access privileges for coprocessor 5" />
      <BitField name="CP4" start="8" size="2" description="Access privileges for coprocessor 4" />
      <BitField name="CP3" start="6" size="2" description="Access privileges for coprocessor 3" />
      <BitField name="CP2" start="4" size="2" description="Access privileges for coprocessor 2" />
      <BitField name="CP1" start="2" size="2" description="Access privileges for coprocessor 1" />
      <BitField name="CP0" start="0" size="2" description="Access privileges for coprocessor 0" />
    </Register>
    <Register name="CM7_ITCMCR" start="0xE000EF90" description="Instruction Tightly-Coupled Memory Control">
      <BitField name="SZ" start="3" size="4" description="TCM Size" />
      <BitField name="RETEN" start="2" size="1" description="Retry Phase Enable" />
      <BitField name="RMW" start="1" size="1" description="RMW Enable" />
      <BitField name="EN" start="0" size="1" description="TCM Enable" />
    </Register>
    <Register name="CM7_DTCMCR" start="0xE000EF94" description="Data Tightly-Coupled Memory Control">
      <BitField name="SZ" start="3" size="4" description="TCM Size" />
      <BitField name="RETEN" start="2" size="1" description="Retry Phase Enable" />
      <BitField name="RMW" start="1" size="1" description="RMW Enable" />
      <BitField name="EN" start="0" size="1" description="TCM Enable" />
    </Register>
    <Register name="CM7_AHBPCR" start="0xE000EF98" description="AHBP Control Register">
      <BitField name="SZ" start="1" size="3" description="AHBP Size" />
      <BitField name="EN" start="0" size="1" description="AHBP Enable" />
    </Register>
    <Register name="CM7_CACR" start="0xE000EF9C" description="L1 Cache Control Register">
      <BitField name="FORCEWT" start="2" size="1" description="Enables Force Write-Through in the data cache" />
      <BitField name="ECCDIS" start="1" size="1" description="Enables ECC in the instruction and data cache" />
      <BitField name="SIWT" start="0" size="1" description="Shared cacheable-is-WT for data cache" />
    </Register>
    <Register name="CM7_AHBSCR" start="0xE000EFA0" description="AHB Slave Control Register">
      <BitField name="INITCOUNT" start="11" size="5" description="Fairness counter initialization value" />
      <BitField name="TPRI" start="2" size="9" description="Threshold execution priority for AHBS traffic demotion" />
      <BitField name="CTL" start="0" size="2" description="AHBS prioritization control" />
    </Register>
    <Register name="CM7_ABFSR" start="0xE000EFA8" description="Auxilliary Bus Fault Status Register">
      <BitField name="AXIMTYPE" start="8" size="2" description="Indicates the type of fault on the AXIM" />
      <BitField name="EPPB" start="4" size="1" description="Asynchronous fault on EPPB interface" />
      <BitField name="AHBP" start="3" size="1" description="Asynchronous fault on AXIM interface" />
      <BitField name="AHBP" start="2" size="1" description="Asynchronous fault on AHBP interface" />
      <BitField name="DTCM" start="1" size="1" description="Asynchronous fault on DTCM interface" />
      <BitField name="ITCM" start="0" size="1" description="Asynchronous fault on ITCM interface" />
    </Register>
    <Register name="IEBR0" start="0xE000EFB0" description="Instruction Error bank Register 0">
      <BitField name="User-defined" start="30" size="2" description="User-defined" />
      <BitField name="Type of error" start="17" size="1" description="Type of error" />
      <BitField name="RAM bank" start="16" size="1" description="RAM bank" />
      <BitField name="RAM location" start="2" size="14" description="RAM location" />
      <BitField name="Locked" start="1" size="1" description="Locked" />
      <BitField name="Valid" start="0" size="1" description="Valid" />
    </Register>
    <Register name="IEBR1" start="0xE000EFB4" description="Instruction Error bank Register 1">
      <BitField name="User-defined" start="30" size="2" description="User-defined" />
      <BitField name="Type of error" start="17" size="1" description="Type of error" />
      <BitField name="RAM bank" start="16" size="1" description="RAM bank" />
      <BitField name="RAM location" start="2" size="14" description="RAM location" />
      <BitField name="Locked" start="1" size="1" description="Locked" />
      <BitField name="Valid" start="0" size="1" description="Valid" />
    </Register>
    <Register name="DEBR0" start="0xE000EFB8" description="Data Error bank Register 0">
      <BitField name="User-defined" start="30" size="2" description="User-defined" />
      <BitField name="Type of error" start="17" size="1" description="Type of error" />
      <BitField name="RAM bank" start="16" size="1" description="RAM bank" />
      <BitField name="RAM location" start="2" size="14" description="RAM location" />
      <BitField name="Locked" start="1" size="1" description="Locked" />
      <BitField name="Valid" start="0" size="1" description="Valid" />
    </Register>
    <Register name="DEBR1" start="0xE000EFBC" description="Data Error bank Register 1">
      <BitField name="User-defined" start="30" size="2" description="User-defined" />
      <BitField name="Type of error" start="17" size="1" description="Type of error" />
      <BitField name="RAM bank" start="16" size="1" description="RAM bank" />
      <BitField name="RAM location" start="2" size="14" description="RAM location" />
      <BitField name="Locked" start="1" size="1" description="Locked" />
      <BitField name="Valid" start="0" size="1" description="Valid" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU" start="0xe000ef34" description="Floating Point Unit">
    <Register name="FPCCR" start="0xe000ef34" description="Floating-point Context Control Register">
      <BitField name="ASPEN" start="31" size="1" description="Automatic state preservation enable" />
      <BitField name="LSPEN" start="30" size="1" description="Lazy state preservation enable" />
      <BitField name="MONRDY" start="8" size="1" description="DebugMonitor ready" />
      <BitField name="BFRDY" start="6" size="1" description="BusFault ready" />
      <BitField name="MMRDY" start="5" size="1" description="MemManage ready" />
      <BitField name="HFRDY" start="4" size="1" description="HardFault ready" />
      <BitField name="THREAD" start="3" size="1" description="Thread Mode" />
      <BitField name="USER" start="1" size="1" description="User privilege" />
      <BitField name="LSPACT" start="0" size="1" description="Lazy state preservation active" />
    </Register>
    <Register name="FPCAR" start="0xe000ef38" description="Floating-point Context Address Register">
      <BitField name="ADDRESSS" start="3" size="29" description="The location of the unpopulated floating-point register space allocated on an exception stack frame" />
    </Register>
    <Register name="FPDSCR" start="0xe000ef3c" description="Floating-point Default Status Control Register">
      <BitField name="AHP" start="26" size="1" description="Alternative half-precision control bit" />
      <BitField name="DN" start="25" size="1" description="Default NaN mode control bit" />
      <BitField name="FZ" start="24" size="1" description="Flush-to-zero mode control bit" />
      <BitField name="RMode" start="22" size="2" description="Rounding Mode control field" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0xe000ed90" description="Memory Protection Unit">
    <Register name="MPU_TYPE" start="0xe000ed90" access="ReadOnly" description="MPU Type Register">
      <BitField name="IREGION" start="16" size="8" description="Number of supported MPU instruction regions" />
      <BitField name="DREGION" start="8" size="8" description="Number of supported MPU data regions" />
      <BitField name="SEPARATE" start="0" size="1" description="Support for unified or separate instruction and date memory maps" />
    </Register>
    <Register name="MPU_CTRL" start="0xe000ed94" description="MPU Control Register">
      <BitField name="PRIVDEFENA" start="2" size="1" description="Enables privileged software access to the default memory map" />
      <BitField name="HFNMIENA" start="1" size="1" description="Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers" />
      <BitField name="ENABLE" start="0" size="1" description="Enable MPU" />
    </Register>
    <Register name="MPU_RNR" start="0xe000ed98" description="MPU Region Number Register">
      <BitField name="REGION" start="0" size="8" description="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers" />
    </Register>
    <Register name="MPU_RBAR" start="0xe000ed9c" description="MPU Region Base Address Register">
      <BitField name="ADDR" start="5" size="27" description="Region base address field" />
      <BitField name="VALID" start="4" size="1" description="MPU Region Number valid bit" />
      <BitField name="REGION" start="0" size="4" description="MPU region field" />
    </Register>
    <Register name="MPU_RASR" start="0xe000eda0" description="MPU Region Attribute and Size Register">
      <BitField name="XN" start="28" size="1" description="Instruction access disable bit" />
      <BitField name="AP" start="24" size="3" description="Access permission field" />
      <BitField name="TEX" start="19" size="3" description="Memory access attribute" />
      <BitField name="S" start="18" size="1" description="Shareable bit" />
      <BitField name="C" start="17" size="1" description="Memory access attribute" />
      <BitField name="B" start="16" size="1" description="Memory access attribute" />
      <BitField name="SRD" start="8" size="8" description="Subregion disable bits" />
      <BitField name="SIZE" start="1" size="5" description="MPU protection region size" />
      <BitField name="ENABLE" start="0" size="1" description="Region enable bit" />
    </Register>
  </RegisterGroup>
</Processor>
