---
layout: page
title: Publications
---
### Conference and Workshop Publications

<p class="publication">
<b>T. Nowatzki</b>, V. Gangadhar, K. Sankaralingam, G. Wright  <br />
<a href="http://research.cs.wisc.edu/vertical/papers/2016/hpca16-lssd.pdf">
  <cite><u>Pushing the Limits of Accelerator Efficiency While Retaining Programmability</u></cite></a>.
HPCA 2016.  <b> [Selected for IEEE Micro Top Picks 2017] </b>

</p>

<p class="publication">
<b>T. Nowatzki</b>, K. Sankaralingam <br />
<a href="http://research.cs.wisc.edu/vertical/papers/2016/asplos16-exocore.pdf">
  <cite><u>Analyzing Behavior Specialized Acceleration</u></cite></a>.
ASPLOS 2016.
</p>

<p class="publication">
M. Watkins, <b>T. Nowatzki</b>, A. Carno. <br />
<a href="http://workbench.lafayette.edu/~watkinma/papers/hpca16.pdf">
  <cite><u>Software Transparent Dynamic Binary Translation for Coarse-Grain Reconfigurable Architectures.</u></cite></a>.
HPCA 2016.
</p>
<p class="publication">
<b>T. Nowatzki</b>, V. Gangadhar, K. Sankaralingam <br />
<a href="http://www.cs.wisc.edu/vertical/papers/2015/isca15-seed.pdf">
  <cite><u>Exploring the Potential of Heterogeneous Von
Neumann/Dataflow Execution Models</u></cite></a>.
ISCA 2015.
<b> [IEEE Micro Top Picks 2016] </b>
</p>
<p class="publication">
<b>T. Nowatzki</b>, J. Menon, C. Ho, K. Sankaralingam  <br />
<a href="http://www.cs.wisc.edu/vertical/papers/2014/wddd-sim-harmful.pdf">
  <cite><u>gem5, GPGPUSim, McPAT, GPUWattch, "Your
favorite simulator here" Considered Harmful</u></cite></a>.
WDDD 2014.
</p>
<p class="publication">
V. Govindaraju, <b>T. Nowatzki</b>, K. Sankaralingam  <br />
<a href="http://www.cs.wisc.edu/vertical/papers/2013/pact13-dyser.pdf">
  <cite><u>Breaking SIMD Shackles with an Exposed Flexible
Microarchitecture and the Access Execute PDG</u></cite></a>.
PACT 2013.
</p>
<p class="publication"
<b>T. Nowatzki</b>, M. Sartin-Tarm, L. De Carli, K. Sankaralingam, C. Estan, B. Robatmili <br />
<a href="http://www.cs.wisc.edu/vertical/papers/2013/pldi13-ilp-scheduler.pdf">
  <cite><u>A General
Constraint-centric Scheduling Framework for Spatial Architectures</u></cite></a>.
PLDI 2013. <br>
<b> [Distinguised Paper Award] </b>
</p>
<p class="publication">
J. Benson, R. Cofell, C. Frericks, C. Ho, V. Govindaraju, <b> T. Nowatzki </b>, K. Sankaralingam.
<a href="http://www.cs.wisc.edu/vertical/papers/2012/hpca12-dyser.pdf">
  <cite><u>Design Integration and Implementation of the DySER Hardware Accelerator into OpenSPARC</u></cite></a>.
HPCA 2012. <br>
</p>

###Journal and Magazine Publications

<p class="publication">
<b>T. Nowatzki</b>, V. Govindaraju, K. Sankaralingam  <br />
<a href="http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=7243305">
        <cite><u>A Graph-Based Program Representation for Analyzing 
                 Hardware Specialization Approaches</u></cite></a>.
er Architecture Letters, 2015.
<b> [Best of CAL] </b>
</p>

<p class="publication">
<b>T. Nowatzki</b>, J. Menon, C. Ho, K. Sankaralingam  <br />
<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7155440">
  <cite><u>Architectural Simulators Considered Harmful</u></cite></a>.
IEEE Micro 2015.
</p>

<p class="publication">
A. Yazdanbakhsh, R. Balasubramanian, <b>T. Nowatzki</b>, K. Sankaralingam  <br />
<a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7367972">
  <cite><u>Comprehensive Circuit Failure Prediction and Detection for Logic and SRAM using Virtual Aging, Sampled Redundancy, and Asymmetric Checkers</u></cite></a>.
IEEE Micro 2015.
</p>

<p class="publication">
<b>T. Nowatzki</b>, M. Sartin-Tarm, L. De Carli, K. Sankaralingam, C. Estan, B. Robatmili <br />
<a href="http://dl.acm.org/citation.cfm?id=2658993">
  <cite><u>A Scheduling Framework for Spatial Architectures Across Multiple Constraint-solving Theories</u></cite></a>.
TOPLAS 2014. <br>
</p>

<p class="publication">
M. Sartin-Tarm, <b>T. Nowatzki</b>, L. De Carli, K. Sankaralingam <br />
<a href="/~tjn/papers/can-ilp-sched.pdf">
  <cite><u>Constraint-centric Scheduling Guide</u></cite></a>.
Computer Architecture News 2013. <br>

<p class="publication">
V. Govindaraju, C. Ho, <b>T. Nowatzki</b>, J. Chhugani, N. Satish, K. Sankaralingam, and C. Kim <br>
<a href=http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6235947"">
  <cite><u>DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing</u></cite></a>.
IEEE Micro 2012. <br>
</p>

###Books
<p class="publication">
<b> T. Nowatzki </b>, M. Ferris, K. Sankaralingam, C. Estan, N. Vaish, D. Wood <br />
<a href="http://www.morganclaypool.com/doi/abs/10.2200/S00531ED1V01Y201308CAC026">

  <cite><u>Optimization and Mathematical Modeling in Computer Architecture</u></cite></a>.
Morgan & Claypool Synthesis Lectures on Computer Architecture 2013. <br>
<a href="http://www.neos-guide.org/content/computer-architecture"><u>Interactive Demos</u></a>
</p>

