/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire [6:0] _05_;
  wire [7:0] _06_;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_2z ? celloutsig_1_3z[2] : celloutsig_1_0z;
  assign celloutsig_0_19z = _00_ ? in_data[58] : celloutsig_0_11z;
  assign celloutsig_0_26z = celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_13z;
  assign celloutsig_0_1z = ~_00_;
  assign celloutsig_0_41z = celloutsig_0_19z | ~(_02_);
  reg [6:0] _12_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 7'h00;
    else _12_ <= in_data[34:28];
  assign { _04_[6:4], _00_, _02_, _04_[1:0] } = _12_;
  reg [6:0] _13_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 7'h00;
    else _13_ <= { _04_[6:4], _00_, _02_, _04_[1:0] };
  assign { _03_, _05_[5:0] } = _13_;
  reg [7:0] _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 8'h00;
    else _14_ <= { in_data[48:42], celloutsig_0_2z };
  assign { _01_, _06_[6:0] } = _14_;
  assign celloutsig_1_8z = { celloutsig_1_5z[2:0], celloutsig_1_4z } == { celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_17z = { in_data[186:185], celloutsig_1_8z, celloutsig_1_16z } == celloutsig_1_5z[4:1];
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_3z, 1'h0, _01_, _06_[6:0] } == { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_10z = in_data[143:138] >= { in_data[113:109], celloutsig_1_0z };
  assign celloutsig_0_6z = { _05_[3:0], celloutsig_0_2z } >= { _04_[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z, _04_[6:4], _00_, _02_, _04_[1:0] } >= { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_6z } >= { _05_[2], celloutsig_0_3z, celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[186:163] > in_data[145:122];
  assign celloutsig_1_16z = celloutsig_1_1z[17:5] > in_data[180:168];
  assign celloutsig_1_6z = { celloutsig_1_1z[11:9], celloutsig_1_5z, celloutsig_1_3z } < { in_data[178:173], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_2z = { in_data[75:63], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } < in_data[28:10];
  assign celloutsig_1_19z = celloutsig_1_5z[3:0] % { 1'h1, in_data[104:103], celloutsig_1_17z };
  assign celloutsig_0_47z = & { _01_, _06_[6:2] };
  assign celloutsig_0_15z = & { _04_[5:4], celloutsig_0_3z, _00_ };
  assign celloutsig_1_7z = ~^ { in_data[141], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_12z = ~^ { in_data[183:158], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_3z = ^ in_data[37:30];
  assign celloutsig_0_7z = ^ { celloutsig_0_4z, celloutsig_0_1z, _03_, _05_[5:0] };
  assign celloutsig_0_12z = ^ in_data[47:45];
  assign celloutsig_1_3z = { celloutsig_1_1z[16:14], celloutsig_1_0z, celloutsig_1_0z } >>> celloutsig_1_1z[6:2];
  assign celloutsig_0_10z = { _04_[4], _00_, _02_, _04_[1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } >>> in_data[14:8];
  assign celloutsig_1_1z = { in_data[137:122], celloutsig_1_0z, celloutsig_1_0z } - { in_data[177:161], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z[5], celloutsig_1_0z, celloutsig_1_4z } - in_data[137:132];
  assign celloutsig_1_4z = { celloutsig_1_3z[2:0], celloutsig_1_0z } ~^ celloutsig_1_1z[4:1];
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_46z = ~((celloutsig_0_28z & celloutsig_0_12z) | celloutsig_0_41z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[17] & celloutsig_1_0z) | celloutsig_1_1z[4]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z & celloutsig_1_10z) | celloutsig_1_8z);
  assign _04_[3:2] = { _00_, _02_ };
  assign _05_[6] = _03_;
  assign _06_[7] = _01_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
