DSDT
DELL  Dell Inc
    
_SB_PC00GFX0CLID
_SB_PC00GFX0CDCK
_SB_PC00GFX0DD1F
_SB_PC00GFX0DD2F
_SB_PC00SAT0PRT6
_SB_PC00SAT0PRT7
_SB_PC00GFX0GDCK
_SB_PC00GFX0GLID
_SB_PC00RP01
_SB_PC00RP02
_SB_PC00RP03
_SB_PC00RP04
_SB_PC00RP05
_SB_PC00RP06
_SB_PC00RP07
_SB_PC00RP08
_SB_PC00RP09
_SB_PC00RP10
_SB_PC00RP11
_SB_PC00RP12
_SB_PC02RP01
_SB_PC02RP04
_SB_PC02RP05
_SB_PC02RP08
_SB_PC02RP09
_SB_PC02RP21
_SB_PR00LPSS
_SB_PR00TPSS
\._SB_CPPC
\._TZ_TZ00
\._TZ_ETMD
_SB_PC00TXHC
\STD3
\DGBA
_SB_PC00RP12CLID
_SB_PC00RP12CBLV
_SB_PC00RP12DLID
\ADBG
\._SB_PC00
_SB_PC00RP01
_SB_PC00RP02
_SB_PC00RP03
_SB_PC00RP04
_SB_PC00RP05
_SB_PC00RP06
_SB_PC00RP07
_SB_PC00RP08
_SB_PC00RP09
_SB_PC00RP10
_SB_PC00RP11
_SB_PC00RP12
_SB_PC00RP13
_SB_PC00RP14
_SB_PC00RP15
_SB_PC00RP16
_SB_PC00RP17
_SB_PC00RP18
_SB_PC00RP19
_SB_PC00RP20
_SB_PC00RP21
_SB_PC00RP22
_SB_PC00RP23
_SB_PC00RP24
_SB_PC00RP25
_SB_PC00RP26
_SB_PC00RP27
_SB_PC00RP28
_SB_PC00RP01PRMV
_SB_PC00RP02PRMV
_SB_PC00RP03PRMV
_SB_PC00RP04PRMV
_SB_PC00RP05PRMV
_SB_PC00RP06PRMV
_SB_PC00RP07PRMV
_SB_PC00RP08PRMV
_SB_PC00RP09PRMV
_SB_PC00RP10PRMV
_SB_PC00RP11PRMV
_SB_PC00RP12PRMV
_SB_PC00RP13PRMV
_SB_PC00RP14PRMV
_SB_PC00RP15PRMV
_SB_PC00RP16PRMV
_SB_PC00RP17PRMV
_SB_PC00RP18PRMV
_SB_PC00RP19PRMV
_SB_PC00RP20PRMV
_SB_PC00RP21PRMV
_SB_PC00RP22PRMV
_SB_PC00RP23PRMV
_SB_PC00RP24PRMV
_SB_PC00RP25PRMV
_SB_PC00RP26PRMV
_SB_PC00RP27PRMV
_SB_PC00RP28PRMV
_SB_PC00RP01SLOT
_SB_PC00RP02SLOT
_SB_PC00RP03SLOT
_SB_PC00RP04SLOT
_SB_PC00RP05SLOT
_SB_PC00RP06SLOT
_SB_PC00RP07SLOT
_SB_PC00RP08SLOT
_SB_PC00RP09SLOT
_SB_PC00RP10SLOT
_SB_PC00RP11SLOT
_SB_PC00RP12SLOT
_SB_PC00RP13SLOT
_SB_PC00RP14SLOT
_SB_PC00RP15SLOT
_SB_PC00RP16SLOT
_SB_PC00RP17SLOT
_SB_PC00RP18SLOT
_SB_PC00RP19SLOT
_SB_PC00RP20SLOT
_SB_PC00RP21SLOT
_SB_PC00RP22SLOT
_SB_PC00RP23SLOT
_SB_PC00RP24SLOT
_SB_PC00RP25SLOT
_SB_PC00RP26SLOT
_SB_PC00RP27SLOT
_SB_PC00RP28SLOT
_SB_PC00RP01PRTP
_SB_PC00RP02PRTP
_SB_PC00RP03PRTP
_SB_PC00RP04PRTP
_SB_PC00RP05PRTP
_SB_PC00RP06PRTP
_SB_PC00RP07PRTP
_SB_PC00RP08PRTP
_SB_PC00RP09PRTP
_SB_PC00RP10PRTP
_SB_PC00RP11PRTP
_SB_PC00RP12PRTP
_SB_PC00RP13PRTP
_SB_PC00RP14PRTP
_SB_PC00RP15PRTP
_SB_PC00RP16PRTP
_SB_PC00RP17PRTP
_SB_PC00RP18PRTP
_SB_PC00RP19PRTP
_SB_PC00RP20PRTP
_SB_PC00RP21PRTP
_SB_PC00RP22PRTP
_SB_PC00RP23PRTP
_SB_PC00RP24PRTP
_SB_PC00RP25PRTP
_SB_PC00RP26PRTP
_SB_PC00RP27PRTP
_SB_PC00RP28PRTP
_SB_PC00RP01RD3C
_SB_PC00RP02RD3C
_SB_PC00RP03RD3C
_SB_PC00RP04RD3C
_SB_PC00RP05RD3C
_SB_PC00RP06RD3C
_SB_PC00RP07RD3C
_SB_PC00RP08RD3C
_SB_PC00RP09RD3C
_SB_PC00RP10RD3C
_SB_PC00RP11RD3C
_SB_PC00RP12RD3C
_SB_PC00RP13RD3C
_SB_PC00RP14RD3C
_SB_PC00RP15RD3C
_SB_PC00RP16RD3C
_SB_PC00RP17RD3C
_SB_PC00RP18RD3C
_SB_PC00RP19RD3C
_SB_PC00RP20RD3C
_SB_PC00RP21RD3C
_SB_PC00RP22RD3C
_SB_PC00RP23RD3C
_SB_PC00RP24RD3C
_SB_PC00RP25RD3C
_SB_PC00RP26RD3C
_SB_PC00RP27RD3C
_SB_PC00RP28RD3C
\._SB_PC02
_SB_PC02RP01
_SB_PC02RP04
_SB_PC02RP05
_SB_PC02RP07
_SB_PC02RP08
_SB_PC02RP09
_SB_PC02RP13
_SB_PC02RP17
_SB_PC02RP21
_SB_PC02RP01PRMV
_SB_PC02RP04PRMV
_SB_PC02RP05PRMV
_SB_PC02RP07PRMV
_SB_PC02RP08PRMV
_SB_PC02RP09PRMV
_SB_PC02RP13PRMV
_SB_PC02RP17PRMV
_SB_PC02RP21PRMV
_SB_PC02RP01SLOT
_SB_PC02RP04SLOT
_SB_PC02RP05SLOT
_SB_PC02RP07SLOT
_SB_PC02RP08SLOT
_SB_PC02RP09SLOT
_SB_PC02RP13SLOT
_SB_PC02RP17SLOT
_SB_PC02RP21SLOT
_SB_PC02RP01PRTP
_SB_PC02RP04PRTP
_SB_PC02RP05PRTP
_SB_PC02RP07PRTP
_SB_PC02RP08PRTP
_SB_PC02RP09PRTP
_SB_PC02RP13PRTP
_SB_PC02RP17PRTP
_SB_PC02RP21PRTP
_SB_PC02RP01RD3C
_SB_PC02RP04RD3C
_SB_PC02RP05RD3C
_SB_PC02RP07RD3C
_SB_PC02RP08RD3C
_SB_PC02RP09RD3C
_SB_PC02RP13RD3C
_SB_PC02RP17RD3C
_SB_PC02RP21RD3C
_SB_PC00M64B
_SB_PC00M64L
_SB_PC00M32B
_SB_PC00M32L
_SB_PC00ITSP
\VMDE
\ADBG
\ODBG
_SB_PC00SWAK
_SB_PC02PPMCACWA
_SB_PC02PPMCDCWA
_SB_PC02PPMCACET
_SB_PC02PPMCDCET
_SB_PC00ACWA
_SB_PC00DCWA
_SB_PC00ACET
_SB_PC00DCET
_SB_PC00HDASPS0X
_SB_PC00HDASPS3X
_SB_PC00HDASPPMS
\SIME
\TVBS
\TFWB
_SB_PC00XHCIRHUBINIR
_SB_PC00XHCI_PS0PS0X
_SB_PC00XHCI_PS3PS3X
_SB_PC00XHCIRHUBPS0X
_SB_PC00XHCIRHUBPS2X
_SB_PC00XHCIRHUBPS3X
_SB_PC00XHCIRHUBHS03VTCM
_SB_PC00XHCIRHUBHS05VTCM
_SB_PC00HDASHIDW
_SB_PC00HDASHIWC
_SB_PC00HIDW
_SB_PC00HIWC
\._SB_BTRK
\._SB_GBTR
\CNMT
_SB_PC00SAT0SATC
_SB_PC00SAT0SATD
\STD3
_SB_PC00THC0CINI
_SB_PC00THC1CINI
_SB_PC00UF0E
_SB_PC02SAT0SATC
_SB_PC02SAT0SATD
\STD3
_SB_PC02XHCIRHUBINIR
_SB_PC02XHCI_PS0PS0X
_SB_PC02XHCI_PS3PS3X
_SB_PC02XHCIRHUBPS0X
_SB_PC02XHCIRHUBPS2X
_SB_PC02XHCIRHUBPS3X
_SB_PC02XHCIRHUBHS03VTCM
_SB_PC02XHCIRHUBHS05VTCM
_SB_PC02HDASPS0X
_SB_PC02HDASPS3X
_SB_PC02HDASHIDW
_SB_PC02HDASHIWC
_SB_PC02HDASPPMS
_SB_PC02VMDE
_SB_PC02VMPP
_SB_PC02PBSB
_SB_PC02RP01PXSXPNVM
_SB_PC02RP01PXSXPAHC
_SB_PC02RP01VDID
\DMAK
\DMAP
_SB_PC02RP01PINI
_SB_PC00PC2M
_SB_PC02RP01PPBA
_SB_PC02RP01UPRD
_SB_PC02RP01PPS0
_SB_PC02RP01PPS3
_SB_PC02RP01PBNU
_SB_PC02RP01ADSD
_SB_PC02RP02PXSXPNVM
_SB_PC02RP02PXSXPAHC
_SB_PC02RP02VDID
\DMAK
\DMAP
_SB_PC02RP02PINI
_SB_PC00PC2M
_SB_PC02RP02PPBA
_SB_PC02RP02UPRD
_SB_PC02RP02PPS0
_SB_PC02RP02PPS3
_SB_PC02RP02PBNU
_SB_PC02RP02ADSD
_SB_PC02RP03PXSXPNVM
_SB_PC02RP03PXSXPAHC
_SB_PC02RP03VDID
\DMAK
\DMAP
_SB_PC02RP03PINI
_SB_PC00PC2M
_SB_PC02RP03PPBA
_SB_PC02RP03UPRD
_SB_PC02RP03PPS0
_SB_PC02RP03PPS3
_SB_PC02RP03PBNU
_SB_PC02RP03ADSD
_SB_PC02RP04PXSXPNVM
_SB_PC02RP04PXSXPAHC
_SB_PC02RP04VDID
\DMAK
\DMAP
_SB_PC02RP04PINI
_SB_PC00PC2M
_SB_PC02RP04PPBA
_SB_PC02RP04UPRD
_SB_PC02RP04PPS0
_SB_PC02RP04PPS3
_SB_PC02RP04PBNU
_SB_PC02RP04ADSD
_SB_PC02RP05PXSXPNVM
_SB_PC02RP05PXSXPAHC
_SB_PC02RP05VDID
\DMAK
\DMAP
_SB_PC02RP05PINI
_SB_PC00PC2M
_SB_PC02RP05PPBA
_SB_PC02RP05UPRD
_SB_PC02RP05PPS0
_SB_PC02RP05PPS3
_SB_PC02RP05PBNU
_SB_PC02RP05ADSD
_SB_PC02RP06PXSXPNVM
_SB_PC02RP06PXSXPAHC
_SB_PC02RP06VDID
\DMAK
\DMAP
_SB_PC02RP06PINI
_SB_PC00PC2M
_SB_PC02RP06PPBA
_SB_PC02RP06UPRD
_SB_PC02RP06PPS0
_SB_PC02RP06PPS3
_SB_PC02RP06PBNU
_SB_PC02RP06ADSD
_SB_PC02RP07PXSXPNVM
_SB_PC02RP07PXSXPAHC
_SB_PC02RP07VDID
\DMAK
\DMAP
_SB_PC02RP07PINI
_SB_PC00PC2M
_SB_PC02RP07PPBA
_SB_PC02RP07UPRD
_SB_PC02RP07PPS0
_SB_PC02RP07PPS3
_SB_PC02RP07PBNU
_SB_PC02RP07ADSD
_SB_PC02RP08PXSXPNVM
_SB_PC02RP08PXSXPAHC
_SB_PC02RP08VDID
\DMAK
\DMAP
_SB_PC02RP08PINI
_SB_PC00PC2M
_SB_PC02RP08PPBA
_SB_PC02RP08UPRD
_SB_PC02RP08PPS0
_SB_PC02RP08PPS3
_SB_PC02RP08PBNU
_SB_PC02RP08ADSD
_SB_PC02RP09PXSXPNVM
_SB_PC02RP09PXSXPAHC
_SB_PC02RP09VDID
\DMAK
\DMAP
_SB_PC02RP09PINI
_SB_PC00PC2M
_SB_PC02RP09PPBA
_SB_PC02RP09UPRD
_SB_PC02RP09PPS0
_SB_PC02RP09PPS3
_SB_PC02RP09PBNU
_SB_PC02RP09ADSD
_SB_PC02RP10PXSXPNVM
_SB_PC02RP10PXSXPAHC
_SB_PC02RP10VDID
\DMAK
\DMAP
_SB_PC02RP10PINI
_SB_PC00PC2M
_SB_PC02RP10PPBA
_SB_PC02RP10UPRD
_SB_PC02RP10PPS0
_SB_PC02RP10PPS3
_SB_PC02RP10PBNU
_SB_PC02RP10ADSD
_SB_PC02RP11PXSXPNVM
_SB_PC02RP11PXSXPAHC
_SB_PC02RP11VDID
\DMAK
\DMAP
_SB_PC02RP11PINI
_SB_PC00PC2M
_SB_PC02RP11PPBA
_SB_PC02RP11UPRD
_SB_PC02RP11PPS0
_SB_PC02RP11PPS3
_SB_PC02RP11PBNU
_SB_PC02RP11ADSD
_SB_PC02RP12PXSXPNVM
_SB_PC02RP12PXSXPAHC
_SB_PC02RP12VDID
\DMAK
\DMAP
_SB_PC02RP12PINI
_SB_PC00PC2M
_SB_PC02RP12PPBA
_SB_PC02RP12UPRD
_SB_PC02RP12PPS0
_SB_PC02RP12PPS3
_SB_PC02RP12PBNU
_SB_PC02RP12ADSD
_SB_PC02RP13PXSXPNVM
_SB_PC02RP13PXSXPAHC
_SB_PC02RP13VDID
\DMAK
\DMAP
_SB_PC02RP13PINI
_SB_PC00PC2M
_SB_PC02RP13PPBA
_SB_PC02RP13UPRD
_SB_PC02RP13PPS0
_SB_PC02RP13PPS3
_SB_PC02RP13PBNU
_SB_PC02RP13ADSD
_SB_PC02RP14PXSXPNVM
_SB_PC02RP14PXSXPAHC
_SB_PC02RP14VDID
\DMAK
\DMAP
_SB_PC02RP14PINI
_SB_PC00PC2M
_SB_PC02RP14PPBA
_SB_PC02RP14UPRD
_SB_PC02RP14PPS0
_SB_PC02RP14PPS3
_SB_PC02RP14PBNU
_SB_PC02RP14ADSD
_SB_PC02RP15PXSXPNVM
_SB_PC02RP15PXSXPAHC
_SB_PC02RP15VDID
\DMAK
\DMAP
_SB_PC02RP15PINI
_SB_PC00PC2M
_SB_PC02RP15PPBA
_SB_PC02RP15UPRD
_SB_PC02RP15PPS0
_SB_PC02RP15PPS3
_SB_PC02RP15PBNU
_SB_PC02RP15ADSD
_SB_PC02RP16PXSXPNVM
_SB_PC02RP16PXSXPAHC
_SB_PC02RP16VDID
\DMAK
\DMAP
_SB_PC02RP16PINI
_SB_PC00PC2M
_SB_PC02RP16PPBA
_SB_PC02RP16UPRD
_SB_PC02RP16PPS0
_SB_PC02RP16PPS3
_SB_PC02RP16PBNU
_SB_PC02RP16ADSD
_SB_PC02RP17PXSXPNVM
_SB_PC02RP17PXSXPAHC
_SB_PC02RP17VDID
\DMAK
\DMAP
_SB_PC02RP17PINI
_SB_PC00PC2M
_SB_PC02RP17PPBA
_SB_PC02RP17UPRD
_SB_PC02RP17PPS0
_SB_PC02RP17PPS3
_SB_PC02RP17PBNU
_SB_PC02RP17ADSD
_SB_PC02RP18PXSXPNVM
_SB_PC02RP18PXSXPAHC
_SB_PC02RP18VDID
\DMAK
\DMAP
_SB_PC02RP18PINI
_SB_PC00PC2M
_SB_PC02RP18PPBA
_SB_PC02RP18UPRD
_SB_PC02RP18PPS0
_SB_PC02RP18PPS3
_SB_PC02RP18PBNU
_SB_PC02RP18ADSD
_SB_PC02RP19PXSXPNVM
_SB_PC02RP19PXSXPAHC
_SB_PC02RP19VDID
\DMAK
\DMAP
_SB_PC02RP19PINI
_SB_PC00PC2M
_SB_PC02RP19PPBA
_SB_PC02RP19UPRD
_SB_PC02RP19PPS0
_SB_PC02RP19PPS3
_SB_PC02RP19PBNU
_SB_PC02RP19ADSD
_SB_PC02RP20PXSXPNVM
_SB_PC02RP20PXSXPAHC
_SB_PC02RP20VDID
\DMAK
\DMAP
_SB_PC02RP20PINI
_SB_PC00PC2M
_SB_PC02RP20PPBA
_SB_PC02RP20UPRD
_SB_PC02RP20PPS0
_SB_PC02RP20PPS3
_SB_PC02RP20PBNU
_SB_PC02RP20ADSD
_SB_PC02RP21PXSXPNVM
_SB_PC02RP21PXSXPAHC
_SB_PC02RP21VDID
\DMAK
\DMAP
_SB_PC02RP21PINI
_SB_PC00PC2M
_SB_PC02RP21PPBA
_SB_PC02RP21UPRD
_SB_PC02RP21PPS0
_SB_PC02RP21PPS3
_SB_PC02RP21PBNU
_SB_PC02RP21ADSD
_SB_PC02RP22PXSXPNVM
_SB_PC02RP22PXSXPAHC
_SB_PC02RP22VDID
\DMAK
\DMAP
_SB_PC02RP22PINI
_SB_PC00PC2M
_SB_PC02RP22PPBA
_SB_PC02RP22UPRD
_SB_PC02RP22PPS0
_SB_PC02RP22PPS3
_SB_PC02RP22PBNU
_SB_PC02RP22ADSD
_SB_PC02RP23PXSXPNVM
_SB_PC02RP23PXSXPAHC
_SB_PC02RP23VDID
\DMAK
\DMAP
_SB_PC02RP23PINI
_SB_PC00PC2M
_SB_PC02RP23PPBA
_SB_PC02RP23UPRD
_SB_PC02RP23PPS0
_SB_PC02RP23PPS3
_SB_PC02RP23PBNU
_SB_PC02RP23ADSD
_SB_PC02RP24PXSXPNVM
_SB_PC02RP24PXSXPAHC
_SB_PC02RP24VDID
\DMAK
\DMAP
_SB_PC02RP24PINI
_SB_PC00PC2M
_SB_PC02RP24PPBA
_SB_PC02RP24UPRD
_SB_PC02RP24PPS0
_SB_PC02RP24PPS3
_SB_PC02RP24PBNU
_SB_PC02RP24ADSD
_SB_PC02HIDW
_SB_PC02HIWC
\._SB_BTRK
\._SB_GBTR
\CNMT
_SB_PC02THC0CINI
_SB_PC02THC1CINI
\VMDE
\VMSP
\STD3
\DGBA
_SB_PC00RP01PXSXPNVM
_SB_PC00RP01PXSXPAHC
_SB_PC00RP01VDID
\DMAK
\DMAP
_SB_PC00RP01PINI
_SB_PC00PC2M
_SB_PC00RP01PPBA
_SB_PC00RP01UPRD
_SB_PC00RP01PPS0
_SB_PC00RP01PPS3
_SB_PC00RP01PBNU
_SB_PC00RP01ADSD
_SB_PC00RP02PXSXPNVM
_SB_PC00RP02PXSXPAHC
_SB_PC00RP02VDID
\DMAK
\DMAP
_SB_PC00RP02PINI
_SB_PC00PC2M
_SB_PC00RP02PPBA
_SB_PC00RP02UPRD
_SB_PC00RP02PPS0
_SB_PC00RP02PPS3
_SB_PC00RP02PBNU
_SB_PC00RP02ADSD
_SB_PC00RP03PXSXPNVM
_SB_PC00RP03PXSXPAHC
_SB_PC00RP03VDID
\DMAK
\DMAP
_SB_PC00RP03PINI
_SB_PC00PC2M
_SB_PC00RP03PPBA
_SB_PC00RP03UPRD
_SB_PC00RP03PPS0
_SB_PC00RP03PPS3
_SB_PC00RP03PBNU
_SB_PC00RP03ADSD
_SB_PC00RP04PXSXPNVM
_SB_PC00RP04PXSXPAHC
_SB_PC00RP04VDID
\DMAK
\DMAP
_SB_PC00RP04PINI
_SB_PC00PC2M
_SB_PC00RP04PPBA
_SB_PC00RP04UPRD
_SB_PC00RP04PPS0
_SB_PC00RP04PPS3
_SB_PC00RP04PBNU
_SB_PC00RP04ADSD
_SB_PC00RP05PXSXPNVM
_SB_PC00RP05PXSXPAHC
_SB_PC00RP05VDID
\DMAK
\DMAP
_SB_PC00RP05PINI
_SB_PC00PC2M
_SB_PC00RP05PPBA
_SB_PC00RP05UPRD
_SB_PC00RP05PPS0
_SB_PC00RP05PPS3
_SB_PC00RP05PBNU
_SB_PC00RP05ADSD
_SB_PC00RP06PXSXPNVM
_SB_PC00RP06PXSXPAHC
_SB_PC00RP06VDID
\DMAK
\DMAP
_SB_PC00RP06PINI
_SB_PC00PC2M
_SB_PC00RP06PPBA
_SB_PC00RP06UPRD
_SB_PC00RP06PPS0
_SB_PC00RP06PPS3
_SB_PC00RP06PBNU
_SB_PC00RP06ADSD
_SB_PC00RP07PXSXPNVM
_SB_PC00RP07PXSXPAHC
_SB_PC00RP07VDID
\DMAK
\DMAP
_SB_PC00RP07PINI
_SB_PC00PC2M
_SB_PC00RP07PPBA
_SB_PC00RP07UPRD
_SB_PC00RP07PPS0
_SB_PC00RP07PPS3
_SB_PC00RP07PBNU
_SB_PC00RP07ADSD
_SB_PC00RP08PXSXPNVM
_SB_PC00RP08PXSXPAHC
_SB_PC00RP08VDID
\DMAK
\DMAP
_SB_PC00RP08PINI
_SB_PC00PC2M
_SB_PC00RP08PPBA
_SB_PC00RP08UPRD
_SB_PC00RP08PPS0
_SB_PC00RP08PPS3
_SB_PC00RP08PBNU
_SB_PC00RP08ADSD
_SB_PC00RP09PXSXPNVM
_SB_PC00RP09PXSXPAHC
_SB_PC00RP09VDID
\DMAK
\DMAP
_SB_PC00RP09PINI
_SB_PC00PC2M
_SB_PC00RP09PPBA
_SB_PC00RP09UPRD
_SB_PC00RP09PPS0
_SB_PC00RP09PPS3
_SB_PC00RP09PBNU
_SB_PC00RP09ADSD
_SB_PC00RP10PXSXPNVM
_SB_PC00RP10PXSXPAHC
_SB_PC00RP10VDID
\DMAK
\DMAP
_SB_PC00RP10PINI
_SB_PC00PC2M
_SB_PC00RP10PPBA
_SB_PC00RP10UPRD
_SB_PC00RP10PPS0
_SB_PC00RP10PPS3
_SB_PC00RP10PBNU
_SB_PC00RP10ADSD
_SB_PC00RP11PXSXPNVM
_SB_PC00RP11PXSXPAHC
_SB_PC00RP11VDID
\DMAK
\DMAP
_SB_PC00RP11PINI
_SB_PC00PC2M
_SB_PC00RP11PPBA
_SB_PC00RP11UPRD
_SB_PC00RP11PPS0
_SB_PC00RP11PPS3
_SB_PC00RP11PBNU
_SB_PC00RP11ADSD
_SB_PC00RP12PXSXPNVM
_SB_PC00RP12PXSXPAHC
_SB_PC00RP12VDID
\DMAK
\DMAP
_SB_PC00RP12PINI
_SB_PC00PC2M
_SB_PC00RP12PPBA
_SB_PC00RP12UPRD
_SB_PC00RP12PPS0
_SB_PC00RP12PPS3
_SB_PC00RP12PBNU
_SB_PC00RP12ADSD
\._SB_GGOV
\._SB_SGOV
_SB_PC00RP12PXSXEDMX
_SB_PC00RP12PXSXDBRL
_SB_PC00RP12PXSXDNID
_SB_PC00RP12PXSXDGD1
_SB_PC00RP12PXSXDGD2
_SB_PC00RP12PXSXDGD3
_SB_PC00RP12PXSXDGD4
_SB_PC00RP12PXSXDGD5
_SB_PC00RP12PXSXDGD6
_SB_PC00RP12PXSXDGD7
_SB_PC00RP12PXSXDGD8
_SB_PC00RP12PXSXDGD9
_SB_PC00RP12PXSXDGDA
_SB_PC00RP12PXSXDGDB
_SB_PC00RP12PXSXDGDC
_SB_PC00RP12PXSXDGDD
_SB_PC00RP12PXSXDGDE
_SB_PC00RP12PXSXDGDF
_SB_PC00RP12PXSXDGDX
_SB_PC00RP12PXSXDGDS
_SB_PC00RP12DIDL
_SB_PC00RP12DDL2
_SB_PC00RP12DDL3
_SB_PC00RP12DDL4
_SB_PC00RP12DDL5
_SB_PC00RP12DDL6
_SB_PC00RP12DDL7
_SB_PC00RP12DDL8
_SB_PC00RP12DDL9
_SB_PC00RP12DD10
_SB_PC00RP12DD11
_SB_PC00RP12DD12
_SB_PC00RP12DD13
_SB_PC00RP12DD14
_SB_PC00RP12DD15
_SB_PC00RP12PXSXBCLP
_SB_PC00RP12PXSXASLC
_SB_PC00LPCBH_ECLID0
_SB_PC00LPCBH_ECLSTE
_SB_PC00LPCBH_ECECWT
\LIDS
_SB_PC00RP12CLID
\._SB_CPID
\._SB_CPID
\LIDS
_SB_PC00GFX0CLID
\PWRS
_SB_PC00LPCBSPNT
_SB_PC00LPCBBPNT
\AC0F
\AC1F
\PBSS
_SB_PC00LPCBH_EC
_SB_PC00LPCBH_ECUPCF
_SB_PC00LPCBH_ECBAT0
_SB_PC00LPCBH_ECBAT1
_SB_PC00LPCBH_ECUPBT
_SB_PC00LPCBH_ECONTM
_SB_PC00LPCBH_ECLID0
_SB_PC00LPCBH_ECERVP
_SB_PC00LPCBH_ECERAP
_SB_PC00LPCBH_ECUTEC
_SB_PC00LPCBH_ECPGER
_SB_PC00LPCBH_ECERMT
_SB_PC00LPCBH_ECUPFS
_SB_PC00LPCBH_ECERPH
_SB_PC00LPCBH_ECERSP
_SB_PC00LPCBH_ECERPM
_SB_PC00LPCBH_ECERPD
_SB_PC00LPCBH_ECERPH
_SB_PC00LPCBH_ECERBP
_SB_PC00LPCBH_ECERBA
_SB_PC00LPCBH_ECERPN
_SB_PC00LPCBH_ECERCF
_SB_PC00LPCBH_ECERPC
_SB_PC00LPCBH_ECWPED
_SB_PC00LPCBH_ECSPET
_SB_PC00LPCBH_ECEPET
_SB_PC00LPCBH_ECERPS
_SB_PC00LPCBH_ECERPE
_SB_PC00LPCBH_ECECNT
_SB_PC00LPCBH_ECERLD
_SB_PC00LPCBH_ECERB1
_SB_PC00LPCBH_ECBNUM
_SB_PC00LPCBH_ECXDAT
_SB_PGPISGOV
\RPSG
\._SB_PWRB
_SB_PWRBPBST
_TZ_TZ00_TMP
\IGDS
_SB_PC00LPCBDGBA
_SB_PC00RP12CLID
\HGDT
\._SB_PDTS
\._SB_PKGA
\._SB_DTSF
\._SB_DTSE
\._SB_TRPD
\._SB_TRPF
\._SB_BGMA
\._SB_BGMS
\._SB_BGIA
_SB_IETMCHRG
\._SB_DPTF
\._SB_CHGE
\._SB_IETM
\._SB_IETM
_SB_PC00GFX0IUEH
_SB_TPM_PTS_
_SB_PC00PAUDPUAM
_SB_PC00XHCIDUAM
\ISAR
_SB_PC00LPCBACCF
_SB_PC00LPCBSWUB
\._GPEDTIN
_SB_PC00RP01NFRP
_SB_PC00RP05NFRP
_SB_PC00RP09NFRP
_SB_PC00RP10NFRP
_SB_PC00RP11NFRP
_SB_PC00RP12NFRP
\DTFS
\DTRT
\MDBG
\DTFS
\RPS0
\RPS1
\RPN0
\RPN1
\PG3S
\._SB_TCWK
\EPTU
\SPTS
\SPNT
\SWAK
_SB_PC00TDM0
_SB_PC00TDM1
_SB_PC00TDM0STCM
_SB_PC00TDM1STCM
\PCHS
_SB_PC02PPMCACWA
_SB_PC02PPMCDCWA
_SB_PC02PPMCACET
_SB_PC02PPMCDCET
\DSCE
_SB_PC00PDRCDPTR
_SB_PC00PDRCEPTR
\DIDX
\DIDY
_SB_PC00GFX0DD2F
\DGDX
_SB_PC00RP12PXSXPEGBPEGEDEDP
\._GPEAL6B
\._GPEAL6F
\P0WK
\P1WK
\P2WK
\P3WK
_SB_PC00TDM0
_SB_PC00TDM1
_SB_PC00IMNG
_SB_PC00AWAC
_SB_PC00AWACWAST
\._SB_PWRB
\._GPESL69
\._GPESL61
\._GPEPL6B
\._GPESL6F
\._GPESL71
\._GPESLA7
\._GPESLC7
\._GPESLA0
\._GPESLA1
\._GPESLA2
\._GPESLC0
\._GPESLC1
\._GPESLC2
_SB_PC00LPCBWKEC
\PBNU
\CNMT
_SB_PC00RP01PXSXWVHO
_SB_PC00RP01PXSXBRMT
_SB_PC00RP01PXSXFDEL
_SB_PC00RP01PXSXPDEL
_SB_PC00RP01PXSXVDEL
_SB_PC00RP01PXSXRDLY
\._SB_SGOV
_SB_PC00RP01PXSXMSNL
_SB_PC00RP01PXSXL1C1
_SB_PC00RP01PXSXL1C2
_SB_PC00RP01PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP01PXSXCRFI
_SB_PC00RP01PXSXCIRM
_SB_PC00RP01PXSXRSTY
_SB_PC00RP01PXSXFLRC
_SB_PC00RP01PXSXBOFC
_SB_PC00RP01PXSXDPRS
_SB_PC00RP01PXSXRDF0
_SB_PC00RP01PXSXRDF1
_SB_PC00RP01PXSXRDF6
\CNMT
_SB_PC00RP02PXSXWVHO
_SB_PC00RP02PXSXBRMT
_SB_PC00RP02PXSXFDEL
_SB_PC00RP02PXSXPDEL
_SB_PC00RP02PXSXVDEL
_SB_PC00RP02PXSXRDLY
\._SB_SGOV
_SB_PC00RP02PXSXMSNL
_SB_PC00RP02PXSXL1C1
_SB_PC00RP02PXSXL1C2
_SB_PC00RP02PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP02PXSXCRFI
_SB_PC00RP02PXSXCIRM
_SB_PC00RP02PXSXRSTY
_SB_PC00RP02PXSXFLRC
_SB_PC00RP02PXSXBOFC
_SB_PC00RP02PXSXDPRS
_SB_PC00RP02PXSXRDF0
_SB_PC00RP02PXSXRDF1
_SB_PC00RP02PXSXRDF6
\CNMT
_SB_PC00RP03PXSXWVHO
_SB_PC00RP03PXSXBRMT
_SB_PC00RP03PXSXFDEL
_SB_PC00RP03PXSXPDEL
_SB_PC00RP03PXSXVDEL
_SB_PC00RP03PXSXRDLY
\._SB_SGOV
_SB_PC00RP03PXSXMSNL
_SB_PC00RP03PXSXL1C1
_SB_PC00RP03PXSXL1C2
_SB_PC00RP03PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP03PXSXCRFI
_SB_PC00RP03PXSXCIRM
_SB_PC00RP03PXSXRSTY
_SB_PC00RP03PXSXFLRC
_SB_PC00RP03PXSXBOFC
_SB_PC00RP03PXSXDPRS
_SB_PC00RP03PXSXRDF0
_SB_PC00RP03PXSXRDF1
_SB_PC00RP03PXSXRDF6
\CNMT
_SB_PC00RP04PXSXWVHO
_SB_PC00RP04PXSXBRMT
_SB_PC00RP04PXSXFDEL
_SB_PC00RP04PXSXPDEL
_SB_PC00RP04PXSXVDEL
_SB_PC00RP04PXSXRDLY
\._SB_SGOV
_SB_PC00RP04PXSXMSNL
_SB_PC00RP04PXSXL1C1
_SB_PC00RP04PXSXL1C2
_SB_PC00RP04PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP04PXSXCRFI
_SB_PC00RP04PXSXCIRM
_SB_PC00RP04PXSXRSTY
_SB_PC00RP04PXSXFLRC
_SB_PC00RP04PXSXBOFC
_SB_PC00RP04PXSXDPRS
_SB_PC00RP04PXSXRDF0
_SB_PC00RP04PXSXRDF1
_SB_PC00RP04PXSXRDF6
\CNMT
_SB_PC00RP05PXSXWVHO
_SB_PC00RP05PXSXBRMT
_SB_PC00RP05PXSXFDEL
_SB_PC00RP05PXSXPDEL
_SB_PC00RP05PXSXVDEL
_SB_PC00RP05PXSXRDLY
\._SB_SGOV
_SB_PC00RP05PXSXMSNL
_SB_PC00RP05PXSXL1C1
_SB_PC00RP05PXSXL1C2
_SB_PC00RP05PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP05PXSXCRFI
_SB_PC00RP05PXSXCIRM
_SB_PC00RP05PXSXRSTY
_SB_PC00RP05PXSXFLRC
_SB_PC00RP05PXSXBOFC
_SB_PC00RP05PXSXDPRS
_SB_PC00RP05PXSXRDF0
_SB_PC00RP05PXSXRDF1
_SB_PC00RP05PXSXRDF6
\CNMT
_SB_PC00RP06PXSXWVHO
_SB_PC00RP06PXSXBRMT
_SB_PC00RP06PXSXFDEL
_SB_PC00RP06PXSXPDEL
_SB_PC00RP06PXSXVDEL
_SB_PC00RP06PXSXRDLY
\._SB_SGOV
_SB_PC00RP06PXSXMSNL
_SB_PC00RP06PXSXL1C1
_SB_PC00RP06PXSXL1C2
_SB_PC00RP06PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP06PXSXCRFI
_SB_PC00RP06PXSXCIRM
_SB_PC00RP06PXSXRSTY
_SB_PC00RP06PXSXFLRC
_SB_PC00RP06PXSXBOFC
_SB_PC00RP06PXSXDPRS
_SB_PC00RP06PXSXRDF0
_SB_PC00RP06PXSXRDF1
_SB_PC00RP06PXSXRDF6
\CNMT
_SB_PC00RP07PXSXWVHO
_SB_PC00RP07PXSXBRMT
_SB_PC00RP07PXSXFDEL
_SB_PC00RP07PXSXPDEL
_SB_PC00RP07PXSXVDEL
_SB_PC00RP07PXSXRDLY
\._SB_SGOV
_SB_PC00RP07PXSXMSNL
_SB_PC00RP07PXSXL1C1
_SB_PC00RP07PXSXL1C2
_SB_PC00RP07PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP07PXSXCRFI
_SB_PC00RP07PXSXCIRM
_SB_PC00RP07PXSXRSTY
_SB_PC00RP07PXSXFLRC
_SB_PC00RP07PXSXBOFC
_SB_PC00RP07PXSXDPRS
_SB_PC00RP07PXSXRDF0
_SB_PC00RP07PXSXRDF1
_SB_PC00RP07PXSXRDF6
\CNMT
_SB_PC00RP08PXSXWVHO
_SB_PC00RP08PXSXBRMT
_SB_PC00RP08PXSXFDEL
_SB_PC00RP08PXSXPDEL
_SB_PC00RP08PXSXVDEL
_SB_PC00RP08PXSXRDLY
\._SB_SGOV
_SB_PC00RP08PXSXMSNL
_SB_PC00RP08PXSXL1C1
_SB_PC00RP08PXSXL1C2
_SB_PC00RP08PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP08PXSXCRFI
_SB_PC00RP08PXSXCIRM
_SB_PC00RP08PXSXRSTY
_SB_PC00RP08PXSXFLRC
_SB_PC00RP08PXSXBOFC
_SB_PC00RP08PXSXDPRS
_SB_PC00RP08PXSXRDF0
_SB_PC00RP08PXSXRDF1
_SB_PC00RP08PXSXRDF6
\CNMT
_SB_PC00RP09PXSXWVHO
_SB_PC00RP09PXSXBRMT
_SB_PC00RP09PXSXFDEL
_SB_PC00RP09PXSXPDEL
_SB_PC00RP09PXSXVDEL
_SB_PC00RP09PXSXRDLY
\._SB_SGOV
_SB_PC00RP09PXSXMSNL
_SB_PC00RP09PXSXL1C1
_SB_PC00RP09PXSXL1C2
_SB_PC00RP09PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP09PXSXCRFI
_SB_PC00RP09PXSXCIRM
_SB_PC00RP09PXSXRSTY
_SB_PC00RP09PXSXFLRC
_SB_PC00RP09PXSXBOFC
_SB_PC00RP09PXSXDPRS
_SB_PC00RP09PXSXRDF0
_SB_PC00RP09PXSXRDF1
_SB_PC00RP09PXSXRDF6
\CNMT
_SB_PC00RP10PXSXWVHO
_SB_PC00RP10PXSXBRMT
_SB_PC00RP10PXSXFDEL
_SB_PC00RP10PXSXPDEL
_SB_PC00RP10PXSXVDEL
_SB_PC00RP10PXSXRDLY
\._SB_SGOV
_SB_PC00RP10PXSXMSNL
_SB_PC00RP10PXSXL1C1
_SB_PC00RP10PXSXL1C2
_SB_PC00RP10PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP10PXSXCRFI
_SB_PC00RP10PXSXCIRM
_SB_PC00RP10PXSXRSTY
_SB_PC00RP10PXSXFLRC
_SB_PC00RP10PXSXBOFC
_SB_PC00RP10PXSXDPRS
_SB_PC00RP10PXSXRDF0
_SB_PC00RP10PXSXRDF1
_SB_PC00RP10PXSXRDF6
\CNMT
_SB_PC00RP11PXSXWVHO
_SB_PC00RP11PXSXBRMT
_SB_PC00RP11PXSXFDEL
_SB_PC00RP11PXSXPDEL
_SB_PC00RP11PXSXVDEL
_SB_PC00RP11PXSXRDLY
\._SB_SGOV
_SB_PC00RP11PXSXMSNL
_SB_PC00RP11PXSXL1C1
_SB_PC00RP11PXSXL1C2
_SB_PC00RP11PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP11PXSXCRFI
_SB_PC00RP11PXSXCIRM
_SB_PC00RP11PXSXRSTY
_SB_PC00RP11PXSXFLRC
_SB_PC00RP11PXSXBOFC
_SB_PC00RP11PXSXDPRS
_SB_PC00RP11PXSXRDF0
_SB_PC00RP11PXSXRDF1
_SB_PC00RP11PXSXRDF6
\CNMT
_SB_PC00RP12PXSXWVHO
_SB_PC00RP12PXSXBRMT
_SB_PC00RP12PXSXFDEL
_SB_PC00RP12PXSXPDEL
_SB_PC00RP12PXSXVDEL
_SB_PC00RP12PXSXRDLY
\._SB_SGOV
_SB_PC00RP12PXSXMSNL
_SB_PC00RP12PXSXL1C1
_SB_PC00RP12PXSXL1C2
_SB_PC00RP12PXSXPTMR
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00RP12PXSXCRFI
_SB_PC00RP12PXSXCIRM
_SB_PC00RP12PXSXRSTY
_SB_PC00RP12PXSXFLRC
_SB_PC00RP12PXSXBOFC
_SB_PC00RP12PXSXDPRS
_SB_PC00RP12PXSXRDF0
_SB_PC00RP12PXSXRDF1
_SB_PC00RP12PXSXRDF6
\._SB_PC00
_SB_PC00DPOF
_SB_PC00IMNG
_SB_PC00LPCBNTIR
\GMIO
\THCE
\TDCE
\TRE0
\TRE1
\TRE2
\TRE3
\DME0
\DME1
\GBES
_SB_PC00GBES
\PSON
_SB_PC00TDM0SCME
_SB_PC00TDM1SCME
_SB_PC00TDM0_STA
_SB_PC00TDM1_STA
\GPRV
_SB_PC00LPCBNRTS
\PPOE
_SB_PC00RP01PXSXWIST
_SB_PC00RP01PXSXWWST
_SB_PC00RP01PXSXBCCX
_SB_PC00RP01PXSXSCCX
_SB_PC00RP01PXSXPIXX
_SB_PC00RP01PXSXISGX
_SB_PC00RP01PXSXPNVM
_SB_PC00RP01PXSXPAHC
_SB_PC00RP01PXSXPRES
_SB_PC00RP02PXSXWIST
_SB_PC00RP02PXSXWWST
_SB_PC00RP02PXSXBCCX
_SB_PC00RP02PXSXSCCX
_SB_PC00RP02PXSXPIXX
_SB_PC00RP02PXSXISGX
_SB_PC00RP02PXSXPNVM
_SB_PC00RP02PXSXPAHC
_SB_PC00RP02PXSXPRES
_SB_PC00RP03PXSXWIST
_SB_PC00RP03PXSXWWST
_SB_PC00RP03PXSXBCCX
_SB_PC00RP03PXSXSCCX
_SB_PC00RP03PXSXPIXX
_SB_PC00RP03PXSXISGX
_SB_PC00RP03PXSXPNVM
_SB_PC00RP03PXSXPAHC
_SB_PC00RP03PXSXPRES
_SB_PC00RP04PXSXWIST
_SB_PC00RP04PXSXWWST
_SB_PC00RP04PXSXBCCX
_SB_PC00RP04PXSXSCCX
_SB_PC00RP04PXSXPIXX
_SB_PC00RP04PXSXISGX
_SB_PC00RP04PXSXPNVM
_SB_PC00RP04PXSXPAHC
_SB_PC00RP04PXSXPRES
_SB_PC00RP05PXSXWIST
_SB_PC00RP05PXSXWWST
_SB_PC00RP05PXSXBCCX
_SB_PC00RP05PXSXSCCX
_SB_PC00RP05PXSXPIXX
_SB_PC00RP05PXSXISGX
_SB_PC00RP05PXSXPNVM
_SB_PC00RP05PXSXPAHC
_SB_PC00RP05PXSXPRES
_SB_PC00RP06PXSXWIST
_SB_PC00RP06PXSXWWST
_SB_PC00RP06PXSXBCCX
_SB_PC00RP06PXSXSCCX
_SB_PC00RP06PXSXPIXX
_SB_PC00RP06PXSXISGX
_SB_PC00RP06PXSXPNVM
_SB_PC00RP06PXSXPAHC
_SB_PC00RP06PXSXPRES
_SB_PC00RP07PXSXWIST
_SB_PC00RP07PXSXWWST
_SB_PC00RP07PXSXBCCX
_SB_PC00RP07PXSXSCCX
_SB_PC00RP07PXSXPIXX
_SB_PC00RP07PXSXISGX
_SB_PC00RP07PXSXPNVM
_SB_PC00RP07PXSXPAHC
_SB_PC00RP07PXSXPRES
_SB_PC00RP08PXSXWIST
_SB_PC00RP08PXSXWWST
_SB_PC00RP08PXSXBCCX
_SB_PC00RP08PXSXSCCX
_SB_PC00RP08PXSXPIXX
_SB_PC00RP08PXSXISGX
_SB_PC00RP08PXSXPNVM
_SB_PC00RP08PXSXPAHC
_SB_PC00RP08PXSXPRES
_SB_PC00RP09PXSXWIST
_SB_PC00RP09PXSXWWST
_SB_PC00RP09PXSXBCCX
_SB_PC00RP09PXSXSCCX
_SB_PC00RP09PXSXPIXX
_SB_PC00RP09PXSXISGX
_SB_PC00RP09PXSXPNVM
_SB_PC00RP09PXSXPAHC
_SB_PC00RP09PXSXPRES
_SB_PC00RP10PXSXWIST
_SB_PC00RP10PXSXWWST
_SB_PC00RP10PXSXBCCX
_SB_PC00RP10PXSXSCCX
_SB_PC00RP10PXSXPIXX
_SB_PC00RP10PXSXISGX
_SB_PC00RP10PXSXPNVM
_SB_PC00RP10PXSXPAHC
_SB_PC00RP10PXSXPRES
_SB_PC00RP11PXSXWIST
_SB_PC00RP11PXSXWWST
_SB_PC00RP11PXSXBCCX
_SB_PC00RP11PXSXSCCX
_SB_PC00RP11PXSXPIXX
_SB_PC00RP11PXSXISGX
_SB_PC00RP11PXSXPNVM
_SB_PC00RP11PXSXPAHC
_SB_PC00RP11PXSXPRES
_SB_PC00RP12PXSXWIST
_SB_PC00RP12PXSXWWST
_SB_PC00RP12PXSXBCCX
_SB_PC00RP12PXSXSCCX
_SB_PC00RP12PXSXPIXX
_SB_PC00RP12PXSXISGX
_SB_PC00RP12PXSXPNVM
_SB_PC00RP12PXSXPAHC
_SB_PC00RP12PXSXPRES
\ESPC
_SB_PC00SAT0PRT0PRES
_SB_PC00SAT0PRT1PRES
_SB_PC00SAT0PRT2PRES
_SB_PC00SAT0PRT3PRES
_SB_PC00SAT0PRT4PRES
_SB_PC00SAT0PRT5PRES
_SB_PC00SAT0PRT6PRES
_SB_PC00SAT0PRT7PRES
\CGLS
_SB_PC00CNVWRSTT
_SB_PC00CNVWPRRS
_SB_PC00CNVWCRFI
_SB_PC00CNVWCIRM
_SB_PC00CNVWRSTY
_SB_PC00CNVWFLRC
_SB_PC00CNVWBOFC
_SB_PC00CNVWDPRS
_SB_PC00XHCIRHUBHS10RDLY
_SB_PC00XHCIRHUBHS10CBTC
_SB_PC00XHCIRHUBHS10CBTI
_SB_PC00XHCIRHUBHS10BRMT
_SB_PC00XHCIRHUBHS10WVHO
_SB_PC00RP12PXSXBTIE
\CGLS
_SB_PC00XHCIRHUBHS10CBTA
\HDBO
_SB_PC02HDBO
_SB_PC00XHCIRHUBHS10CRFP
\CGLS
_SB_PC00THC0
_SB_PC00THC1
\PS2D
_SB_PC00HCID
_SB_PC00SAT0PRT0SPON
_SB_PC00SAT0PRT1SPON
_SB_PC00SAT0PRT2SPON
_SB_PC00SAT0PRT3SPON
_SB_PC00SAT0PRT4SPON
_SB_PC00SAT0PRT5SPON
_SB_PC00SAT0PRT6SPON
_SB_PC00SAT0PRT7SPON
_SB_PC00SAT0PRT0SPOF
_SB_PC00SAT0PRT1SPOF
_SB_PC00SAT0PRT2SPOF
_SB_PC00SAT0PRT3SPOF
_SB_PC00SAT0PRT4SPOF
_SB_PC00SAT0PRT5SPOF
_SB_PC00SAT0PRT6SPOF
_SB_PC00SAT0PRT7SPOF
_SB_PC00RP01PON_
_SB_PC00RP01POFF
_SB_PC00RP02PON_
_SB_PC00RP02POFF
_SB_PC00RP03PON_
_SB_PC00RP03POFF
_SB_PC00RP04PON_
_SB_PC00RP04POFF
_SB_PC00RP05PON_
_SB_PC00RP05POFF
_SB_PC00RP06PON_
_SB_PC00RP06POFF
_SB_PC00RP07PON_
_SB_PC00RP07POFF
_SB_PC00RP08PON_
_SB_PC00RP08POFF
_SB_PC00RP09PON_
_SB_PC00RP09POFF
_SB_PC00RP10PON_
_SB_PC00RP10POFF
_SB_PC00RP11PON_
_SB_PC00RP11POFF
_SB_PC00RP12PON_
_SB_PC00RP12POFF
\VDSD
\XBAS
\ADBG
_SB_PC00VMD0SP01CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP01D3CV
_SB_PC00VMD0SP01RPB_
_SB_PC00VMD0SP01RPD_
_SB_PC00VMD0SP01RPF_
_SB_PC00VMD0SP01RSPT
_SB_PC00VMD0SP01RSPI
_SB_PC00VMD0SP01_ADR
\ADBG
_SB_PC00VMD0SP02CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP02D3CV
_SB_PC00VMD0SP02RPB_
_SB_PC00VMD0SP02RPD_
_SB_PC00VMD0SP02RPF_
_SB_PC00VMD0SP02RSPT
_SB_PC00VMD0SP02RSPI
_SB_PC00VMD0SP02_ADR
\ADBG
_SB_PC00VMD0SP03CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP03D3CV
_SB_PC00VMD0SP03RPB_
_SB_PC00VMD0SP03RPD_
_SB_PC00VMD0SP03RPF_
_SB_PC00VMD0SP03RSPT
_SB_PC00VMD0SP03RSPI
_SB_PC00VMD0SP03_ADR
\ADBG
_SB_PC00VMD0SP04CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP04D3CV
_SB_PC00VMD0SP04RPB_
_SB_PC00VMD0SP04RPD_
_SB_PC00VMD0SP04RPF_
_SB_PC00VMD0SP04RSPT
_SB_PC00VMD0SP04RSPI
_SB_PC00VMD0SP04_ADR
\ADBG
_SB_PC00VMD0SP05CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP05D3CV
_SB_PC00VMD0SP05RPB_
_SB_PC00VMD0SP05RPD_
_SB_PC00VMD0SP05RPF_
_SB_PC00VMD0SP05RSPT
_SB_PC00VMD0SP05RSPI
_SB_PC00VMD0SP05_ADR
\ADBG
_SB_PC00VMD0SP06CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP06D3CV
_SB_PC00VMD0SP06RPB_
_SB_PC00VMD0SP06RPD_
_SB_PC00VMD0SP06RPF_
_SB_PC00VMD0SP06RSPT
_SB_PC00VMD0SP06RSPI
_SB_PC00VMD0SP06_ADR
\ADBG
_SB_PC00VMD0SP07CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP07D3CV
_SB_PC00VMD0SP07RPB_
_SB_PC00VMD0SP07RPD_
_SB_PC00VMD0SP07RPF_
_SB_PC00VMD0SP07RSPT
_SB_PC00VMD0SP07RSPI
_SB_PC00VMD0SP07_ADR
\ADBG
_SB_PC00VMD0SP08CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP08D3CV
_SB_PC00VMD0SP08RPB_
_SB_PC00VMD0SP08RPD_
_SB_PC00VMD0SP08RPF_
_SB_PC00VMD0SP08RSPT
_SB_PC00VMD0SP08RSPI
_SB_PC00VMD0SP08_ADR
\ADBG
_SB_PC00VMD0SP09CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP09D3CV
_SB_PC00VMD0SP09RPB_
_SB_PC00VMD0SP09RPD_
_SB_PC00VMD0SP09RPF_
_SB_PC00VMD0SP09RSPT
_SB_PC00VMD0SP09RSPI
_SB_PC00VMD0SP09_ADR
\ADBG
_SB_PC00VMD0SP10CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP10D3CV
_SB_PC00VMD0SP10RPB_
_SB_PC00VMD0SP10RPD_
_SB_PC00VMD0SP10RPF_
_SB_PC00VMD0SP10RSPT
_SB_PC00VMD0SP10RSPI
_SB_PC00VMD0SP10_ADR
\ADBG
_SB_PC00VMD0SP11CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP11D3CV
_SB_PC00VMD0SP11RPB_
_SB_PC00VMD0SP11RPD_
_SB_PC00VMD0SP11RPF_
_SB_PC00VMD0SP11RSPT
_SB_PC00VMD0SP11RSPI
_SB_PC00VMD0SP11_ADR
\ADBG
_SB_PC00VMD0SP12CBAR
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0SP12D3CV
_SB_PC00VMD0SP12RPB_
_SB_PC00VMD0SP12RPD_
_SB_PC00VMD0SP12RPF_
_SB_PC00VMD0SP12RSPT
_SB_PC00VMD0SP12RSPI
_SB_PC00VMD0SP12_ADR
\ADBG
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0PRT0D3CV
_SB_PC00VMD0PRT0RPD_
_SB_PC00VMD0PRT0RPF_
_SB_PC00VMD0PRT0RSPT
_SB_PC00VMD0PRT0RSPI
_SB_PC00VMD0PRT0_ADR
\ADBG
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0PRT1D3CV
_SB_PC00VMD0PRT1RPD_
_SB_PC00VMD0PRT1RPF_
_SB_PC00VMD0PRT1RSPT
_SB_PC00VMD0PRT1RSPI
_SB_PC00VMD0PRT1_ADR
\ADBG
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0PRT2D3CV
_SB_PC00VMD0PRT2RPD_
_SB_PC00VMD0PRT2RPF_
_SB_PC00VMD0PRT2RSPT
_SB_PC00VMD0PRT2RSPI
_SB_PC00VMD0PRT2_ADR
\ADBG
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0PRT3D3CV
_SB_PC00VMD0PRT3RPD_
_SB_PC00VMD0PRT3RPF_
_SB_PC00VMD0PRT3RSPT
_SB_PC00VMD0PRT3RSPI
_SB_PC00VMD0PRT3_ADR
\ADBG
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0PRT4D3CV
_SB_PC00VMD0PRT4RPD_
_SB_PC00VMD0PRT4RPF_
_SB_PC00VMD0PRT4RSPT
_SB_PC00VMD0PRT4RSPI
_SB_PC00VMD0PRT4_ADR
\ADBG
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0PRT5D3CV
_SB_PC00VMD0PRT5RPD_
_SB_PC00VMD0PRT5RPF_
_SB_PC00VMD0PRT5RSPT
_SB_PC00VMD0PRT5RSPI
_SB_PC00VMD0PRT5_ADR
\ADBG
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0PRT6D3CV
_SB_PC00VMD0PRT6RPD_
_SB_PC00VMD0PRT6RPF_
_SB_PC00VMD0PRT6RSPT
_SB_PC00VMD0PRT6RSPI
_SB_PC00VMD0PRT6_ADR
\ADBG
_SB_PC00VMD0VDON
_SB_PC00VMD0VDOF
_SB_PC00VMD0PRT7D3CV
_SB_PC00VMD0PRT7RPD_
_SB_PC00VMD0PRT7RPF_
_SB_PC00VMD0PRT7RSPT
_SB_PC00VMD0PRT7RSPI
_SB_PC00VMD0PRT7_ADR
\ADBG
_SB_PC00VMD0VLON
_SB_PC00VMD0VLOF
\ZPPB
\ATRA
\PTRA
\MEMC
\MEM3
\MEMH
_SB_PCI0B0D4NPCC
\._SB_ODV0
\._SB_NPCF
_SB_AMW0BCLR
_SB_AMW0BDWR
\ECU0
\BS02
_SB_PC00GFX0ECGB
_SB_PC00GFX0IPTP
_SB_PC00GFX0LCD_OIDE
_SB_PC00GFX0LCD_BRTL
_SB_PC00GFX0LCD_BBRD
_SB_PC00RP12PXSXNGEN
_SB_PC00RP12PXSXOPTF
_SB_PC00RP12PXSXHDAE
_SB_PC00RP12PXSXCKNG
_SB_PC00RP12PXSXLCD_
\._SB_EEAC
\SIME
_SB_PC00LPCBECDVECS3
_SB_PC00LPCBECDVECS2
_SB_PC00LPCBECDVACOS
_SB_PC00LPCBECDVACSE
_SB_PC00LPCBECDVECS6
_SB_PC00LPCBECDVNEVT
_SB_PC00AWACSECA
_SB_PC00AWACREGB
_SB_PC00AWACREGD
_SB_PC00AWACDAY_
_SB_PC00AWACHOR_
_SB_PC00AWACMIN_
_SB_PC00AWACSEC_
_SB_PC00AWACMON_
_SB_PC00AWACHORA
_SB_PC00AWACMINA
_SB_PC00AWACCNTY
_SB_PC00AWACYEAR
_SB_PC00AWAC_STA
_SB_PC00LPCBECDVDPNT
\SPNT
_SB_PR00DGFF
_SB_PR00CSTF
_SB_PC00RP12PXSXFDBO
_SB_IETMDHIB
\._SB_IETM
\._SB_HIDD
_SB_PC00GFX0GLID
\._SB_SIME
\._SB_ECGC
\._SB_ECG4
_SB_PC00LPCBECDVVGBS
_SB_PC00LPCBECDVCMFCIDMN
_SB_PC00LPCBECDVCMFCIDPC
_SB_PC00LPCBECDVCMFCDLPN
\TPPD
\T0GI
\TPHD
\PS2D
_SB_PC00RP07PXSX
_SB_PC00RP07LASX
\WRTO
\WBRS
\PBRS
\PRST
\WPRP
\WFCP
\PFCP
\WWKP
\TPDT
\TPLT
\.PIN_STA_
\.PIN_ON__
\.PIN_OFF_
\._SB_SHPO
_SB_PGPISHPO
\._SB_PSD0
\._SB_PSD3
\WWMT
_SB_PC00RP07WAKG
_SB_PC00RP07PWRG
_SB_PC00RP07SCLK
_SB_PC00RP07WAKP
_SB_PC00RP07WWEN
_SB_PC00RP07TN2B
_SB_PC00RP07TB2R
_SB_PC00RP07TR2P
_SB_PC00RP07TR2B
_SB_PC00RP07TB2F
_SB_PC00RP07TFDI
\WFCP
\._SB_SGOV
\WWRS
\DMAK
\DMAP
\._SB_IETM
\._SB_ODV0
\._SB_ODV1
\._SB_ODV2
\._SB_ODV3
\._SB_ODV4
\._SB_ODV5
DISP
SANB
SANL
VMNB
VMNL
BRMT
RDLY
SANV
SANBSANL[
H"SANV
ASLB IGDS
NDID
DID1 DID2 DID3 DID4 DID5 DID6 DID7 DID8 DID9 DIDA DIDB DIDC DIDD DIDE DIDF DIDX NXD1 NXD2 NXD3 NXD4 NXD5 NXD6 NXD7 NXD8 NXDX LIDS
BRTL
ALSE
LLOW
LHIH
IPTP
EDPV
DLPW
DLHR
XBAS AMDA LTRZ
M64B@
M64L@
CPEX M32B M32L P0WK P1WK P2WK VTDS
VTB1 VTB2 VTB3 VTB4 VTB5 VTB6 VTB7 VE1V
VE2V
RPIN
RPBA SIME
THCE
TDCE
DME0
DME1
TRE0
TRE1
TRE2
TRE3
TPA0 TPA1 TPA2 TPA3 TCDS TCIT
TCIR
TRTD
ITM0 ITM1 LTE0
LTE1
LTE2
LTE3
PSL0
PSL1
PSL2
PSL3
PNS0
PNS1
PNS2
PNS3
IMRY
TIVS
DIDY NXDY SLTS
MPGN
CMBM
DPMS
PMSA@
PMRL@
PBR1
PBR2
PBR3
REGO
IOMB@
RTBM
RPCC [
VMNV
VMNBVMNL[
VMNV
VMDE
VMSP VMPP VMS0
PBUS
SS1_
SS2_
SS3_
SS4_
GNVS
GNVS
OSYS
SMIF
PRM0
PRM1
SCIF
PRM2
PRM3
LCKF
PRM4
PRM5
PWRS
DBGS
THOF
ACT1
ACTT
PSVT
TC1V
TC2V
TSPV
CRTT
REVN
APIC
TCNT
PCP0
PCP1
PPCM
PPMF C67L
NATP
CMAP
CMBP
LPTP
FDCP
CMCP
CIRP
SMSC
W381
SMC1
EMAE
EMAP
EMAL
MEFE
DSTS
MORD
TCGP
PPRP PPRQ
LPPR
IDEM
PLID
BTYP
OSCC
NEXP
SBV1
SBV2
ECON
DSEN
GPIC
CTYP
L01C
VFN0
VFN1
VFN2
VFN3
VFN4
VFN5
VFN6
VFN7
VFN8
VFN9
PNHM TBAL TBAH TSOD
PFLV
BREV
PAMT
AC0F
AC1F
XTUB XTUS XMPB DDRF
RTD3
PEP0
PEP3
PGRT
S0ID
PUIS
CTDB
DKSM
SIO1
SIO2
SPBA
PG3S
XHPR
RIC0
GBSX
AUDD
IC0D
IC1D
IC1S
VRRD
PSCP
I20D
I21D
RCG0
RCG1
STD3
P2ME
SCMK
SSH0
SSL0
SSD0
FMH0
FML0
FMD0
FPH0
FPL0
FPD0
HSH0
HSL0
HSD0
SSH1
SSL1
SSD1
FMH1
FML1
FMD1
FPH1
FPL1
FPD1
HSH1
HSL1
HSD1
SSH2
SSL2
SSD2
FMH2
FML2
FMD2
FPH2
FPL2
FPD2
HSH2
HSL2
HSD2
SSH3
SSL3
SSD3
FMH3
FML3
FMD3
FPH3
FPL3
FPD3
HSH3
HSL3
HSD3
SSH4
SSL4
SSD4
FMH4
FML4
FMD4
FPH4
FPL4
FPD4
HSH4
HSL4
HSD4
SSH5
SSL5
SSD5
FMH5
FML5
FMD5
FPH5
FPL5
FPD5
HSH5
HSL5
HSD5
M0C0
M1C0
M0C1
M1C1
M0C2
M1C2
M0C3
M1C3
M0C4
M1C4
M0C5
M1C5
M0C6
M1C6
M0C7
M1C7
M0C8
M1C8
M0C9
M1C9
M0CA
M1CA
M0CB
M1CB
GIRQ DMTP
DMTD
DMSH
SHSB
PLCS
PLVL
WWSD
CVSD
SSDD
INLD
IFAT
IFPT
IFCT
IFHT
USBH
BCV4
WTV0
WTV1
APFU
0PEPC@
VRSD
PB1E
GNID
AUPL ESPC
PSME
PDT1
PLM1 PTW1 DDT1
DDP1
DLI1
DPL1
DTW1 DMI1
DMA1
DMT1
WIFE
DOM1
LIM1
TIM1 TRD0
TRL0
TRD1
TRL1
WDM1
CID1
HVSDS0
SDS1
SDS2
SDS3
SDS4
SDS5
SDS6
SDS7
SDS8
SDS9
SDSA
TPLT
TPLM
TPLB
TPLH
TPLS
TPDT
TPDM
TPDB
TPDH
TPDS
FPTT
FPTM
WTVX
WITX
GPTD
GDBT
UTKX
SPTD
ATLB SDM0
SDM1
SDM2
SDM3
SDM4
SDM5
SDM6
SDM7
SDM8
SDM9
SDMA
SDMB
USTP
GFPS GFPI WBBR GBTK GBTI GPDI CL00
CL01
CL02
CL03
CL04
CL05
L0EN
L1EN
L2EN
L3EN
L4EN
L5EN
L0LC
L1LC
L2LC
L3LC
L4LC
L5LC
C0VE
C0TP
C0CV
C0IC C0GP
C0IB
C0IA
C0P0
C0P1
C0P2
C0P3
C0P4
C0P5
C0G0
C0G1
C0G2
C0G3
C0G4
C0G5
C0F0
C0F1
C0F2
C0F3
C0F4
C0F5
C0A0
C0A1
C0A2
C0A3
C0A4
C0A5
C0I0
C0I1
C0I2
C0I3
C0I4
C0I5
C0PL
C0W0
C0W1
C0W2
C0W3
C0SP
C0W4
C0W5
C0CS
C1VE
C1TP
C1CV
C1IC C1GP
C1IB
C1IA
C1P0
C1P1
C1P2
C1P3
C1P4
C1P5
C1G0
C1G1
C1G2
C1G3
C1G4
C1G5
C1F0
C1F1
C1F2
C1F3
C1F4
C1F5
C1A0
C1A1
C1A2
C1A3
C1A4
C1A5
C1I0
C1I1
C1I2
C1I3
C1I4
C1I5
C1PL
C1W0
C1W1
C1W2
C1W3
C1SP
C1W4
C1W5
C1CS
C2VE
C2TP
C2CV
C2IC C2GP
C2IB
C2IA
C2P0
C2P1
C2P2
C2P3
C2P4
C2P5
C2G0
C2G1
C2G2
C2G3
C2G4
C2G5
C2F0
C2F1
C2F2
C2F3
C2F4
C2F5
C2A0
C2A1
C2A2
C2A3
C2A4
C2A5
C2I0
C2I1
C2I2
C2I3
C2I4
C2I5
C2PL
C2W0
C2W1
C2W2
C2W3
C2SP
C2W4
C2W5
C2CS
C3VE
C3TP
C3CV
C3IC C3GP
C3IB
C3IA
C3P0
C3P1
C3P2
C3P3
C3P4
C3P5
C3G0
C3G1
C3G2
C3G3
C3G4
C3G5
C3F0
C3F1
C3F2
C3F3
C3F4
C3F5
C3A0
C3A1
C3A2
C3A3
C3A4
C3A5
C3I0
C3I1
C3I2
C3I3
C3I4
C3I5
C3PL
C3W0
C3W1
C3W2
C3W3
C3SP
C3W4
C3W5
C3CS
C4VE
C4TP
C4CV
C4IC C4GP
C4IB
C4IA
C4P0
C4P1
C4P2
C4P3
C4P4
C4P5
C4G0
C4G1
C4G2
C4G3
C4G4
C4G5
C4F0
C4F1
C4F2
C4F3
C4F4
C4F5
C4A0
C4A1
C4A2
C4A3
C4A4
C4A5
C4I0
C4I1
C4I2
C4I3
C4I4
C4I5
C4PL
C4W0
C4W1
C4W2
C4W3
C4SP
C4W4
C4W5
C4CS
C5VE
C5TP
C5CV
C5IC C5GP
C5IB
C5IA
C5P0
C5P1
C5P2
C5P3
C5P4
C5P5
C5G0
C5G1
C5G2
C5G3
C5G4
C5G5
C5F0
C5F1
C5F2
C5F3
C5F4
C5F5
C5A0
C5A1
C5A2
C5A3
C5A4
C5A5
C5I0
C5I1
C5I2
C5I3
C5I4
C5I5
C5PL
C5W0
C5W1
C5W2
C5W3
C5SP
C5W4
C5W5
C5CS
L0SM
L0H0
L0H1
L0H2
L0H3
L0H4
L0H5
L0H6
L0H7
L0H8
L0PL
L0M0
L0M1
L0M2
L0M3
L0M4
L0M5
L0M6
L0M7
L0M8
L0M9
L0MA
L0MB
L0MC
L0MD
L0ME
L0MF
L0DI
L0BS
L0A0
L0A1
L0A2
L0A3
L0A4
L0A5
L0A6
L0A7
L0A8
L0A9
L0AA
L0AB
L0D0
L0D1
L0D2
L0D3
L0D4
L0D5
L0D6
L0D7
L0D8
L0D9
L0DA
L0DB
L0DV
L0CV
L0LU
L0NL
L0EE
L0VC
L0FS
L0LE
L0DG
L0CK L0CL
L0PP
L0VR
L0FD
L1SM
L1H0
L1H1
L1H2
L1H3
L1H4
L1H5
L1H6
L1H7
L1H8
L1PL
L1M0
L1M1
L1M2
L1M3
L1M4
L1M5
L1M6
L1M7
L1M8
L1M9
L1MA
L1MB
L1MC
L1MD
L1ME
L1MF
L1DI
L1BS
L1A0
L1A1
L1A2
L1A3
L1A4
L1A5
L1A6
L1A7
L1A8
L1A9
L1AA
L1AB
L1D0
L1D1
L1D2
L1D3
L1D4
L1D5
L1D6
L1D7
L1D8
L1D9
L1DA
L1DB
L1DV
L1CV
L1LU
L1NL
L1EE
L1VC
L1FS
L1LE
L1DG
L1CK L1CL
L1PP
L1VR
L1FD
L2SM
L2H0
L2H1
L2H2
L2H3
L2H4
L2H5
L2H6
L2H7
L2H8
L2PL
L2M0
L2M1
L2M2
L2M3
L2M4
L2M5
L2M6
L2M7
L2M8
L2M9
L2MA
L2MB
L2MC
L2MD
L2ME
L2MF
L2DI
L2BS
L2A0
L2A1
L2A2
L2A3
L2A4
L2A5
L2A6
L2A7
L2A8
L2A9
L2AA
L2AB
L2D0
L2D1
L2D2
L2D3
L2D4
L2D5
L2D6
L2D7
L2D8
L2D9
L2DA
L2DB
L2DV
L2CV
L2LU
L2NL
L2EE
L2VC
L2FS
L2LE
L2DG
L2CK L2CL
L2PP
L2VR
L2FD
L3SM
L3H0
L3H1
L3H2
L3H3
L3H4
L3H5
L3H6
L3H7
L3H8
L3PL
L3M0
L3M1
L3M2
L3M3
L3M4
L3M5
L3M6
L3M7
L3M8
L3M9
L3MA
L3MB
L3MC
L3MD
L3ME
L3MF
L3DI
L3BS
L3A0
L3A1
L3A2
L3A3
L3A4
L3A5
L3A6
L3A7
L3A8
L3A9
L3AA
L3AB
L3D0
L3D1
L3D2
L3D3
L3D4
L3D5
L3D6
L3D7
L3D8
L3D9
L3DA
L3DB
L3DV
L3CV
L3LU
L3NL
L3EE
L3VC
L3FS
L3LE
L3DG
L3CK L3CL
L3PP
L3VR
L3FD
L4SM
L4H0
L4H1
L4H2
L4H3
L4H4
L4H5
L4H6
L4H7
L4H8
L4PL
L4M0
L4M1
L4M2
L4M3
L4M4
L4M5
L4M6
L4M7
L4M8
L4M9
L4MA
L4MB
L4MC
L4MD
L4ME
L4MF
L4DI
L4BS
L4A0
L4A1
L4A2
L4A3
L4A4
L4A5
L4A6
L4A7
L4A8
L4A9
L4AA
L4AB
L4D0
L4D1
L4D2
L4D3
L4D4
L4D5
L4D6
L4D7
L4D8
L4D9
L4DA
L4DB
L4DV
L4CV
L4LU
L4NL
L4EE
L4VC
L4FS
L4LE
L4DG
L4CK L4CL
L4PP
L4VR
L4FD
L5SM
L5H0
L5H1
L5H2
L5H3
L5H4
L5H5
L5H6
L5H7
L5H8
L5PL
L5M0
L5M1
L5M2
L5M3
L5M4
L5M5
L5M6
L5M7
L5M8
L5M9
L5MA
L5MB
L5MC
L5MD
L5ME
L5MF
L5DI
L5BS
L5A0
L5A1
L5A2
L5A3
L5A4
L5A5
L5A6
L5A7
L5A8
L5A9
L5AA
L5AB
L5D0
L5D1
L5D2
L5D3
L5D4
L5D5
L5D6
L5D7
L5D8
L5D9
L5DA
L5DB
L5DV
L5CV
L5LU
L5NL
L5EE
L5VC
L5FS
L5LE
L5DG
L5CK L5CL
L5PP
L5VR
L5FD
F0FM
F0MS
F0M0
F0M1
F0M2
F0M3
F0M4
F0M5
F0M6
F0M7
F0M8
F0M9
F0MA
F0MB
F0MC
F0MD
F0ME
F0MF
F0BS
F0AB
F0GP
F0GG
F0AV
F0IV
F0OM
F1FM
F1MS
F1M0
F1M1
F1M2
F1M3
F1M4
F1M5
F1M6
F1M7
F1M8
F1M9
F1MA
F1MB
F1MC
F1MD
F1ME
F1MF
F1BS
F1AB
F1GP
F1GG
F1AV
F1IV
F1OM
F2FM
F2MS
F2M0
F2M1
F2M2
F2M3
F2M4
F2M5
F2M6
F2M7
F2M8
F2M9
F2MA
F2MB
F2MC
F2MD
F2ME
F2MF
F2BS
F2AB
F2GP
F2GG
F2AV
F2IV
F2OM
F3FM
F3MS
F3M0
F3M1
F3M2
F3M3
F3M4
F3M5
F3M6
F3M7
F3M8
F3M9
F3MA
F3MB
F3MC
F3MD
F3ME
F3MF
F3BS
F3AB
F3GP
F3GG
F3AV
F3IV
F3OM
F4FM
F4MS
F4M0
F4M1
F4M2
F4M3
F4M4
F4M5
F4M6
F4M7
F4M8
F4M9
F4MA
F4MB
F4MC
F4MD
F4ME
F4MF
F4BS
F4AB
F4GP
F4GG
F4AV
F4IV
F4OM
F5FM
F5MS
F5M0
F5M1
F5M2
F5M3
F5M4
F5M5
F5M6
F5M7
F5M8
F5M9
F5MA
F5MB
F5MC
F5MD
F5ME
F5MF
F5BS
F5AB
F5GP
F5GG
F5AV
F5IV
F5OM
 ECR1
I2SC
I2SI I2SB
UBCB PPOE
(WIFC
0ADPM AG1L@
AG1H@
AG2L@
AG2H@
AG3L@
AG3H@
HEFE
XDCE
STXE
ST10
ST11
ST12
ST13
ST14
ST15
ST16
ST17
ST18
ST19
ENVM
DHSP
DSSP
DSTP
STDE
STRS
ST20
ST21
ST22
ST23
ST24
ST25
ST26
ST27
ST28
ST29
ST30
ST31
ST32
ST33
ST34
ST35
ST36
ST37
ST38
ST39
ST40
ST41
ST42
ST43
ST44
ST45
ST46
ST47
ST48
ST49
SD11
SD12
SD13
SD14
SD15
SD16
SD21
SD22
SD23
SD24
SD25
SD26
SD31
SD32
SD33
SD34
SD35
SD36
SDAA
SDAB
BTSE
BIPM
BSPL
BTBR
BED2
BED3
BTLE
BTL2
BTLL
ATDV
COEM
RTVM
USTC
HEB1 TSDB
CVFS
CVFT
CUPN
SCSS
NCTC
NCTI
NCTH
HSIO
HUAR
ZPOD
RGBC
DPTC
CEDS
VBST
AEAB
AHDB
UCMS
UCG1 UCG2 RPSG TBD3
UDGF
UDUP
DBGF
DBUP
TTUP
TP1T
TP1P
TP1D
TP2T
TP2P
TP2D
TP3T
TP3P
TP3D
TP4T
TP4P
TP4D
TP5T
TP5P
TP5D
TP6T
TP6P
TP6D
STAS
WRTO
PRST WPRP
P1WG P1RN
P1PG P1EP
P1RG P1RP
P2WG P2RN
P2PG P2EP
P2RG P2RP
P3WG P3RN
P3PG P3EP
P3RG P3RP
P4WG P4RN
P4PG P4EP
P4RG P4RP
P5WG P5RN
P5PG P5EP
P5RG P5RP
P6WG P6RN
P6PG P6EP
P6RG P6RP
P7WG P7RN
P7PG P7EP
P7RG P7RP
POME
WFCP PFCP
WBRS PBRS
WWKP T0PE T0PR T0IP
T0EP
T0RP
T0GI T1PE T1PR T1IP
T1EP
T1RP
T1GI PPDI
WLWK WLRP
SATP STPP
S1PG S1PP
S1RG S1RP
S2PG S2PP
S2RG S2RP
S3PG S3PP
S3RG S3RP
S4PG S4PP
S4RG S4RP
S5PG S5PP
S5RG S5RP
SXI1
SXI2
SXP1
SXP2
TSD0
WCLK
CECV WWRP
WAGM
AGA1
AGA2
AGA3
AGA4
AGA5
AGB1
AGB2
AGB3
AGB4
AGB5
ACSD
I5BS
DGVR LPMR GP1E
 WPFA WPFB WPFC WPFD ST50
ST51
ST52
ST53
ST54
ST55
ST56
ST57
ST58
ST59
ST5A
ST5B
ST60
ST61
ST62
ST63
ST64
ST65
ST66
ST67
ST68
ST69
ST6A
ST6B
ST70
ST71
ST72
ST73
ST74
ST75
ST76
ST77
ST78
ST79
ST7A
ST7B
ST80
ST81
ST82
ST83
ST84
ST85
ST86
ST87
ST88
ST89
ST8A
ST8B
SD17
SD18
SD19
SD27
SD28
SD29
SD37
SD38
SD39
AGA6
AGA7
AGA8
AGA9
AGAA
AGAB
AGB6
AGB7
AGB8
AGB9
AGBA
AGBB
UHBS AXSU
AXMU
AXSR
AXMR
CD10
CD11
CD12
CD13
CD14
CD15
CD16
CD17
CD18
CD19
CD1A
CD20
CD21
CD22
CD23
CD24
CD25
CD26
CD27
CD28
CD29
CD2A
CD30
CD31
CD32
CD33
CD34
CD35
CD36
CD37
CD38
CD39
CD3A
CD3B
CD3C
CD3D
CD3E
CD3F
CD40
CD41
CD42
CD43
CD44
CD45
CD46
CD47
CD48
CD49
CD4A
CD4B
CD4C
CD4D
CD4E
CD4F
CD50
CD51
CD52
CD53
CD54
CD55
CD56
CD57
CD58
CD59
CD5A
CD5B
CD5C
CD5D
CD5E
CD5F
CD60
CD61
CD62
CD63
CD64
CD65
CD66
CD67
CD68
CD69
CD6A
CD6B
CD6C
CD6D
CD6E
CD6F
CD70
CD71
WTSE WTLE
BL01
BL02
BL03
BL04
BL05
BL06
BL07
BL08
BL09
BL10
BL11
BL12
BL13
BL14
BL15
BL16
TILE
TIS0
TS0X
TIS4
TIS5
BLEC
BLPD
BLPI
PXDC
PXAC
PXWC
PXUC
PXFD
PDOD
XSMI WWEN
WFFD
TN2B
TB2R
TR2P
TR2B
TB2F
TFDI
TBTG
TBTP
EPTU
U4CM
CMSK
U4SE
U4CL
WSID
WSTO
DUWS
WFRC WFUC UNI4 WFIC WFBS UDRS
HGDT
WCEN
WLBI
WHBI
SDGN
SD41
SD42
SD43
SD44
SD45
SD46
SD47
SD48
SD49
SD51
SD52
SD53
SD54
SD55
SD56
SD57
SD58
SD59
SD61
SD62
SD63
SD64
SD65
SD66
SD67
SD68
SD69
SD71
SD72
SD73
SD74
SD75
SD76
SD77
SD78
SD79
SD81
SD82
SD83
SD84
SD85
SD86
SD87
SD88
SD89
SSH6
SSL6
SSD6
FMH6
FML6
FMD6
FPH6
FPL6
FPD6
HSH6
HSL6
HSD6
M0CC
M1CC
SSH7
SSL7
SSD7
FMH7
FML7
FMD7
FPH7
FPL7
FPD7
HSH7
HSL7
HSD7
M0CD
M1CD
L0FI
L1FI
L2FI
L3FI
L4FI
L5FI
C0C0
C0C1
C0C2
C0C3
C0C4
C0C5
C1C0
C1C1
C1C2
C1C3
C1C4
C1C5
C2C0
C2C1
C2C2
C2C3
C2C4
C2C5
C3C0
C3C1
C3C2
C3C3
C3C4
C3C5
C4C0
C4C1
C4C2
C4C3
C4C4
C4C5
C5C0
C5C1
C5C2
C5C3
C5C4
C5C5
F0CP
F1CP
F2CP
F3CP
F4CP
F5CP
TP7T
TP7P
TP7D
TP8T
TP8P
TP8D
TP9T
TP9P
TP9D
TPAT
TPAP
TPAD
TP1U
TP2U
TP3U
TP4U
TP5U
TP6U
TP7U
TP8U
TP9U
TPAU
DGBA@
DGOP DBRL
SVDC
IADG
SRLD
WEDT WF7C EDMX DNID
DGD1 DGD2 DGD3 DGD4 DGD5 DGD6 DGD7 DGD8 DGD9 DGDA DGDB DGDC DGDD DGDE DGDF DGDX DGDS
CIRM
DWFK WLRT WVHO WDCO SBSB
SBSL
SIOB
SIOL
SMEB SMEL SPMB@
SPML@
PBSB
PBSL
PIOB
PIOL
PMEB PMEL PPMB@
PPML@
I2SE
ITCM
ITHW
ITSI
VTCM
ZPDA ZDPR ZDPW ZDPP
ZPPB
ARLP
ARLS
FVWP FVRE FVRP
FVPE FVPP
FVSP
RPFV
CBTA
ICS0 ICS1 ICS2 ICS3 ICS4 ICS5 L0PV
L0PU
L1PV
L1PU
L2PV
L2PU
L3PU
L3PV
L4PU
L4PV
L5PU
L5PV
A0H0
A0H1
A0H2
A0H3
A0H4
A0H5
A0H6
A0H7
A0H8
A1H0
A1H1
A1H2
A1H3
A1H4
A1H5
A1H6
A1H7
A1H8
CGLS
TP1C
TP2C
TP3C
TP4C
TP5C
TP6C
TP7C
TP8C
TP9C
TPAC
EVSA
DR01 DR02 DR03 DR04 
PNVB
PNVL
PNVA
PNVBPNVL[
PNVA
PCHS
PCHG
PSTP
RPA1 RPA2 RPA3 RPA4 RPA5 RPA6 RPA7 RPA8 RPA9 RPAA RPAB RPAC RPAD RPAE RPAF RPAG RPAH RPAI RPAJ RPAK RPAL RPAM RPAN RPAO RPAP RPAQ RPAR RPAS NHAA@
NHLL ADFM SWQ0
SWQ1
SWQ2
SWQ3
ACS0
ACS1
ACS2
ACS3
DAI0
DAI1
DAI2
DAI3
DOD0
DOD1
DOD2
DOD3
HDBO
SWMC
XTAL SBRG GEI0
GEI1
GEI2
GED0
GED1
GED2
PML1
PML2
PML3
PML4
PML5
PML6
PML7
PML8
PML9
PMLA
PMLB
PMLC
PMLD
PMLE
PMLF
PMLG
PMLH
PMLI
PMLJ
PMLK
PMLL
PMLM
PMLN
PMLO
PMLP
PMLQ
PMLR
PMLS
PNL1
PNL2
PNL3
PNL4
PNL5
PNL6
PNL7
PNL8
PNL9
PNLA
PNLB
PNLC
PNLD
PNLE
PNLF
PNLG
PNLH
PNLI
PNLJ
PNLK
PNLL
PNLM
PNLN
PNLO
PNLP
PNLQ
PNLR
PNLS
XHPC
XRPC
XSPC
XSPA
HPTB HPTE
SM00
SM01
SM02
SM03
SM04
SM05
SM06
SC00@
SC01@
SC02@
SC03@
SC04@
SC05@
SC06@
IM00
IM01
IM02
IM03
IM04
IM05
IM06
IM07
IC00@
IC01@
IC02@
IC03@
IC04@
IC05@
IC06@
IC07@
UM00
UM01
UM02
UM03
UM04
UM05
UM06
UC00@
UC01@
UC02@
UC03@
UC04@
UC05@
UC06@
UD00
UD01
UD02
UD03
UD04
UD05
UD06
UP00
UP01
UP02
UP03
UP04
UP05
UP06
UI00
UI01
UI02
UI03
UI04
UI05
UI06
SGIR
GPHD
NIT1
NIT2
NIT3
NPM1
NPM2
NPM3
NPC1
NPC2
NPC3
NL11
NL12
NL13
ND21
ND22
ND23
ND11 ND12 ND13 NLR1
NLR2
NLR3
NLD1 NLD2 NLD3 NEA1
NEA2
NEA3
NEB1
NEB2
NEB3
NEC1
NEC2
NEC3
NRA1
NRA2
NRA3
NMB1 NMB2 NMB3 NMV1 NMV2 NMV3 NPB1 NPB2 NPB3 NPV1 NPV2 NPV3 NRP1 NRP2 NRP3 EMH4
EMDS
CSKU
ITA0
ITA1
ITA2
ITA3
ITS0
ITS1
ITS2
ITS3
PMBS
PWRM CRFP
PCNV
CWFC
CBTC
CBTI
GBTP CVPR
CRFI
TVBS
TFWB PSON
LTR1
LTR2
LTR3
LTR4
LTR5
LTR6
LTR7
LTR8
LTR9
LTRA
LTRB
LTRC
LTRD
LTRE
LTRF
LTRG
LTRH
LTRI
LTRJ
LTRK
LTRL
LTRM
LTRN
LTRO
LTRP
LTRQ
LTRR
LTRS
GBES
PPDS EMCE
SDCE
TGEA
TGEB
CR00
CR01
CR02
CR03
CR04
CR05
CR06
CR07
CR08
CR09
CR10
CR11
CR12
CR13
CR14
CR15
CR16
CR17
TCOB
ICKP
PU2C
PU3C
SPPR
IPCC
CQ00
CQ01
CQ02
CQ03
CQ04
CQ05
CQ06
CQ07
CQ08
CQ09
CQ10
CQ11
CQ12
CQ13
CQ14
CQ15
CQ16
CQ17
TIN0 TIN1 TMD0
TMD1
UF0E
UF1E
UAOE
T010 T011 T020
T021
T030 T031 T040 T041 T050 T051 T060 T061 T070 T071 T080 T081 T090 T091 T0A0 T0A1 T0B0 T0B1 T0C0 T0C1 T0D0 T0D1 T0E0 T0E1 T0F0 T0F1 T0G0
T0G1
T0H0 T0H1 T0I0
T0I1
T0J0@
T0J1@
T0K0@
T0K1@
T0L0@
T0L1@
T0M0@
T0M1@
T0N0@
T0N1@
T0O0@
T0O1@
T0P0@
T0P1@
T0Q0@
T0Q1@
T0R0@
T0R1@
T0S0@
T0S1@
T0T0@
T0T1@
T0U0@
T0U1@
T0V0@
T0V1@
T0W0@
T0W1@
T0X0@
T0X1@
T0Y0@
T0Y1@
T0Z0@
T0Z1@
T000@
T001@
CPPE
PCHA
ARLM
SML0
SML1
SML2
SML3
_SB_[
PC00
_HID
_CID
_SEG
_BBN
_UID
MC__
_ADR
HBUS
HBUS
@ EPEN
EPBR
 MHEN
MHBR
 GCLK
D0EN
D1F2
D1F1
D1F0
D6F0
PXEN
PXSZ
PXBR
 DIEN
DIBR
MEBR
PM0H
PM1L
PM1H
PM2L
PM2H
PM3L
PM3H
PM4L
PM4H
PM5L
PM5H
PM6L
PM6H
TUUD
TLUD
HTSE
BUF0
EP_B
MH_B
PC_B
PC_L
DM_B
$GEPB
EP_B
y^.MC__EPBR
EP_B
EP_B
$GMHB
MH_B
y^.MC__MHBR
MH_B
MH_B
$GPCB
PC_B
y^.MC__PXBR
PC_B
PC_B
0PC2M
pGPCB`r`yi
`r`z{h
`r`y{h
GPCL
PC_L
^.MC__PXSZ
^.MC__PXSZPC_L
PC_L
PC_L
$GDMB
DM_B
y^.MC__DIBR
DM_B
DM_B
OT_CRS
BUF0
PBMX
BUF0
PBLN
BUF0
PBMNpGPCL`ptz`
PBMXptz`
PBLN
\VMDE
VMDE
PBMX
PBMXp
PBLNADBGs
[ASL]VMD is enabled, restricting Bus numbers to -
PBMX
^.MC__PM1L
BUF0
|C0LNp
C0LN
^.MC__PM1L
BUF0
C0RWp
C0RW
^.MC__PM1H
BUF0
C4LNp
C4LN
^.MC__PM1H
BUF0
C4RWp
C4RW
^.MC__PM2L
BUF0
C8LNp
C8LN
^.MC__PM2L
BUF0
C8RWp
C8RW
^.MC__PM2H
BUF0
CCLNp
CCLN
^.MC__PM2H
BUF0
CCRWp
CCRW
^.MC__PM3L
BUF0
D0LNp
D0LN
^.MC__PM3L
BUF0
D0RWp
D0RW
^.MC__PM3H
BUF0
D4LNp
D4LN
^.MC__PM3H
BUF0
D4RWp
D4RW
^.MC__PM4L
BUF0
D8LNp
D8LN
^.MC__PM4L
BUF0
D8RWp
D8RW
^.MC__PM4H
BUF0
DCLNp
DCLN
^.MC__PM4H
BUF0
	DCRWp
DCRW
^.MC__PM5L
BUF0
E0LNp
E0LN
^.MC__PM5L
BUF0
	E0RWp
E0RW
^.MC__PM5H
BUF0
E4LNp
E4LN
^.MC__PM5H
BUF0
E4RWp
E4RW
^.MC__PM6L
BUF0
E8LNp
E8LN
^.MC__PM6L
BUF0
E8RWp
E8RW
^.MC__PM6H
BUF0
ECLNp
ECLN
^.MC__PM6H
BUF0
ECRWp
ECRW
^.MC__PM0H
BUF0
F0LNp
F0LN
^.MC__PM0H
BUF0
F0RWp
F0RW
BUF0
<I1MN
BUF0
@I1MX
BUF0
HI1LN
BUF0
M1MN
BUF0
M1MX
BUF0
M1LNpM32LM1LNpM32BM1MNtrM1MNM1LN
M1MX
M64L
BUF0
MSLNp
MSLN
BUF0
M2LN
BUF0
M2MN
BUF0
M2MXpM64LM2LNpM64BM2MNtrM2MNM2LN
M2MX
PCHA
pSBSBPBMNpSBSLPBMXtSBSLSBSBPBLNrPBLN
PBLNpSIOBI1MNpSIOLI1MXtI1MXI1MNI1LNrI1LN
I1LNpSMEBM1MNpSMELM1MXtM1MXM1MNM1LNrM1LN
M1LNpSPMBM2MNpSPMLM2MXtM2MXM2MNM2LNrM2LN
M2LN
BUF0
GUID
SUPP
CTRL
XCNT
_OSC
CDW1
CDW2
CDW3
hGUIDpCDW2SUPPpCDW3CTRL
NEXP{CTRL
CTRL
ITSP
ITSP{CTRL
CTRL
{CDW1
pCTRLOSCC
SWAK
SWAK
}CDW1
CDW1
CDW3CTRL}CDW1
CDW1pCTRLCDW3pCTRLOSCC
}CDW1
CDW1
\._SB_PC00
AR00
^^AR00
PD00
^^PD00
AR04
^^AR04
PD04
^^PD04
AR05
^^AR05
PD05
^^PD05
AR06
^^AR06
PD06
^^PD06
AR07
^^AR07
PD07
^^PD07
AR08
^^AR08
PD08
^^PD08
AR09
^^AR09
PD09
^^PD09[
GFX0
_ADR
+TCPU
_DSM
PCICh
PCIDhijk
_ADR
IPU0
_ADR
GNA0
_ADR
VPU0
_ADR
ADBG	
IADG
ODBG
ODBGhph[1
SRLD
SRLD
SDBGh
MDBG
THDHh
MDBGh
DISPh
PCHA
C/PC02
_HID
_CID
_SEG
_BBN
PBSB
_UID
BUF0
_CRS
BUF0
PBMX
BUF0
PBMN
BUF0
PBLNpPBSBPBMNpPBSLPBMXtPBMXPBMNPBLNrPBLN
PBLN
BUF0
I1MN
BUF0
I1MX
BUF0
&I1LNpPIOBI1MNpPIOLI1MXtI1MXI1MNI1LNrI1LN
I1LN
BUF0
4M1MN
BUF0
8M1MX
BUF0
@M1LNpPMEBM1MNpPMELM1MXtM1MXM1MNM1LNrM1LN
M1LN
BUF0
jM2LN
BUF0
RM2MN
BUF0
ZM2MXpPPMBM2MNpPPMLM2MXtM2MXM2MNM2LNrM2LN
M2LN
BUF0
GUID
SUPP
CTRL
_OSC
CDW1
CDW2
CDW3
hGUID}CDW1
CDW1
}CDW1
CDW1
`pCDW2SUPPpCDW3CTRLADBG
PC02 Support
ADBG
SUPP
ADBG
PC02 Control
ADBG
CTRL
CDW3CTRLADBG
Rejecting OS request new control
ADBG
CTRL
}CDW1
CDW1pCTRLCDW3
_SB_
PD00
AR00
PD04
AR04
PD05
AR05
PD06
AR06
PD07
AR07
PD08
AR08
PD09
AR09
PD0E
AR0E
PD0F
AR0F
PD02
AR02
PD0A
AR0A
PD0B
AR0B
PD0C
AR0C
PC00
_PRT
PICM
AR00
PD00
\._SB_PC02
L#PC02
ARP0
_PRT
PICM
ARP0
PD00
PCHS
OA._SB_PC02[
BAAWAC
_HID
ACPI000E
WAST
WTTR
_PRW
GPRW
RTCL
_STA
STAS
_GCP
RTCM
RTCM
SEC_
SECA
MIN_
MINA
HOR_
HORA
DAY_
MON_
YEAR
REGA
REGB
REGD
CNTY
_GRT
BUFF
BUFF
Y___
BUFF
M___
BUFF
D___
BUFF
H___
BUFF
MIN1
BUFF
S___
BUFF
V___
BUFF
TZ__
BUFF
DL__[#RTCL
TOUT
xTOUT
TOUT
{REGA
aTOUT[!
aTOUTADBG
_GRT timeout fail
[(YEARe[(CNTYfrwf
eY___[(MON_M___[(DAY_D___[(HOR_H___[(MIN_MIN1[(SEC_S___['RTCLp
TZ__p
DL__p
V___
BUFF
_SRT
Y___
M___
D___
H___
MIN1
S___[#RTCL
TOUT
xTOUT
TOUT
{REGA
aTOUT[!
aTOUTADBG
_SRT timeout fail
['RTCL
xY___
ded[)dCNTY[)eYEAR[)M___MON_[)D___DAY_[)H___HOR_[)MIN1MIN_[)S___SEC_['RTCL
_GWS	p
^^.PPMCACWA
WTTR
WTTRWTTR
^^.PPMCDCWA
WTTR
WTTRWTTR
WAST}
WAST
_CWS
)_STP
pi^^.PPMCACET
pi^^.PPMCDCET
>_STV
pi^^.PPMCACWA}
WTTRWTTR
pi^^.PPMCDCWA}
WTTRWTTR
%_TIP
^^.PPMCACET
^^.PPMCDCET
%_TIV
^^.PPMCACWA
^^.PPMCDCWA
I=._SB_PC00[
L<AWAC
_HID
ACPI000E
WAST
WTTR
_PRW
GPRW
RTCL
_STA
STAS
_GCP
RTCM
RTCM
SEC_
SECA
MIN_
MINA
HOR_
HORA
DAY_
MON_
YEAR
REGA
REGB
REGD
CNTY
_GRT
BUFF
BUFF
Y___
BUFF
M___
BUFF
D___
BUFF
H___
BUFF
MIN1
BUFF
S___
BUFF
V___
BUFF
TZ__
BUFF
DL__[#RTCL
TOUT
xTOUT
TOUT
{REGA
aTOUT[!
aTOUTADBG
_GRT timeout fail
[(YEARe[(CNTYfrwf
eY___[(MON_M___[(DAY_D___[(HOR_H___[(MIN_MIN1[(SEC_S___['RTCLp
TZ__p
DL__p
V___
BUFF
_SRT
Y___
M___
D___
H___
MIN1
S___[#RTCL
TOUT
xTOUT
TOUT
{REGA
aTOUT[!
aTOUTADBG
_SRT timeout fail
['RTCL
xY___
ded[)dCNTY[)eYEAR[)M___MON_[)D___DAY_[)H___HOR_[)MIN1MIN_[)S___SEC_['RTCL
_GWS	p
ACWA
WTTR
WTTRWTTR
DCWA
WTTR
WTTRWTTR
WAST}
WAST
_CWS
_STP
piACET
piDCET
0_STV
piACWA}
WTTRWTTR
piDCWA}
WTTRWTTR
_TIP
ACET
DCET
_TIV
ACWA
DCWA
ECR1
._SB_PC00
PCIG
S5zM
PCID
hPCIG
\._SB_PC02
._SB_PC02
PCID
PCIDhijk
EA._SB_PC00
PCIC	
ECR1
hPCIG
PCHA
A)IICB
_T_0
_T_0
_T_0
IIC0
\_SB.PC00.I2C0
IIC0
DAD0phDAD0
IIC0
_T_0
IIC1
\_SB.PC00.I2C1
IIC1
DAD1phDAD1
IIC1
_T_0
IIC2
\_SB.PC00.I2C2
IIC2
DAD2phDAD2
IIC2
_T_0
IIC3
\_SB.PC00.I2C3
IIC3
DAD3phDAD3
IIC3
_T_0
IIC4
\_SB.PC00.I2C4
IIC4
DAD4phDAD4
IIC4
_T_0
IIC5
\_SB.PC00.I2C5
IIC5
DAD5phDAD5
IIC5
_T_0
IIC6
\_SB.PC00.I2C6
IIC6
DAD6phDAD6
IIC6
_T_0
IIC7
\_SB.PC00.I2C7
IIC7
DAD7phDAD7
IIC7
VIIC
_T_0
_T_0
_T_0
VI00
\_SB.PC00.XHCI.RHUB.VIC0
VI00
DAR0phDAR0
VI00
_T_0
VI11
\_SB.PC00.XHCI.RHUB.VIC1
VI11
DAQ1phDAQ1
VI11
\_SB.PC00.XHCI.RHUB.VICX
INTB
INTR
INTR
NUMIpINUMhNUMI
INTR
LEVIpiLEVI
INTR
ACTIpjACTI
INTR
\._SB_PC02
I0._SB_PC02
PCIC	
^^.PC00PCICh
A)IICB
_T_0
_T_0
_T_0
IIC0
\_SB.PC02.I2C0
IIC0
DAD0phDAD0
IIC0
_T_0
IIC1
\_SB.PC02.I2C1
IIC1
DAD1phDAD1
IIC1
_T_0
IIC2
\_SB.PC02.I2C2
IIC2
DAD2phDAD2
IIC2
_T_0
IIC3
\_SB.PC02.I2C3
IIC3
DAD3phDAD3
IIC3
_T_0
IIC4
\_SB.PC02.I2C4
IIC4
DAD4phDAD4
IIC4
_T_0
IIC5
\_SB.PC02.I2C5
IIC5
DAD5phDAD5
IIC5
_T_0
IIC6
\_SB.PC02.I2C6
IIC6
DAD6phDAD6
IIC6
_T_0
IIC7
\_SB.PC02.I2C7
IIC7
DAD7phDAD7
IIC7
INTB
INTR
INTR
NUMIpINUMhNUMI
INTR
LEVIpiLEVI
INTR
ACTIpjACTI
INTR
_SB_
B3PSD3	
_T_0
SIME
IMPS
_T_0
_T_0
RAA0
APA0
'u`["
_T_0
RAA1
APA1
'u`["
_T_0
RAA2
APA2
'u`["
_T_0
RAA3
APA3
'u`["
_T_0
RPB0
APB0
'u`["
_T_0
RPB1
APB1
'u`["
_T_0
RPB2
APB2
'u`["
_T_0
RPB3
APB3
'u`["
_T_0
RPC0
APC0
'u`["
_T_0
RPC1
APC1
'u`["
_T_0
RPC2
APC2
'u`["
_T_0
RPC3
APC3
'u`["
_T_0
RPD0
APD0
'u`["
_T_0
RPD1
APD1
'u`["
_T_0
RPD2
APD2
'u`["
_T_0
RPD3
APD3
'u`["
_T_0
RPE0
APE0
'u`["
_T_0
RPE1
APE1
'u`["
_T_0
RPE2
APE2
'u`["
_T_0
RPE3
APE3
'u`["
'ADBG
Error: Timeout occurred
B3PSD0	
_T_0
SIME
IMPS
_T_0
_T_0
RAA0
APA0
'u`["
_T_0
RAA1
APA1
'u`["
_T_0
RAA2
APA2
'u`["
_T_0
RAA3
APA3
'u`["
_T_0
RPB0
APB0
'u`["
_T_0
RPB1
APB1
'u`["
_T_0
RPB2
APB2
'u`["
_T_0
RPB3
APB3
'u`["
_T_0
RPC0
APC0
'u`["
_T_0
RPC1
APC1
'u`["
_T_0
RPC2
APC2
'u`["
_T_0
RPC3
APC3
'u`["
_T_0
RPD0
APD0
'u`["
_T_0
RPD1
APD1
'u`["
_T_0
RPD2
APD2
'u`["
_T_0
RPD3
APD3
'u`["
_T_0
RPE0
APE0
'u`["
_T_0
RPE1
APE1
'u`["
_T_0
RPE2
APE2
'u`["
_T_0
RPE3
APE3
'u`["
'ADBG
Error: Timeout occurred
CSD3	
_T_0
SIME
IMPS
_T_0
_T_0
RSAT
ASAT
'u`["
_T_0
RGBE
AGBE
'u`["
_T_0
RXHC
AXHC
'u`["
_T_0
RXDC
AXDC
'u`["
_T_0
RUFS
AUFS
'u`["
'ADBG
Error: Timeout occurred
CSD0	
_T_0
SIME
IMPS
_T_0
_T_0
RSAT
ASAT
'u`["
_T_0
RGBE
AGBE
'u`["
_T_0
RXHC
AXHC
'u`["
_T_0
RXDC
AXDC
'u`["
_T_0
RUFS
AUFS
'u`["
'ADBG
Error: Timeout occurred
THMN
THCN
CNPM
FMSN
*THDA
pTFWB`r`w
@wCNPMthFMSN
`r`w
8STRD
cria
br`ybw
THDS	
{TVBS
b`pTHDATHMNTHCNa[
THBA
THBADQO00@
THBACDO00 
DO10 
DO30 [
THBABWO00
THBAABO00
DO10p`WO00p
fp`g
pSTRDbf
QO00rf
pSTRDbf
DO00rf
pSTRDbf
WO00rf
pSTRDbf
BO00rf
DO30
THDH	THDS
THDD	THDS
PCHH
PCHN
PCHL
PCHP
PCHM
PCHX
G5_SB_
PWAK
S23W
HDAA
DISA
CIWF
CIBT
S23C
S23W
HDAAp
DISAp
CIWFp
CIBT
DION
S023
DIOF
S023
S023
PRRE
_HID
_UID
PCHRESV
_STA
_CRS
BUF0
BUF0
JAMIN
BUF0
LAMAXpPMBSAMINpPMBSAMAX
SBR0
SBR0
BAS0pSBRGBAS0
BUF0SBR0`
SBRE
SBRE
BAS3
SBRE
LEN3prSBRG
BAS3ptrSBRG
BAS3
LEN3
`SBREb
IOTR
_HID
_UID
IoTraps
_CRS
BUF0
BUF1
BUF2
BUF3
BUF0
AMI0
BUF0
AMA0
BUF1
AMI1
BUF1
AMA1
BUF2
AMI2
BUF2
AMA2
BUF3
AMI3
BUF3
AMA3p
ITS0
pITA0AMI0pITA0AMA0pBUF0`p
ITS1
pITA1AMI1pITA1AMA1
BUF1`apa`
pBUF1`p
ITS2
pITA2AMI2pITA2AMA2
BUF2`apa`
pBUF2`p
ITS3
pITA3AMI3pITA3AMA3
BUF3`apa`
pBUF3`p
._SB_PC00
TEMP
LPCB
_ADR
_DSM
PCICh
PCIDhijk
LPC_
5LPC_
CDID
 CRID
H;IOD0
IOD1
	PRBL
ESPI
+SBUS
_ADR
_DSM
PCICh
PCIDhijk
PMIO
PMBS
+PMIO
PBSS
RTCS
GPEC
WAEN
IMPS
PCHS
IPCS
RPKG
ADBG
PMC IPC
ADBGs
Command: 
ADBGs
SubCmdId: 
ADBGs
Size: 
ADBGs
WBuff0: 
ADBGs
WBuff1: 
ADBGs
WBuff2: 
ADBGs
WBuff3: 
ADBG
CmdSize>16 Error
RPKG
RPKGpkIWB0plIWB1pmIWB2pnIWB3p
`r`yh
`r`yi
`r`yj
`p`CMDRp
IBSY
IERR
ADBG
IPC Busy TO
RPKG
RPKG["
IERR
ADBG
IPC Error:
ADBGIERCADBGhADBGiADBGjADBGkADBGlADBGmADBGnp
RPKG
RPKGpIRB0
RPKG
pIRB1
RPKG
pIRB2
RPKG
pIRB3
RPKG
RPKG
ULTR	phLTRU[
PWMR
PWRM
PWMR
CMDR IBSY
IERR
IERC
@<IWB0 IWB1 IWB2 IWB3 IRB0 IRB1 IRB2 IRB3 
RAA0
RAA1
RAA2
RAA3
RPB0
RPB1
RPB2
RPB3
RPC0
RPC1
RPC2
RPC3
RSAT
RGBE
RXHC
RXDC
RUFS
RPD0
RPD1
RPD2
RPD3
RPE0
RPE1
RPE2
RPE3
APA0
APA1
APA2
APA3
APB0
APB1
APB2
APB3
APC0
APC1
APC2
APC3
ASAT
AGBE
AXHC
AXDC
AUFS
APD0
APD1
APD2
APD3
APE0
APE1
APE2
APE3
ACWA DCWA ACET DCET 
APG3
CECE
ISAT
LTRU
XSQD
CPPM
GBED
SCFD
8PG3C	
hADBG
PG3 Enable
APG3
ADBG
PG3 Disable
APG3
PG3T
APG3
PSOC	
;PSON
hADBG
PS_ON Enable
CECE
ADBG
PS_ON Disable
CECE
PSOS
CECE
CFAE
CPPE
CPPE
ADBG
CPPM Forced Alignment Disable
CPPM
.ADBG
CPPM Forced Alignment Enable
CPPM
._SB_PC00
LTEN
LMSL
LNSL
PCHS
._SB_PC00[
@BXDCI
_ADR
OTGD
OTGD
DVID
XDCB@
OTGD
@BD0I3
XDBA
{XDCB
@4_DSM
_T_0
PCICh
PCIDhijkADBG
XDCI DSM
SPPS
XDBW
XDBA
2XDBW
U2CP
U3CP
4PUPS
PURC
UXPE
phapib
ADBG
PMU D0
UXPEp
du`p
PUPSp
U2CP
U3CP
U2CP
ADBG
U2 not in D0
U3CP
ADBG
U3 not in D0
ADBG
PMU D3
U2CP
ADBG
U2 not in D0
U3CP
ADBG
U3 not in D0
PUPSp
U2CP
U3CP
U2CP
ADBG
U2 not in D3
U3CP
ADBG
U3 not in D3
pbUXPE
_T_0
_T_0
ADBG
XDCI Fn0
_T_0
ADBG
XDCI Fn1
_T_0
ADBG
XDCI Fn4
aADBGaSPPSa
_T_0
ADBG
XDCI Fn5
_T_0
ADBG
XDCI Fn7
XD22
XDBA
XD22
P2PS
pP2PS`
_T_0
ADBG
XDCI Fn8
_T_0
	ADBG
XDCI Fn9
XGCT
XDBA
XGCT
`GCTL {PPDS
aADBGs
PCH XDCI: Func9 Return Val = 
_DDN
PCH XDCI controller
_STR
	_S0W
*_PRW
GP1E
GP1E
GPRW
GPRW
_DSW
GBES
GLAN
_ADR
_S0W
*_PRW
GP1E
GP1E
GPRW
GPRW
_DSM
PCICh
PCIDhijk
_DSW
AuXHCI
_ADR
DUWS
PU2C
PU3C
AHWA
PPID
:p\DUWSDUWSp\PU2CPU2Cp\PU3CPU3C[
XPRT
XPRT
DVID
XADR@
D3HE
_DSM
_T_0
ADBG
XHCI _DSM
PCICh
PCIDhijk
; ; 
_T_0
_T_0
_T_0
AHWA
AHWA
	_S3D
	_S4D
	_S3W
	_S4W
	_S0W
_DSW
_INI
^.RHUBINIR
^.RHUBINIR
USRA	
rPU2Ch
SSPA	
rPU2Cr
UPRU
^^.SBSCPCAOPPIDhij
7_PS0
ADBG
XHCI D0
UPRU
DVID
PS0X
PS0X
8_PS3
ADBG
XHCI D3
UPRU
DVID
PS3X
PS3X
"CUID	
}Pj$#
MRRHUB
_ADR
_PS0
ADBG
XHCI RHUB PS0
DVID
PS0X
ADBG
XHCI CSD0
CSD0
PS0X
_PS2
ADBG
XHCI RHUB PS2
DVID
PS2X
PS2XADBG
XHCI CSD3
CSD3
_PS3
ADBG
XHCI RHUB PS3
DVID
PS3X
PS3XADBG
XHCI CSD3
CSD3
_DSM
ADBG
XHCI RHUB _DSM
ADBG
XHCI RHUB F0
ADBG
XHCI RHUB F7
PU2C
PU2C[
HS01
_ADR
PU2C[
HS02
_ADR
PU2C[
E	HS03
_ADR
VTCM
VTCM
SXP1
SXP2
_UPC
_PLD
5CIR_
_ADR
SXI1
_PLD
PU2C[
HS04
_ADR
PU2C[
E	HS05
_ADR
VTCM
VTCM
SXP1
SXP2
_UPC
_PLD
5CIR_
_ADR
SXI1
_PLD
PU2C[
HS06
_ADR
PU2C[
HS07
_ADR
PU2C[
HS08
_ADR
	PU2C[
HS09
_ADR
PU2C[
HS10
_ADR
PU2C[
HS11
_ADR
PU2C[
HS12
_ADR
PU2C[
HS13
_ADR
PU2C[
HS14
_ADR
USR1
_ADR
USRA
USR2
_ADR
USRA
PU3C
PU3C[
SS01
_ADR
SSPA
PU3C[
SS02
_ADR
SSPA
PU3C[
SS03
_ADR
SSPA
PU3C[
SS04
_ADR
SSPA
PU3C[
SS05
_ADR
SSPA
PU3C[
SS06
_ADR
SSPA
PU3C[
SS07
_ADR
SSPA
PU3C[
SS08
_ADR
SSPA
	PU3C[
SS09
_ADR
SSPA
PU3C[
SS10
_ADR
SSPA
E8HDAS
_ADR
;_PS0
ADBG
HD-A Ctrlr D0
S023
_SB_PC00HDASPS0X
PS0X
;_PS3
ADBG
HD-A Ctrlr D3
S023
_SB_PC00HDASPS3X
PS3X
*_PRW
GP1E
GP1E
GPRW
GPRW
HDAR
HDAR
VDID 
_S0W
_DSW
NBU0
_INI
ADBG
HDAS _INI
NBU0
NBA0
NBU0
NMA0
NBU0
&NLE0pNHAANBA0rNHAAtNHLL
NMA0pNHLLNLE0
_DSD
nhlt-version
1.8-0
IDA_
_ADR
_DSM
_T_1
_T_0
ADBG
HDAS _DSM
ADBGj
PCICh
PCIDhijk
_T_0
_T_0
_T_0
ADBG
_DSM Fun 1 NHLT
_T_1
_T_1
NBU0
NBU0
_T_0
ADBG
_DSM Fun 2 FMSK
ADFM
_T_0
ADBG
_DSM Fun 3 PPMS
_SB_PC00HDASPPMS
PPMSk
ADBG
PPMS not found
_T_0
ADBG
_DSM Fun 6 XCFG
XTAL
_T_0
ADBG
_DSM Fun 7 HDBO
ADBGHDBO
HDBO
ADBG
_DSM Fun NOK
HIWC
HIWCh
HIDW
HIDWhijkADBG
_DSM UUID NOK
.HDASIDA_[
SNDW
_ADR
_CID
PRP00001
PNP0A05
	_STA
2QCFG
XCFG
ADBG
XTAL 24MHz
ADBG
XTAL 38.4MHz
ADBG
XTAL 19.2MHz
#ADBG
XTAL UNSUPPORTED
$DCFG
SDWU
_DSD
_INI
ADBG
SNDW _INI
SDWUSWMCQCFGLNK0SWQ0ACS0SML0QCFGLNK1SWQ1ACS1SML1QCFGLNK2SWQ2ACS2SML2QCFGLNK3SWQ3ACS3SML3XCFGLNK0XTALXCFGLNK1XTALXCFGLNK2XTALXCFGLNK3XTALDCFGLNK0DAI0DOD0DCFGLNK1DAI1DOD0DCFGLNK2DAI2DOD0DCFGLNK3DAI3DOD0
_DSD
mipi-sdw-sw-interface-revision
mipi-sdw-manager-list
mipi-sdw-master-count
mipi-sdw-link-0-subproperties
LNK0
mipi-sdw-link-1-subproperties
LNK1
mipi-sdw-link-2-subproperties
LNK2
mipi-sdw-link-3-subproperties
LNK3
LNK0
intel-quirk-mask
intel-sdw-ip-clock
intel-sdw-doais
intel-sdw-dods
intel-autonomous-clock-stop
intel-sdw-lane-mask
mipi-sdw-clock-stop-mode0-supported
mipi-sdw-clock-stop-mode1-supported
mipi-sdw-clock-frequencies-supported
mipi-sdw-default-frame-rate
mipi-sdw-default-frame-row-size
mipi-sdw-default-frame-col-size
mipi-sdw-dynamic-frame-shape
mipi-sdw-command-error-threshold
LNK1
intel-quirk-mask
intel-sdw-ip-clock
intel-sdw-doais
intel-sdw-dods
intel-autonomous-clock-stop
intel-sdw-lane-mask
mipi-sdw-clock-stop-mode0-supported
mipi-sdw-clock-stop-mode1-supported
mipi-sdw-clock-frequencies-supported
mipi-sdw-default-frame-rate
mipi-sdw-default-frame-row-size
mipi-sdw-default-frame-col-size
mipi-sdw-dynamic-frame-shape
mipi-sdw-command-error-threshold
LNK2
intel-quirk-mask
intel-sdw-ip-clock
intel-sdw-doais
intel-sdw-dods
intel-autonomous-clock-stop
intel-sdw-lane-mask
mipi-sdw-clock-stop-mode0-supported
mipi-sdw-clock-stop-mode1-supported
mipi-sdw-clock-frequencies-supported
mipi-sdw-default-frame-rate
mipi-sdw-default-frame-row-size
mipi-sdw-default-frame-col-size
mipi-sdw-dynamic-frame-shape
mipi-sdw-command-error-threshold
LNK3
intel-quirk-mask
intel-sdw-ip-clock
intel-sdw-doais
intel-sdw-dods
intel-autonomous-clock-stop
intel-sdw-lane-mask
mipi-sdw-clock-stop-mode0-supported
mipi-sdw-clock-stop-mode1-supported
mipi-sdw-clock-frequencies-supported
mipi-sdw-default-frame-rate
mipi-sdw-default-frame-row-size
mipi-sdw-default-frame-col-size
mipi-sdw-dynamic-frame-shape
mipi-sdw-command-error-threshold
UAOE
@"UAOL
_ADR
_CID
PRP00001
PNP0A05
	_STA
_DSM
_T_0
ADBG
UAOL _DSM
_T_0
_T_0
_T_0
CFAEk
_DSD
uaol-ctrl-count
uaol-descriptor-0
UAO0
uaol-descriptor-1
UAO1
UAO0
uaol-instance-number
bdf-routing-enabled
peer-integrated-controller-identifier
UAO1
uaol-instance-number
bdf-routing-enabled
peer-integrated-controller-identifier
HECI
_ADR
_DSM
ADBG
HECI _DSM
PCICh
PCIDhijk
HIWC
HIWCh
HIDW
HIDWhijk
+HEC3
_ADR
_DSM
PCICh
PCIDhijk
._SB_PC00[
ISHD
_ADR
PCHS
AU._SB_PC00
SOD3
ICB1
rGPCBh
ICB1
@BPMEC
PMEC}PMEC
PMEC
ICB1
BAR0@
BAR0[
I2C0
IM00
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC00
_PS0
_ADR
I2C1
IM01
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC01
_PS0
_ADR
I2C2
IM02
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC02
_PS0
_ADR
I2C3
IM03
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC03
_PS0
_ADR
I2C4
IM04
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC04
_PS0
_ADR
I2C5
IM05
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC05
_PS0
_ADR
\._SB_PC00[
I3C0
I3CR
    
D D 
    
_ADR
_DSM
_T_0
PCICh
PCIDhijk
_T_0
_T_0
_T_0
I3CR
	_S0W
*_PRW
GP1E
GP1E
GPRW
GPRW
SPI0
SM00
_DSM
PCICh
PCIDhijk
_PS3
SOD3SC00
_PS0
_ADR
SPI1
SM01
_DSM
PCICh
PCIDhijk
_PS3
SOD3SC01
_PS0
_ADR
SPI2
SM02
_DSM
PCICh
PCIDhijk
_PS3
SOD3SC02
_PS0
_ADR
"UDSM	
UDMA
_T_0
_T_0
_T_0
_T_0
Kb_SB_[
URSC
_HID
_STA
_UID
UARB
UACF
UACF
BAR0@
BAR1@
BUF1
BUF2
BUF1
ADR1
BUF2
ADR2p{BAR0
apra
ADR1p{BAR1
ADR2
BUF1BUF2`
URDA
URSA
^.URSCURDAp
^.URSCURDA`
ahpi
^.URSCURDA`
^.URSCURDAp
^.URSCURDA`
^.URSCURDA`
^.URSCURDA`
URRS	p
^.URSCURDAp
^.URSCURDA`
^.URSCURDA`
UARH
UACF
UACF
BAR0@
BUF0
IBUF
BUF0
ADR0
IBUF
IRQNp{BAR0
`p`ADR0piIRQN
BUF0IBUFa
UAPG
UACF
UACF
BAR0@
UAB0
{BAR0
UAB0
DLL_
DLH_
FCR_
LCR_
pLCR_`
UHID	
UPS3
REGS
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK pLCR_a}LCR_
LCR_pDLL_
REGS
pDLH_
REGS
paLCR_pFCR_
REGS
REGS
pMCR_
REGS
pPCLK
REGS
REGS
REGS
URSA{BAR0
REGSp
PPRR}PPRR
PPRRp
PMEC}PMEC
PMEC
UPS0
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK p
PMEC}PMEC
PMECp
PPRRpURRS{BAR0
}LCR_
LCR_p
DLL_p
DLH_p
LCR_p
FCR_p
MCR_}
bpbPCLK}
bpbPCLK
*UPSC	[
UACF
UACF
PMEC
{PMEC
._SB_URSC
:_CRS
pUARBUM00UC00`
`UARBUM01UC01apa`
`UARBUM02UC02apa`
._SB_PC00[
UA00
,_DSM
PCICh
PCIDhijk
UDSMh
UDMAjUD00
_ADR
_PS3
SOD3UC00
_PS0
_SB_
UM00
UM00
UAH0
_DDN
SerialIoUart0
_UID
SerialIoUart0
_HID
UHIDUM00
_CRS
UARHUC00UI00
3_STA
UM00
UP00
pUAPGUM00UP00UC00UP00
UM00
_PSC
UPSCUC00
_PS3
UPS3UP00UC00
_PS0
UPS0UP00UC00
._SB_PC00[
UA01
,_DSM
PCICh
PCIDhijk
UDSMh
UDMAjUD01
_ADR
_PS3
SOD3UC01
_PS0
_SB_
UM01
UM01
UAH1
_DDN
SerialIoUart1
_UID
SerialIoUart1
_HID
UHIDUM01
_CRS
UARHUC01UI01
3_STA
UM01
UP01
pUAPGUM01UP01UC01UP01
UM01
_PSC
UPSCUC01
_PS3
UPS3UP01UC01
_PS0
UPS0UP01UC01
._SB_PC00[
UA02
,_DSM
PCICh
PCIDhijk
UDSMh
UDMAjUD02
_ADR
_PS3
SOD3UC02
_PS0
_SB_
UM02
UM02
UAH2
_DDN
SerialIoUart2
_UID
SerialIoUart2
_HID
UHIDUM02
_CRS
UARHUC02UI02
3_STA
UM02
UP02
pUAPGUM02UP02UC02UP02
UM02
_PSC
UPSCUC02
_PS3
UPS3UP02UC02
_PS0
UPS0UP02UC02
D9._SB_PC00
CRFP
CWFC
E7CNVW
_ADR
PU2C
p\PU2CPU2C
BASE
pPC2M_ADR
 _PS0
ADBG
CNVW Ctrlr D0
S023
7_PS3
ADBG
CNVW Ctrlr D3
pPCRRPCNV
LS023
*_PRW
GP1E
GP1E
GPRW
GPRW
ADEL
ARLM
2ADEL
ADEL
RSTT
PRRS
CWAR
BASE
CWAR
VDID 
WFLR
WIFR
	_S0W
_DSW
M WRST
_STA
_ON_
_OFF
_RST
p[#CNMT
CFLRp
PRRS
RSTT
RSTT
ADBG
WiFi Product Reset
ADBGs
PID of CNVi = 
PCNV
p^^^.SBSCPCRRPCNV
eADBGs
Register PLDB Value = 
{^^^.SBSCPCRRPCNV
ADBG
ABORT_REQUEST = 0, previous PLDR completed
GBTR
BTRK
b^^^.SBSCPCROPCNV
ADBGs
WiFi PLDR Timeout wait(ms) = 
ADEL
["ADELp^^^.SBSCPCRRPCNV
aADBGs
CNVI_PLDR_ABORT = 
ADBG
WiFi Product Reset Completed
PRRS
BTRK
PRRSBTRK
PRRSADBGs
WiFi PRRS = 
PRRS
['CNMT
_PRR
WRST
8CFLR
ADBGs
WiFi Core Reset, WFLR = 
WFLR
WFLR
WIFR
D%._SB_PC00[
G$SAT0
_ADR
8_PS0
ADBG
SATA0 Ctrlr D0
PCHSPCHP
SCFDCSD0
ISAT
1_PS3
ADBG
SATA0 Ctrlr D3
ISAT
PCHSPCHPCSD3
\STD3
STD3
_DSD
StorageD3Enable
<_DSM
PCICh
PCIDhijk
SATC
SATD
SATCh
SATDhijk
	_S0W
#PRT0
_ADR
PRES
{SPPR
&PRT1
_ADR
PRES
{SPPR
&PRT2
_ADR
PRES
{SPPR
&PRT3
_ADR
PRES
{SPPR
&PRT4
_ADR
PRES
{SPPR
&PRT5
_ADR
PRES
{SPPR
&PRT6
_ADR
PRES
{SPPR
&PRT7
_ADR
PRES
{SPPR
._SB_PC00
TINT	
TINR
\_SB.GPI0
TINR
INT1pGNUMhINT1
TINR[
LoTHC0
_ADR
RSTL
THCR
THCR
VDID 
VDID
ICRS
ICRS
DADR
ICRS
DSPD
ICRS
DADM
ISUB
ISUB
SMHX
ISUB
SMLX
ISUB
SMTD
ISUB
SMRD
ISUB
 FMHX
ISUB
(FMLX
ISUB
0FMTD
ISUB
8FMRD
ISUB
@FMSL
ISUB
HFPHX
ISUB
PFPLX
ISUB
XFPTD
ISUB
`FPRD
ISUB
hHMHX
ISUB
pHMLX
ISUB
xHMTD
ISUB
HMRD
ISUB
HMSLp
DADRp
DSPDp
DADMp
SMHXp
SMLXp
SMTDp
SMRDp
FMHXp
FMLXp
FMTDp
FMRDp
FMSLp
FPHXp
FPLXp
FPTDp
FPRDp
HMHXp
HMLXp
HMTDp
HMRDp
HMSL
HC_DSM
_T_5
_T_4
_T_3
_T_2
_T_1
_T_0
PCICh
PCIDhijk
TMD0
_T_0
_T_0
_T_1
_T_1
_T_0
ADBG
THC THC_INPUT_REPORT_HEADER_ADDRESS
T040
_T_0
ADBG
THC THC_INPUT_REPORT_BODY_ADDRESS
T050
_T_0
ADBG
THC THC_OUTPUT_REPORT_ADDRESS
T060
_T_0
ADBG
THC THC_READ_OPCODE
BUF4
T070
BUF4
BUF4
_T_0
ADBG
THC THC_WRITE_OPCODE
BUF5
T080
BUF5
BUF5
_T_0
ADBG
THC THC_FLAGS
T090
_T_2
_T_2
_T_2
ADBG
THC THC_CONNECTION_SPEED
T030
_T_2
ADBG
THC THC_LIMIT_PACKET_SIZE
T0C0
_T_2
ADBG
THC THC_PERFORMANCE_LIMITATION
T0D0
_T_3
_T_3
_T_3
ADBG
THC THC_ACTIVE_LTR
T0A0
_T_3
ADBG
THC THC_IDLE_LTR
T0B0
_T_4
_T_4
_T_4
ADBG
THC THC_DISPLAY_FRAME_SYNC_PERIOD
<gBUE
_T_5
_T_5
_T_5
ADBG
THC THC_HIDI2C_DEVICE_ADDRESS
TIN0
_S0W
_CRS
TINTTIN0
TMD0
_INI
ADBG
THC _INI
SHPOT010
SPMVT010
SPC0T010}
{T020
^CINI
CINIT010T0F0
_RST
ADBG
THC _RST
RSTL
RSTLSGOVT010{T020
["T0F0SGOVT010{
{T020
RSTL
_DSD
ICRS
kISUB[
LoTHC1
_ADR
RSTL
THCR
THCR
VDID 
VDID
ICRS
ICRS
DADR
ICRS
DSPD
ICRS
DADM
ISUB
ISUB
SMHX
ISUB
SMLX
ISUB
SMTD
ISUB
SMRD
ISUB
 FMHX
ISUB
(FMLX
ISUB
0FMTD
ISUB
8FMRD
ISUB
@FMSL
ISUB
HFPHX
ISUB
PFPLX
ISUB
XFPTD
ISUB
`FPRD
ISUB
hHMHX
ISUB
pHMLX
ISUB
xHMTD
ISUB
HMRD
ISUB
HMSLp
DADRp
DSPDp
DADMp
SMHXp
SMLXp
SMTDp
SMRDp
FMHXp
FMLXp
FMTDp
FMRDp
FMSLp
FPHXp
FPLXp
FPTDp
FPRDp
HMHXp
HMLXp
HMTDp
HMRDp
HMSL
HC_DSM
_T_5
_T_4
_T_3
_T_2
_T_1
_T_0
PCICh
PCIDhijk
TMD1
_T_0
_T_0
_T_1
_T_1
_T_0
ADBG
THC THC_INPUT_REPORT_HEADER_ADDRESS
T041
_T_0
ADBG
THC THC_INPUT_REPORT_BODY_ADDRESS
T051
_T_0
ADBG
THC THC_OUTPUT_REPORT_ADDRESS
T061
_T_0
ADBG
THC THC_READ_OPCODE
BUF4
T071
BUF4
BUF4
_T_0
ADBG
THC THC_WRITE_OPCODE
BUF5
T081
BUF5
BUF5
_T_0
ADBG
THC THC_FLAGS
T091
_T_2
_T_2
_T_2
ADBG
THC THC_CONNECTION_SPEED
T031
_T_2
ADBG
THC THC_LIMIT_PACKET_SIZE
T0C1
_T_2
ADBG
THC THC_PERFORMANCE_LIMITATION
T0D1
_T_3
_T_3
_T_3
ADBG
THC THC_ACTIVE_LTR
T0A1
_T_3
ADBG
THC THC_IDLE_LTR
T0B1
_T_4
_T_4
_T_4
ADBG
THC THC_DISPLAY_FRAME_SYNC_PERIOD
<gBUE
_T_5
_T_5
_T_5
ADBG
THC THC_HIDI2C_DEVICE_ADDRESS
TIN1
_S0W
_CRS
TINTTIN1
TMD1
_INI
ADBG
THC _INI
SHPOT011
SPMVT011
SPC0T011}
{T021
^CINI
CINIT011T0F1
_RST
ADBG
THC _RST
RSTL
RSTLSGOVT011{T021
["T0F1SGOVT011{
{T021
RSTL
_DSD
ICRS
kISUB
._SB_PC00
\._SB_PC00
UF0E
-PUF0
_ADR
_DDN
Intel(R) UFS Controller
O6_SB_[
A/ICLK
_HID
_UID
SOCCLK
CKOR
rSBRGryICKP
3CKOR
CLK0
CLK1
CLK2
CLK3
CLK4
CLK5
	NCLK
CLKC
_T_0
_T_0
_T_0
pCLK0`p}{`
CLK0
_T_0
pCLK1`p}{`
CLK1
_T_0
pCLK2`p}{`
CLK2
_T_0
pCLK3`p}{`
CLK3
_T_0
pCLK4`p}{`
CLK4
_T_0
pCLK5`p}{`
CLK5
CLKF
_T_0
_T_0
_T_0
pCLK0`p}{`
CLK0
_T_0
pCLK1`p}{`
CLK1
_T_0
pCLK2`p}{`
CLK2
_T_0
pCLK3`p}{`
CLK3
_T_0
pCLK4`p}{`
CLK4
_T_0
pCLK5`p}{`
CLK5
	_STA
PID_
#CLKD
PC00SBSCPCRAPID_
!CLKE
PC00SBSCPCROPID_
ECLK
_HID
_UID
IOECLK
	_STA
PID_
#CLKD
PC00SBIEPCRAPID_
!CLKE
PC00SBIEPCROPID_
SPCO
ADBG
Calling SPCO method to configure PCIe ClkReq Override
PCHS
_SB_ECLKCLKEth
_SB_ICLKCLKEh
_SB_ECLKCLKDth
_SB_ICLKCLKDh
_SB_ECLKCLKEth
_SB_ICLKCLKEh
_SB_ECLKCLKDth
_SB_ICLKCLKDh
HBCM
_SB_[
GPI0
_HID
GPHD
PNP0C02
PCHS
INTC1082
ARLM
INTC105E
INTC1083
LINK
\_SB.GPI0
_CRS
RBPS
RBPS
INTHpSGIRINTH
RBPS
CMH0prSBRG
CMH0
RBPS
CMH1prSBRG
CMH1
RBPS
%CMH3prSBRG
CMH3
PCHS
RBFS
RBFS
CMH4prSBRG
CMH4
RBFS
CMH5prSBRG
CMH5
RBPSRBFS`
RBPS
_STA
GPHD
K*_SB_
GPCM
GPCS
_SB_
GDSC
PCHS
GPCS
GPCM
GMXG
PCHS
GCMP
pGDSC`
GINF
pGDSC`
GCOM	{zh
GGRP	{zh
GNMB	
/GADR
pGGRPhbpGCOMhcprGCMPcSBRG
`pGINFcbia
'GNUM
pGNMBh`pGGRPhapGCOMhb
rGINFba
GGGP
pGGRPh`pGCOMha
GINFa`
INUM
{GPC1h
L	GGPE
pGGGPh`pGNMBhapza
GEI0`
GED0b
GEI1`
GED1b
GEI2`
GED2b
GEI0`
GED0bp
GEI1`
GED1bp
GEI2`
GED2bp
rwtcb
5GPC0	prGADRh
wGNMBh
PDW0
PDW0
TEMP 
TEMP
6SPC0
prGADRh
wGNMBh
PDW0
PDW0
TEMP piTEMP
9GPC1	prrGADRh
wGNMBh
PDW1
PDW1
TEMP 
TEMP
:SPC1
prrGADRh
wGNMBh
PDW1
PDW1
TEMP piTEMP
:SRXO
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
9GGIV	prGADRh
wGNMBh
PDW0
PDW0
TEMP
TEMP
7GGOV	prGADRh
wGNMBh
PDW0
PDW0
TEMP
TEMP
8SGOV
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
9GGII	prGADRh
wGNMBh
PDW0
PDW0
TEMP
TEMP
:SGII
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
9GPMV	prGADRh
wGNMBh
PDW0
PDW0
TEMP
TEMP
:SPMV
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
GHPO	pGNMBharGADRh
PREG
PREG
TEMP 
{zTEMPd
SHPO
pGNMBhaADBG
Pad number
ADBG
rGADRh
cADBG
HOST owner offset
ADBG
dADBG
Pad position
ADBG
PREG
PREG
TEMP ADBG
HOST own before
ADBG
TEMP
i}TEMPy
TEMP
{TEMP
TEMPADBG
HOST own after
ADBG
TEMP
GGPO	pGNMBhaprGADRh
PREG
PREG
TEMP 
{zTEMPw{a
:SGRA
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
>SGWP
prrGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
CGPI	pGNMBhaADBG
Pad number
ADBG
dADBG
Group DW
ADBG
pGADRh
cADBG
Reg offset
ADBG
ADBG
Clearing GPI
GPPX
rcwd
GPPX
STSX y
bADBG
STSX before
ADBG
STSX
pbSTSXADBG
STSX after
ADBG
STSX
CAGS	pGGGPh`pGNMBhapza
GEI0`
GED0d
GEI1`
GED1d
GEI2`
GED2d
pGADRh
GPPX
rcwd
GPPX
STSX y
bpbSTSX
IGPI	pGNMBhapza
{GADRh
rGADRh
GPPX
GPPX
STSX 
GENX 
{z{STSXGENX
ISME	pGGGPh`pGNMBhapza
GEI0`
GED0d
GEI1`
GED1d
GEI2`
GED2d
{GADRh
rGADRh
GPPX
GPPX
STSX 
GENX 
{z{STSXGENX
:GRXE
prGADRh
wGNMBh
PDW0
PDW0
RCFG
piRCFG
8GLOC
pGNMBhapGADRh
PREG
PREG
TEMP 
{zTEMPa
8GLOT
pGNMBhapGADRh
PREG
PREG
TEMP 
{zTEMPa
G$._SB_PC00[
SBSC
_HID
_UID
SOCP2SB
_STA
SBRG
p\SBRGSBRG
PCRR
ay{i
bryh
a`rrb`
SBRG`[
PCR0
PCR0
DAT0 
DAT0
PCRW
ay{i
bryh
a`rrb`
SBRG`[
PCR0
PCR0
DAT0 pjDAT0
PCRO
pPCRRhi`p}`j
aPCRWhia
PCRA
pPCRRhi`p{`j
aPCRWhia
PCAO
pPCRRhi`p}{`j
aPCRWhia[
SBIE
_HID
_UID
IOEP2SB
_STA
SBRG
PCRR
ay{i
bryh
a`rrb`
SBRG`[
PCR0
PCR0
DAT0 
DAT0
PCRW
ay{i
bryh
a`rrb`
SBRG`[
PCR0
PCR0
DAT0 pjDAT0
PCRO
pPCRRhi`p}`j
aPCRWhia
PCRA
pPCRRhi`p{`j
aPCRWhia
PCAO
pPCRRhi`p}{`j
aPCRWhia
PCRR
ay{i
bryh
a`rrb`
SBRG`[
PCR0
PCR0
DAT0 
DAT0
PCRW
ay{i
bryh
a`rrb`
SBRG`[
PCR0
PCR0
DAT0 pjDAT0
PCRO
pPCRRhi`p}`j
aPCRWhia
PCRA
pPCRRhi`p{`j
aPCRWhia
PCAO
pPCRRhi`p}{`j
aPCRWhia
PCHA
MNVB
MNVL
._SB_PC02[
MTNV
MNVBMNVL[
C<MTNV
PWRM ABAS
SBRG@
PU2C
PU3C
GBES
NHAA@
NHLL ADFM SWQ0
SWQ1
SWQ2
SWQ3
ACS0
ACS1
ACS2
ACS3
DAI0
DAI1
DAI2
DAI3
DOD0
DOD1
DOD2
DOD3
HDBO
SWMC
XTAL RPA1 RPA2 RPA3 RPA4 RPA5 RPA6 RPA7 RPA8 RPA9 RPAA RPAB RPAC RPAD RPAE RPAF RPAG RPAH RPAI RPAJ RPAK RPAL RPAM RPAN RPAO PML1
PML2
PML3
PML4
PML5
PML6
PML7
PML8
PML9
PMLA
PMLB
PMLC
PMLD
PMLE
PMLF
PMLG
PMLH
PMLI
PMLJ
PMLK
PMLL
PMLM
PMLN
PMLO
PNL1
PNL2
PNL3
PNL4
PNL5
PNL6
PNL7
PNL8
PNL9
PNLA
PNLB
PNLC
PNLD
PNLE
PNLF
PNLG
PNLH
PNLI
PNLJ
PNLK
PNLL
PNLM
PNLN
PNLO
TIN0 TIN1 TMD0
TMD1
UF0E
UF1E
UAOE
T010 T011 T020
T021
T030 T031 T040 T041 T050 T051 T060 T061 T070 T071 T080 T081 T090 T091 T0A0 T0A1 T0B0 T0B1 T0C0 T0C1 T0D0 T0D1 T0E0 T0E1 T0F0 T0F1 SM00
SM01
SM02
SM03
SC00@
SC01@
SC02@
SC03@
IM00
IM01
IM02
IM03
IM04
IM05
IC00@
IC01@
IC02@
IC03@
IC04@
IC05@
UM00
UM01
UM02
UM03
UC00@
UC01@
UC02@
UC03@
UD00
UD01
UD02
UD03
UP00
UP01
UP02
UP03
UI00
UI01
UI02
UI03
PCNV
GEI0
GEI1
GEI2
GED0
GED1
GED2
SML0
SML1
SML2
SML3
SBPC
_HID
_UID
PCHP2SB
_STA
SBRG
p^SBRGSBRG
PCRR
ay{i
bryh
a`rrb`
SBRG`[
PCR0
PCR0
DAT0 
DAT0
PCRW
ay{i
bryh
a`rrb`
SBRG`[
PCR0
PCR0
DAT0 pjDAT0
PCRO
pPCRRhi`p}`j
aPCRWhia
PCRA
pPCRRhi`p{`j
aPCRWhia
PCAO
pPCRRhi`p}{`j
aPCRWhia[
ONPPMC
_HID
_UID
MTPPMC
_STA
IPCS
RPKG
ADBG
PMC IPC
ADBGs
Command: 
ADBGs
SubCmdId: 
ADBGs
Size: 
ADBGs
WBuff0: 
ADBGs
WBuff1: 
ADBGs
WBuff2: 
ADBGs
WBuff3: 
ADBG
CmdSize>16 Error
RPKG
RPKGpkIWB0plIWB1pmIWB2pnIWB3p
`r`yh
`r`yi
`r`yj
`p`CMDRp
IBSY
IERR
ADBG
IPC Busy TO
RPKG
RPKG["
IERR
ADBG
IPC Error:
ADBGIERCADBGhADBGiADBGjADBGkADBGlADBGmADBGnp
RPKG
RPKGpIRB0
RPKG
pIRB1
RPKG
pIRB2
RPKG
pIRB3
RPKG
RPKG
ULTR	phLTRU[
PWMR
PWRM
PWMR
CMDR IBSY
IERR
IERC
@<IWB0 IWB1 IWB2 IWB3 IRB0 IRB1 IRB2 IRB3 
RAA0
RAA1
RAA2
RAA3
RPB0
RPB1
RPB2
RPB3
RPC0
RPC1
RPC2
RPC3
RSAT
RGBE
RXHC
RXDC
RUFS
RPD0
RPD1
RPD2
RPD3
RPE0
RPE1
RPE2
RPE3
APA0
APA1
APA2
APA3
APB0
APB1
APB2
APB3
APC0
APC1
APC2
APC3
ASAT
AGBE
AXHC
AXDC
AUFS
APD0
APD1
APD2
APD3
APE0
APE1
APE2
APE3
ACWA DCWA ACET DCET 
APG3
CECE
ISAT
LTRU
XSQD
CPPM
GBED
SCFD
8PG3C	
hADBG
PG3 Enable
APG3
ADBG
PG3 Disable
APG3
PG3T
APG3
PSOC	
;PSON
hADBG
PS_ON Enable
CECE
ADBG
PS_ON Disable
CECE
PSOS
CECE
CFAE
CPPE
CPPE
ADBG
CPPM Forced Alignment Disable
CPPM
.ADBG
CPPM Forced Alignment Enable
CPPM
B'SAT0
_ADR
_PS0
^^.PPMCISATADBGs
SATA PS0 LTR ignore bit status = 
^^.PPMCISAT
_PS3
^^.PPMCISATADBGs
SATA PS3 LTR ignore bit status = 
^^.PPMCISAT
\STD3
STD3
_DSD
StorageD3Enable
<_DSM
PCICh
PCIDhijk
SATC
SATD
SATCh
SATDhijk
	_S0W
#PRT0
_ADR
PRES
{SPPR
&PRT1
_ADR
PRES
{SPPR
&PRT2
_ADR
PRES
{SPPR
&PRT3
_ADR
PRES
{SPPR
&PRT4
_ADR
PRES
{SPPR
&PRT5
_ADR
PRES
{SPPR
&PRT6
_ADR
PRES
{SPPR
&PRT7
_ADR
PRES
{SPPR
AuXHCI
_ADR
DUWS
PU2C
PU3C
AHWA
PPID
Op\DUWSDUWSp^PU2CPU2Cp^PU3CPU3C[
XPRT
XPRT
DVID
XADR@
D3HE
_DSM
_T_0
ADBG
XHCI _DSM
PCICh
PCIDhijk
; ; 
_T_0
_T_0
_T_0
AHWA
AHWA
	_S3D
	_S4D
	_S3W
	_S4W
	_S0W
_DSW
_INI
^.RHUBINIR
^.RHUBINIR
USRA	
rPU2Ch
SSPA	
rPU2Cr
UPRU
^^.SBPCPCAOPPIDhij
7_PS0
ADBG
XHCI D0
UPRU
DVID
PS0X
PS0X
8_PS3
ADBG
XHCI D3
UPRU
DVID
PS3X
PS3X
"CUID	
}Pj$#
MRRHUB
_ADR
_PS0
ADBG
XHCI RHUB PS0
DVID
PS0X
ADBG
XHCI CSD0
CSD0
PS0X
_PS2
ADBG
XHCI RHUB PS2
DVID
PS2X
PS2XADBG
XHCI CSD3
CSD3
_PS3
ADBG
XHCI RHUB PS3
DVID
PS3X
PS3XADBG
XHCI CSD3
CSD3
_DSM
ADBG
XHCI RHUB _DSM
ADBG
XHCI RHUB F0
ADBG
XHCI RHUB F7
PU2C
PU2C[
HS01
_ADR
PU2C[
HS02
_ADR
PU2C[
E	HS03
_ADR
VTCM
VTCM
SXP1
SXP2
_UPC
_PLD
5CIR_
_ADR
SXI1
_PLD
PU2C[
HS04
_ADR
PU2C[
E	HS05
_ADR
VTCM
VTCM
SXP1
SXP2
_UPC
_PLD
5CIR_
_ADR
SXI1
_PLD
PU2C[
HS06
_ADR
PU2C[
HS07
_ADR
PU2C[
HS08
_ADR
	PU2C[
HS09
_ADR
PU2C[
HS10
_ADR
PU2C[
HS11
_ADR
PU2C[
HS12
_ADR
PU2C[
HS13
_ADR
PU2C[
HS14
_ADR
USR1
_ADR
USRA
USR2
_ADR
USRA
PU3C
PU3C[
SS01
_ADR
SSPA
PU3C[
SS02
_ADR
SSPA
PU3C[
SS03
_ADR
SSPA
PU3C[
SS04
_ADR
SSPA
PU3C[
SS05
_ADR
SSPA
PU3C[
SS06
_ADR
SSPA
PU3C[
SS07
_ADR
SSPA
PU3C[
SS08
_ADR
SSPA
	PU3C[
SS09
_ADR
SSPA
PU3C[
SS10
_ADR
SSPA
GLAN
_ADR
_S0W
_PRW
GPRW
_DSM
PCICh
PCIDhijk
_DSW
J6HDAS
_ADR
;_PS0
ADBG
HD-A Ctrlr D0
S023
_SB_PC02HDASPS0X
PS0X
;_PS3
ADBG
HD-A Ctrlr D3
S023
_SB_PC02HDASPS3X
PS3X
_PRW
GPRW
HDAR
HDAR
VDID 
_S0W
_DSW
NBU0
_INI
ADBG
HDAS _INI
NBU0
NBA0
NBU0
NMA0
NBU0
&NLE0pNHAANBA0rNHAAtNHLL
NMA0pNHLLNLE0
_DSD
nhlt-version
1.8-0
IDA_
_ADR
_DSM
_T_1
_T_0
ADBG
HDAS _DSM
ADBGj
PCICh
PCIDhijk
_T_0
_T_0
_T_0
ADBG
_DSM Fun 1 NHLT
_T_1
_T_1
NBU0
NBU0
_T_0
ADBG
_DSM Fun 2 FMSK
ADFM
_T_0
ADBG
_DSM Fun 3 PPMS
_SB_PC02HDASPPMS
PPMSk
ADBG
PPMS not found
_T_0
ADBG
_DSM Fun 6 XCFG
XTAL
_T_0
ADBG
_DSM Fun 7 HDBO
ADBGHDBO
HDBO
ADBG
_DSM Fun NOK
HIWC
HIWCh
HIDW
HIDWhijkADBG
_DSM UUID NOK
.HDASIDA_[
SNDW
_ADR
_CID
PRP00001
PNP0A05
	_STA
2QCFG
XCFG
ADBG
XTAL 24MHz
ADBG
XTAL 38.4MHz
ADBG
XTAL 19.2MHz
#ADBG
XTAL UNSUPPORTED
$DCFG
SDWU
_DSD
_INI
ADBG
SNDW _INI
SDWUSWMCQCFGLNK0SWQ0ACS0SML0QCFGLNK1SWQ1ACS1SML1QCFGLNK2SWQ2ACS2SML2QCFGLNK3SWQ3ACS3SML3XCFGLNK0XTALXCFGLNK1XTALXCFGLNK2XTALXCFGLNK3XTALDCFGLNK0DAI0DOD0DCFGLNK1DAI1DOD0DCFGLNK2DAI2DOD0DCFGLNK3DAI3DOD0
_DSD
mipi-sdw-sw-interface-revision
mipi-sdw-manager-list
mipi-sdw-master-count
mipi-sdw-link-0-subproperties
LNK0
mipi-sdw-link-1-subproperties
LNK1
mipi-sdw-link-2-subproperties
LNK2
mipi-sdw-link-3-subproperties
LNK3
LNK0
intel-quirk-mask
intel-sdw-ip-clock
intel-sdw-doais
intel-sdw-dods
intel-autonomous-clock-stop
intel-sdw-lane-mask
mipi-sdw-clock-stop-mode0-supported
mipi-sdw-clock-stop-mode1-supported
mipi-sdw-clock-frequencies-supported
mipi-sdw-default-frame-rate
mipi-sdw-default-frame-row-size
mipi-sdw-default-frame-col-size
mipi-sdw-dynamic-frame-shape
mipi-sdw-command-error-threshold
LNK1
intel-quirk-mask
intel-sdw-ip-clock
intel-sdw-doais
intel-sdw-dods
intel-autonomous-clock-stop
intel-sdw-lane-mask
mipi-sdw-clock-stop-mode0-supported
mipi-sdw-clock-stop-mode1-supported
mipi-sdw-clock-frequencies-supported
mipi-sdw-default-frame-rate
mipi-sdw-default-frame-row-size
mipi-sdw-default-frame-col-size
mipi-sdw-dynamic-frame-shape
mipi-sdw-command-error-threshold
LNK2
intel-quirk-mask
intel-sdw-ip-clock
intel-sdw-doais
intel-sdw-dods
intel-autonomous-clock-stop
intel-sdw-lane-mask
mipi-sdw-clock-stop-mode0-supported
mipi-sdw-clock-stop-mode1-supported
mipi-sdw-clock-frequencies-supported
mipi-sdw-default-frame-rate
mipi-sdw-default-frame-row-size
mipi-sdw-default-frame-col-size
mipi-sdw-dynamic-frame-shape
mipi-sdw-command-error-threshold
LNK3
intel-quirk-mask
intel-sdw-ip-clock
intel-sdw-doais
intel-sdw-dods
intel-autonomous-clock-stop
intel-sdw-lane-mask
mipi-sdw-clock-stop-mode0-supported
mipi-sdw-clock-stop-mode1-supported
mipi-sdw-clock-frequencies-supported
mipi-sdw-default-frame-rate
mipi-sdw-default-frame-row-size
mipi-sdw-default-frame-col-size
mipi-sdw-dynamic-frame-shape
mipi-sdw-command-error-threshold
UAOE
@"UAOL
_ADR
_CID
PRP00001
PNP0A05
	_STA
_DSM
_T_0
ADBG
UAOL _DSM
_T_0
_T_0
_T_0
CFAEk
_DSD
uaol-ctrl-count
uaol-descriptor-0
UAO0
uaol-descriptor-1
UAO1
UAO0
uaol-instance-number
bdf-routing-enabled
peer-integrated-controller-identifier
UAO1
uaol-instance-number
bdf-routing-enabled
peer-integrated-controller-identifier
RP01
PBNU
pPBSBPBNU
_ADR
RPA1
RPA1
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR1LTENpPML1LMSLpPNL1LNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP01 (129/28/0) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP01
VDID
\STD3
_SB_PC02RP01PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP02
PBNU
pPBSBPBNU
_ADR
RPA2
RPA2
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR2LTENpPML2LMSLpPNL2LNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP02 (129/28/1) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP02
VDID
\STD3
_SB_PC02RP02PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR05
PD05[
RP03
PBNU
pPBSBPBNU
_ADR
RPA3
RPA3
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR3LTENpPML3LMSLpPNL3LNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP03 (129/28/2) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP03
VDID
\STD3
_SB_PC02RP03PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR06
PD06[
RP04
PBNU
pPBSBPBNU
_ADR
RPA4
RPA4
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR4LTENpPML4LMSLpPNL4LNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP04 (129/28/3) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP04
VDID
\STD3
_SB_PC02RP04PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR07
PD07[
RP05
PBNU
pPBSBPBNU
_ADR
RPA5
RPA5
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR5LTENpPML5LMSLpPNL4LNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP05 (129/28/4) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP05
VDID
\STD3
_SB_PC02RP05PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP06
PBNU
pPBSBPBNU
_ADR
RPA6
RPA6
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR6LTENpPML6LMSLpPNL6LNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP06 (129/28/5) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP06
VDID
\STD3
_SB_PC02RP06PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR05
PD05[
RP07
PBNU
pPBSBPBNU
_ADR
RPA7
RPA7
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR7LTENpPML7LMSLpPNL7LNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP07 (129/28/6) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP07
VDID
\STD3
_SB_PC02RP07PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR06
PD06[
RP08
PBNU
pPBSBPBNU
_ADR
RPA8
RPA8
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR8LTENpPML8LMSLpPNL8LNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP08 (129/28/7) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP08
VDID
\STD3
_SB_PC02RP08PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR07
PD07[
RP09
PBNU
pPBSBPBNU
_ADR
RPA9
RPA9
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR9LTENpPML9LMSLpPNL9LNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP09 (129/29/0) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP09
VDID
\STD3
_SB_PC02RP09PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP10
PBNU
pPBSBPBNU
_ADR
RPAA
RPAA
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRALTENpPMLALMSLpPNLALNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP10 (129/29/1) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP10
VDID
\STD3
_SB_PC02RP10PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR05
PD05[
RP11
PBNU
pPBSBPBNU
_ADR
RPAB
RPAB
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRBLTENpPMLBLMSLpPNLBLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP11 (129/29/2) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP11
VDID
\STD3
_SB_PC02RP11PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR06
PD06[
RP12
PBNU
pPBSBPBNU
_ADR
RPAC
RPAC
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRCLTENpPMLCLMSLpPNLCLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP12 (129/29/3) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP12
VDID
\STD3
_SB_PC02RP12PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR07
PD07[
RP13
PBNU
pPBSBPBNU
_ADR
RPAD
RPAD
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRDLTENpPMLDLMSLpPNLDLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP13 (129/29/4) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP13
VDID
\STD3
_SB_PC02RP13PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP14
PBNU
pPBSBPBNU
_ADR
RPAE
RPAE
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRELTENpPMLELMSLpPNLELNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP14 (129/29/5) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP14
VDID
\STD3
_SB_PC02RP14PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR05
PD05[
RP15
PBNU
pPBSBPBNU
_ADR
RPAF
RPAF
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRFLTENpPMLFLMSLpPNLFLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP15 (129/29/6) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP15
VDID
\STD3
_SB_PC02RP15PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR06
PD06[
RP16
PBNU
pPBSBPBNU
_ADR
RPAG
RPAG
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRGLTENpPMLGLMSLpPNLGLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP16 (129/29/7) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP16
VDID
\STD3
_SB_PC02RP16PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR07
PD07[
RP17
PBNU
pPBSBPBNU
_ADR
RPAH
RPAH
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRHLTENpPMLHLMSLpPNLHLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP17 (129/27/0) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP17
VDID
\STD3
_SB_PC02RP17PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP18
PBNU
pPBSBPBNU
_ADR
RPAI
RPAI
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRILTENpPMLILMSLpPNLILNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP18 (129/27/1) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP18
VDID
\STD3
_SB_PC02RP18PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR05
PD05[
RP19
PBNU
pPBSBPBNU
_ADR
RPAJ
RPAJ
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRJLTENpPMLJLMSLpPNLJLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP19 (129/27/2) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP19
VDID
\STD3
_SB_PC02RP19PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR06
PD06[
RP20
PBNU
pPBSBPBNU
_ADR
RPAK
RPAK
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRKLTENpPMLKLMSLpPNLKLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
RP20 (129/29/3) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP20
VDID
\STD3
_SB_PC02RP20PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR07
PD07[
RP21
PBNU
pPBSBPBNU
_ADR
RPAL
RPAL
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRLLTENpPMLLLMSLpPNLLLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
RP21 (129/27/4) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP21
VDID
\STD3
_SB_PC02RP21PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP22
PBNU
pPBSBPBNU
_ADR
RPAM
RPAM
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRMLTENpPMLMLMSLpPNLMLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP22 (129/27/5) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP22
VDID
\STD3
_SB_PC02RP22PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR05
PD05[
RP23
PBNU
pPBSBPBNU
_ADR
RPAN
RPAN
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRNLTENpPMLNLMSLpPNLNLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
PCH RP23 (129/27/6) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP23
VDID
\STD3
_SB_PC02RP23PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR06
PD06[
RP24
PBNU
pPBSBPBNU
_ADR
RPAO
RPAO
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTROLTENpPMLOLMSLpPNLOLNSL
VMPP
VMDE
VMDE
{VMPP
ADBG
RP24 (129/27/7) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC02RP24
VDID
\STD3
_SB_PC02RP24PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
^^.PC00PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR07
PD07[
@BXDCI
_ADR
OTGD
OTGD
DVID
XDCB@
OTGD
@BD0I3
XDBA
{XDCB
@4_DSM
_T_0
PCICh
PCIDhijkADBG
XDCI DSM
SPPS
XDBW
XDBA
2XDBW
U2CP
U3CP
4PUPS
PURC
UXPE
phapib
ADBG
PMU D0
UXPEp
du`p
PUPSp
U2CP
U3CP
U2CP
ADBG
U2 not in D0
U3CP
ADBG
U3 not in D0
ADBG
PMU D3
U2CP
ADBG
U2 not in D0
U3CP
ADBG
U3 not in D0
PUPSp
U2CP
U3CP
U2CP
ADBG
U2 not in D3
U3CP
ADBG
U3 not in D3
pbUXPE
_T_0
_T_0
ADBG
XDCI Fn0
_T_0
ADBG
XDCI Fn1
_T_0
ADBG
XDCI Fn4
aADBGaSPPSa
_T_0
ADBG
XDCI Fn5
_T_0
ADBG
XDCI Fn7
XD22
XDBA
XD22
P2PS
pP2PS`
_T_0
ADBG
XDCI Fn8
_T_0
	ADBG
XDCI Fn9
XGCT
XDBA
XGCT
`GCTL {PPDS
aADBGs
PCH XDCI: Func9 Return Val = 
_DDN
PCH XDCI controller
_STR
	_S0W
*_PRW
GP1E
GP1E
GPRW
GPRW
_DSW
HECI
_ADR
_DSM
ADBG
HECI _DSM
PCICh
PCIDhijk
HIWC
HIWCh
HIDW
HIDWhijk
+HEC3
_ADR
_DSM
PCICh
PCIDhijk
SOD3
ICB1
r^^.PC00GPCBh
ICB1
@BPMEC
PMEC}PMEC
PMEC
ICB1
BAR0@
BAR0[
I2C0
IM00
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC00
_PS0
_ADR
I2C1
IM01
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC01
_PS0
_ADR
I2C2
IM02
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC02
_PS0
_ADR
I2C3
IM03
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC03
_PS0
_ADR
I2C4
IM04
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC04
_PS0
_ADR
I2C5
IM05
_DSM
PCICh
PCIDhijk
_PS3
SOD3IC05
_PS0
_ADR
)I3C0
_ADR
	_S0W
_PRW
GPRW
SPI0
SM00
_DSM
PCICh
PCIDhijk
_PS3
SOD3SC00
_PS0
_ADR
SPI1
SM01
_DSM
PCICh
PCIDhijk
_PS3
SOD3SC01
_PS0
_ADR
SPI2
SM02
_DSM
PCICh
PCIDhijk
_PS3
SOD3SC02
_PS0
_ADR
SPI3
SM03
_DSM
PCICh
PCIDhijk
_PS3
SOD3SC03
_PS0
_ADR
"UDSM	
UDMA
_T_0
_T_0
_T_0
_T_0
ISHD
_ADR
_SB_PC02UM00
._SB_PC02[
UA00
,_DSM
PCICh
PCIDhijk
UDSMh
UDMAjUD00
_ADR
_PS3
SOD3UC00
_PS0
AG_SB_
.PC02UM00
.PC02UM00
MDPUA0
_DDN
MtlPchSerialIoUart0
_UID
MtlPchSerialIoUart0
_HID
UHID^^.PC02UM00
UHID	
!_CRS
UARH^^.PC02UC00^^.PC02UI00
UARH
UACF
UACF
BAR0@
BUF0
IBUF
BUF0
ADR0
IBUF
IRQNp{BAR0
`p`ADR0piIRQN
BUF0IBUFa
_STA
^^.PC02UM00
UPS3
REGS
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK pLCR_a}LCR_
LCR_pDLL_
REGS
pDLH_
REGS
paLCR_pFCR_
REGS
REGS
pMCR_
REGS
pPCLK
REGS
REGS
REGS
URSA{BAR0
REGSp
PPRR}PPRR
PPRRp
PMEC}PMEC
PMEC
UPS0
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK p
PMEC}PMEC
PMECp
PPRRpURRS{BAR0
}LCR_
LCR_p
DLL_p
DLH_p
LCR_p
FCR_p
MCR_}
bpbPCLK}
bpbPCLK
*UPSC	[
UACF
UACF
PMEC
{PMEC
^.PC02UM00
_PSC
UPSC^^.PC02UC00
 _PS3
UPS3^^.PC02UP00^^.PC02UC00
 _PS0
UPS0^^.PC02UP00^^.PC02UC00
_SB_PC02UM01
._SB_PC02[
UA01
,_DSM
PCICh
PCIDhijk
UDSMh
UDMAjUD01
_ADR
_PS3
SOD3UC01
_PS0
AG_SB_
.PC02UM01
.PC02UM01
MDPUA1
_DDN
MtlPchSerialIoUart1
_UID
MtlPchSerialIoUart1
_HID
UHID^^.PC02UM01
UHID	
!_CRS
UARH^^.PC02UC01^^.PC02UI01
UARH
UACF
UACF
BAR0@
BUF0
IBUF
BUF0
ADR0
IBUF
IRQNp{BAR0
`p`ADR0piIRQN
BUF0IBUFa
_STA
^^.PC02UM01
UPS3
REGS
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK pLCR_a}LCR_
LCR_pDLL_
REGS
pDLH_
REGS
paLCR_pFCR_
REGS
REGS
pMCR_
REGS
pPCLK
REGS
REGS
REGS
URSA{BAR0
REGSp
PPRR}PPRR
PPRRp
PMEC}PMEC
PMEC
UPS0
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK p
PMEC}PMEC
PMECp
PPRRpURRS{BAR0
}LCR_
LCR_p
DLL_p
DLH_p
LCR_p
FCR_p
MCR_}
bpbPCLK}
bpbPCLK
*UPSC	[
UACF
UACF
PMEC
{PMEC
^.PC02UM01
_PSC
UPSC^^.PC02UC01
 _PS3
UPS3^^.PC02UP01^^.PC02UC01
 _PS0
UPS0^^.PC02UP01^^.PC02UC01
_SB_PC02UM02
._SB_PC02[
UA02
,_DSM
PCICh
PCIDhijk
UDSMh
UDMAjUD02
_ADR
_PS3
SOD3UC02
_PS0
AG_SB_
.PC02UM02
.PC02UM02
MDPUA2
_DDN
MtlPchSerialIoUart2
_UID
MtlPchSerialIoUart2
_HID
UHID^^.PC02UM02
UHID	
!_CRS
UARH^^.PC02UC02^^.PC02UI02
UARH
UACF
UACF
BAR0@
BUF0
IBUF
BUF0
ADR0
IBUF
IRQNp{BAR0
`p`ADR0piIRQN
BUF0IBUFa
_STA
^^.PC02UM02
UPS3
REGS
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK pLCR_a}LCR_
LCR_pDLL_
REGS
pDLH_
REGS
paLCR_pFCR_
REGS
REGS
pMCR_
REGS
pPCLK
REGS
REGS
REGS
URSA{BAR0
REGSp
PPRR}PPRR
PPRRp
PMEC}PMEC
PMEC
UPS0
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK p
PMEC}PMEC
PMECp
PPRRpURRS{BAR0
}LCR_
LCR_p
DLL_p
DLH_p
LCR_p
FCR_p
MCR_}
bpbPCLK}
bpbPCLK
*UPSC	[
UACF
UACF
PMEC
{PMEC
^.PC02UM02
_PSC
UPSC^^.PC02UC02
 _PS3
UPS3^^.PC02UP02^^.PC02UC02
 _PS0
UPS0^^.PC02UP02^^.PC02UC02
_SB_PC02UM03
._SB_PC02[
UA03
,_DSM
PCICh
PCIDhijk
UDSMh
UDMAjUD03
_ADR
_PS3
SOD3UC03
_PS0
AG_SB_
.PC02UM03
.PC02UM03
MDPUA3
_DDN
MtlPchSerialIoUart3
_UID
MtlPchSerialIoUart3
_HID
UHID^^.PC02UM03
UHID	
!_CRS
UARH^^.PC02UC03^^.PC02UI03
UARH
UACF
UACF
BAR0@
BUF0
IBUF
BUF0
ADR0
IBUF
IRQNp{BAR0
`p`ADR0piIRQN
BUF0IBUFa
_STA
^^.PC02UM03
UPS3
REGS
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK pLCR_a}LCR_
LCR_pDLL_
REGS
pDLH_
REGS
paLCR_pFCR_
REGS
REGS
pMCR_
REGS
pPCLK
REGS
REGS
REGS
URSA{BAR0
REGSp
PPRR}PPRR
PPRRp
PMEC}PMEC
PMEC
UPS0
UACF
UACF
BAR0@
UACF
@BPMEC
UAB0
{BAR0
'UAB0
DLL_
DLH_
FCR_
LCR_
MCR_
@>PPRR
UAB0
@@PCLK p
PMEC}PMEC
PMECp
PPRRpURRS{BAR0
}LCR_
LCR_p
DLL_p
DLH_p
LCR_p
FCR_p
MCR_}
bpbPCLK}
bpbPCLK
*UPSC	[
UACF
UACF
PMEC
{PMEC
^.PC02UM03
_PSC
UPSC^^.PC02UC03
 _PS3
UPS3^^.PC02UP03^^.PC02UC03
 _PS0
UPS0^^.PC02UP03^^.PC02UC03
O5._SB_PC02
CRFP
CWFC
@4CNVW
_ADR
PU2C
p^PU2CPU2C
BASE
p^^^.PC00PC2M_ADRPBSB`
_PS0
ADBG
CNVW Ctrlr D0
_PS3
ADBG
CNVW Ctrlr D3
_PRW
GPRW
ADEL
ARLM
2ADEL
ADEL
RSTT
PRRS
CWAR
BASE
CWAR
VDID 
WFLR
WIFR
	_S0W
_DSW
M WRST
_STA
_ON_
_OFF
_RST
p[#CNMT
CFLRp
PRRS
RSTT
RSTT
ADBG
WiFi Product Reset
ADBGs
PID of CNVi = 
PCNV
p^^^.SBPCPCRRPCNV
DeADBGs
Register PLDB Value = 
{^^^.SBPCPCRRPCNV
ADBG
ABORT_REQUEST = 0, previous PLDR completed
GBTR
BTRK
b^^^.SBPCPCROPCNV
ADBGs
WiFi PLDR Timeout wait(ms) = 
ADEL
["ADELp^^^.SBPCPCRRPCNV
DaADBGs
CNVI_PLDR_ABORT = 
ADBG
WiFi Product Reset Completed
PRRS
BTRK
PRRSBTRK
PRRSADBGs
WiFi PRRS = 
PRRS
['CNMT
_PRR
WRST
8CFLR
ADBGs
WiFi Core Reset, WFLR = 
WFLR
WFLR
WIFR
._SB_PC02
TINT	
TINR
\_SB.PGPI
TINR
INT1p^^.PGPIGNUMhINT1
TINR[
IrTHC0
_ADR
RSTL
THCR
THCR
VDID 
VDID
ICRS
ICRS
DADR
ICRS
DSPD
ICRS
DADM
ISUB
ISUB
SMHX
ISUB
SMLX
ISUB
SMTD
ISUB
SMRD
ISUB
 FMHX
ISUB
(FMLX
ISUB
0FMTD
ISUB
8FMRD
ISUB
@FMSL
ISUB
HFPHX
ISUB
PFPLX
ISUB
XFPTD
ISUB
`FPRD
ISUB
hHMHX
ISUB
pHMLX
ISUB
xHMTD
ISUB
HMRD
ISUB
HMSLp
DADRp
DSPDp
DADMp
SMHXp
SMLXp
SMTDp
SMRDp
FMHXp
FMLXp
FMTDp
FMRDp
FMSLp
FPHXp
FPLXp
FPTDp
FPRDp
HMHXp
HMLXp
HMTDp
HMRDp
HMSL
MC_DSM
_T_5
_T_4
_T_3
_T_2
_T_1
_T_0
PCICh
PCIDhijk
TMD0
_T_0
_T_0
_T_1
_T_1
_T_0
ADBG
THC THC_INPUT_REPORT_HEADER_ADDRESS
T040
_T_0
ADBG
THC THC_INPUT_REPORT_BODY_ADDRESS
T050
_T_0
ADBG
THC THC_OUTPUT_REPORT_ADDRESS
T060
_T_0
ADBG
THC THC_READ_OPCODE
BUF4
T070
BUF4
BUF4
_T_0
ADBG
THC THC_WRITE_OPCODE
BUF5
T080
BUF5
BUF5
_T_0
ADBG
THC THC_FLAGS
T090
_T_2
_T_2
_T_2
ADBG
THC THC_CONNECTION_SPEED
T030
_T_2
ADBG
THC THC_LIMIT_PACKET_SIZE
T0C0
_T_2
ADBG
THC THC_PERFORMANCE_LIMITATION
T0D0
_T_3
_T_3
_T_3
ADBG
THC THC_ACTIVE_LTR
T0A0
_T_3
ADBG
THC THC_IDLE_LTR
T0B0
_T_4
_T_4
_T_4
ADBG
THC THC_DISPLAY_FRAME_SYNC_PERIOD
T0E0
<gBUE
_T_5
_T_5
_T_5
ADBG
THC THC_HIDI2C_DEVICE_ADDRESS
TIN0
_S0W
_CRS
TINTTIN0
TMD0
_INI
ADBG
THC _INI
^^^.PGPISHPOT010
^^^.PGPISPMVT010
^^^.PGPISPC0T010}
{T020
^CINI
CINIT010T0F0
_RST
ADBG
THC _RST
RSTL
RSTL^^^.PGPISGOVT010{T020
["T0F0^^^.PGPISGOVT010{
{T020
RSTL
_DSD
ICRS
kISUB[
IrTHC1
_ADR
RSTL
THCR
THCR
VDID 
VDID
ICRS
ICRS
DADR
ICRS
DSPD
ICRS
DADM
ISUB
ISUB
SMHX
ISUB
SMLX
ISUB
SMTD
ISUB
SMRD
ISUB
 FMHX
ISUB
(FMLX
ISUB
0FMTD
ISUB
8FMRD
ISUB
@FMSL
ISUB
HFPHX
ISUB
PFPLX
ISUB
XFPTD
ISUB
`FPRD
ISUB
hHMHX
ISUB
pHMLX
ISUB
xHMTD
ISUB
HMRD
ISUB
HMSLp
DADRp
DSPDp
DADMp
SMHXp
SMLXp
SMTDp
SMRDp
FMHXp
FMLXp
FMTDp
FMRDp
FMSLp
FPHXp
FPLXp
FPTDp
FPRDp
HMHXp
HMLXp
HMTDp
HMRDp
HMSL
MC_DSM
_T_5
_T_4
_T_3
_T_2
_T_1
_T_0
PCICh
PCIDhijk
TMD1
_T_0
_T_0
_T_1
_T_1
_T_0
ADBG
THC THC_INPUT_REPORT_HEADER_ADDRESS
T041
_T_0
ADBG
THC THC_INPUT_REPORT_BODY_ADDRESS
T051
_T_0
ADBG
THC THC_OUTPUT_REPORT_ADDRESS
T061
_T_0
ADBG
THC THC_READ_OPCODE
BUF4
T071
BUF4
BUF4
_T_0
ADBG
THC THC_WRITE_OPCODE
BUF5
T081
BUF5
BUF5
_T_0
ADBG
THC THC_FLAGS
T091
_T_2
_T_2
_T_2
ADBG
THC THC_CONNECTION_SPEED
T031
_T_2
ADBG
THC THC_LIMIT_PACKET_SIZE
T0C1
_T_2
ADBG
THC THC_PERFORMANCE_LIMITATION
T0D1
_T_3
_T_3
_T_3
ADBG
THC THC_ACTIVE_LTR
T0A1
_T_3
ADBG
THC THC_IDLE_LTR
T0B1
_T_4
_T_4
_T_4
ADBG
THC THC_DISPLAY_FRAME_SYNC_PERIOD
T0E1
<gBUE
_T_5
_T_5
_T_5
ADBG
THC THC_HIDI2C_DEVICE_ADDRESS
TIN1
_S0W
_CRS
TINTTIN1
TMD1
_INI
ADBG
THC _INI
^^^.PGPISHPOT011
^^^.PGPISPMVT011
^^^.PGPISPC0T011}
{T021
^CINI
CINIT011T0F1
_RST
ADBG
THC _RST
RSTL
RSTL^^^.PGPISGOVT011{T021
["T0F1^^^.PGPISGOVT011{
{T021
RSTL
_DSD
ICRS
kISUB
_SB_[
PGPI
#_HID
GPHD
PNP0C02
INTC1084
SBRG
p^.PC02SBRGSBRG
GEI0
p^.PC02GEI0GEI0
GEI1
p^.PC02GEI1GEI1
GEI2
p^.PC02GEI2GEI2
GED0
p^.PC02GED0GED0
GED1
p^.PC02GED1GED1
GED2
p^.PC02GED2GED2
O!_CRS
RBFS
RBFS
INTHpSGIRINTH
RBFS
CMN0
RBFS
CMX0prSBRG
CMN0prCMN0
CMX0
RBFS
ECMN1
RBFS
MCMX1prSBRG
CMN1prCMN1
CMX1
RBFS
sCMN3
RBFS
{CMX3prSBRG
CMN3prCMN3
CMX3
RBFS
CMN4
RBFS
CMX4prSBRG
CMN4prCMN4
CMX4
RBFS
CMN5
RBFS
CMX5prSBRG
CMN5prCMN5
CMX5
RBFS
_STA
GPHD
GPCS
GDSC
GPCS
	GMXG
GCMP
pGDSC`
GINF
pGDSC`
GCOM	{zh
GGRP	{zh
GNMB	
/GADR
pGGRPhbpGCOMhcprGCMPcSBRG
`pGINFcbia
'GNUM
pGNMBh`pGGRPhapGCOMhb
rGINFba
GGGP
pGGRPh`pGCOMha
GINFa`
INUM
{GPC1h
L	GGPE
pGGGPh`pGNMBhapza
GEI0`
GED0b
GEI1`
GED1b
GEI2`
GED2b
GEI0`
GED0bp
GEI1`
GED1bp
GEI2`
GED2bp
rwtcb
5GPC0	prGADRh
wGNMBh
PDW0
PDW0
TEMP 
TEMP
6SPC0
prGADRh
wGNMBh
PDW0
PDW0
TEMP piTEMP
9GPC1	prrGADRh
wGNMBh
PDW1
PDW1
TEMP 
TEMP
:SPC1
prrGADRh
wGNMBh
PDW1
PDW1
TEMP piTEMP
:SRXO
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
9GGIV	prGADRh
wGNMBh
PDW0
PDW0
TEMP
TEMP
7GGOV	prGADRh
wGNMBh
PDW0
PDW0
TEMP
TEMP
8SGOV
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
9GGII	prGADRh
wGNMBh
PDW0
PDW0
TEMP
TEMP
:SGII
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
9GPMV	prGADRh
wGNMBh
PDW0
PDW0
TEMP
TEMP
:SPMV
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
GHPO	pGNMBharGADRh
PREG
PREG
TEMP 
{zTEMPd
SHPO
pGNMBhaADBG
Pad number
ADBG
rGADRh
cADBG
HOST owner offset
ADBG
dADBG
Pad position
ADBG
PREG
PREG
TEMP ADBG
HOST own before
ADBG
TEMP
i}TEMPy
TEMP
{TEMP
TEMPADBG
HOST own after
ADBG
TEMP
GGPO	pGNMBhaprGADRh
PREG
PREG
TEMP 
{zTEMPw{a
:SGRA
prGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
>SGWP
prrGADRh
wGNMBh
PDW0
PDW0
TEMP
piTEMP
CGPI	pGNMBhaADBG
Pad number
ADBG
dADBG
Group DW
ADBG
pGADRh
cADBG
Reg offset
ADBG
ADBG
Clearing GPI
GPPX
rcwd
GPPX
STSX y
bADBG
STSX before
ADBG
STSX
pbSTSXADBG
STSX after
ADBG
STSX
CAGS	pGGGPh`pGNMBhapza
GEI0`
GED0d
GEI1`
GED1d
GEI2`
GED2d
pGADRh
GPPX
rcwd
GPPX
STSX y
bpbSTSX
IGPI	pGNMBhapza
{GADRh
rGADRh
GPPX
GPPX
STSX 
GENX 
{z{STSXGENX
ISME	pGGGPh`pGNMBhapza
GEI0`
GED0d
GEI1`
GED1d
GEI2`
GED2d
{GADRh
rGADRh
GPPX
GPPX
STSX 
GENX 
{z{STSXGENX
:GRXE
prGADRh
wGNMBh
PDW0
PDW0
RCFG
piRCFG
8GLOC
pGNMBhapGADRh
PREG
PREG
TEMP 
{zTEMPa
8GLOT
pGNMBhapGADRh
PREG
PREG
TEMP 
{zTEMPa
_SB_[
PCLK
_HID
_UID
PCHCLK
PID_
CLKD
a^^/
PC02SBPCPCRAPID_
a^^/
PC02SBPCPCRAPID_
CLKE
a^^/
PC02SBPCPCROPID_
a^^/
PC02SBPCPCROPID_
SPCO
ADBG
Calling SPCO method to configure PCH PCIe ClkReq Override
CLKEh
CLKDh
._SB_PC00[
RP01
PBNU
_ADR
RPA1
RPA1
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR1LTENpPML1LMSLpPNL1LNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP01 (0/28/0) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP01
VDID
\STD3
_SB_PC00RP01PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP02
PBNU
_ADR
RPA2
RPA2
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR2LTENpPML2LMSLpPNL2LNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP02 (0/28/1) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP02
VDID
\STD3
_SB_PC00RP02PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR05
PD05[
RP03
PBNU
_ADR
RPA3
RPA3
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR3LTENpPML3LMSLpPNL3LNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP03 (0/28/2) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP03
VDID
\STD3
_SB_PC00RP03PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR06
PD06[
RP04
PBNU
_ADR
RPA4
RPA4
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR4LTENpPML4LMSLpPNL4LNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP04 (0/28/3) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP04
VDID
\STD3
_SB_PC00RP04PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR07
PD07[
RP05
PBNU
_ADR
RPA5
RPA5
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR5LTENpPML5LMSLpPNL5LNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP05 (0/28/4) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP05
VDID
\STD3
_SB_PC00RP05PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP06
PBNU
_ADR
RPA6
RPA6
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR6LTENpPML6LMSLpPNL6LNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP06 (0/28/5) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP06
VDID
\STD3
_SB_PC00RP06PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR05
PD05[
RP07
PBNU
_ADR
RPA7
RPA7
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR7LTENpPML7LMSLpPNL7LNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP07 (0/28/6) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP07
VDID
\STD3
_SB_PC00RP07PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR06
PD06[
RP08
PBNU
_ADR
RPA8
RPA8
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR8LTENpPML8LMSLpPNL8LNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP08 (0/28/7) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP08
VDID
\STD3
_SB_PC00RP08PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR07
PD07[
RP09
PBNU
_ADR
RPA9
RPA9
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTR9LTENpPML9LMSLpPNL9LNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP09 (0/6/0) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP09
VDID
\STD3
_SB_PC00RP09PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP10
PBNU
_ADR
RPAA
RPAA
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRALTENpPMLALMSLpPNLALNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP10 (0/6/1) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP10
VDID
\STD3
_SB_PC00RP10PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP11
PBNU
_ADR
RPAB
RPAB
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRBLTENpPMLBLMSLpPNLBLNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP11 (0/6/2) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP11
VDID
\STD3
_SB_PC00RP11PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04[
RP12
PBNU
_ADR
RPAC
RPAC
SLOT
PRTP
LTEN
LMSL
LNSL
_INI
pLTRCLTENpPMLCLMSLpPNLCLNSL
VMSP
VMDE
VMDE
{VMSP
ADBG
RP12 (0/1/0) is mapped under VMD
PRMV
PRES
PINI
PINI
_SB_PC00RP12
VDID
\STD3
_SB_PC00RP12PRMV
PRMV
ADBGs
VMD Storage Runtime D3 status:
RD3C
pSTD3RD3C
^.PXSXPNVM^.PXSXPAHCADBGs
Storage Runtime D3 status:
RD3C
pSTD3RD3C[
PXCS
PC2M_ADRPBNU
J	PXCS
VDID 
@&L0SE
LDIS
LASX
2ABPX
PDCX
PDSX
PSPX
LNRE
D3HT
HPEX
PMEX
 SCB0
NCB7
L23E
L23R
LTSM
@lLSOE
LNSE
PXCS@
HPSX
PMSX
L23D
ADBGs
PCIe RP LTSSM at L23D Start  -
LTSM
SCB0
ADBGs
PON SCB 
SLOT
L23Rp
-L23R
ADBGs
PCIE L23R TO 
SLOT
SCB0p
LASX
ADBGs
PCIE LASX TO 
SLOT
u`ADBGs
PCIe RP LTSSM at L23D End -
LTSM
DL23
ADBGs
PCIe RP LTSSM at DL23 Start -
LTSM
LASX
LNRE
LSOE
LNSE
LNRE["
LNREADBG
Toggle LNRE
L23E["
+L23E
ADBGs
POF L23E TO
SLOT
u`ADBGs
POF RP 
SLOT
SCB0ADBGs
PCIe RP LTSSM at DL23 End -
LTSM
LTRV
PRMV
RD3C
DUID
pSLOTDUID
>DMAS
DMAK
tSLOT
`aADBGs
Shift 
PRES
VDID
I _DSM
_T_0
S5zM
_T_0
_T_0
OPTS
OPTS
FUN0
OPTS
FUN6
OPTS
FUN8
OPTS
	FUN9
OPTS
FUNA
OPTS
FUNB
FUN0
LTEN
FUN6
ECR1
ECR1
FUN8p
FUN9
PPBA
FUNA
UPRD
FUNBADBGs
_DSM PCIe RP OPTS -
OPTS
OPTS
_T_0
p{zLMSL
LTRV
p{LMSL
LTRV
p{zLNSL
LTRV
p{LNSL
LTRV
LTRV
_T_0
ECR1
ECR1
_T_0
ECR1
ECR1
_T_0
PPBA
PPBAk
_T_0
UPRD
UPRDk
PXSX
_ADR
PCCX
PCCX
DVID 
(PIXX
SCCX
BCCX
2PAHC
BCCX
SCCX
PIXX
ADBG
PSSD AHCI
3PNVM
BCCX
SCCX
PIXX
ADBG
PSSD NVMe
PRES
DVID
ISGX
BCCX
\STD3
STD3
_DSD
PAHCPNVMADBG
NVMe D3 Support Enable for Child Device
StorageD3Enable
StorageD3Enable
_PRW
ADBGs
_PRW PCIe RP
SLOT
GP1E
GP1E
GPRW
GPRW
_PS0
ADBGs
_PS0 PCIe RP
SLOT
PPS0
ADBG
Calling Platform PCIE RP PS0 Hook
PPS0ADBG
Returned from Platform PCIE RP PS0 Hook
_PS3
ADBGs
_PS3 PCIe RP
SLOT
PPS3
ADBG
Calling Platform PCIE RP PS3 Hook
PPS3ADBG
Returned from Platform PCIE RP PS3 Hook
L8_DSD
ADBGs
_DSD PCIe RP
SLOT
ADSD
ADBGs
Alternate _DSD PCIe RP
SLOT
ADSD
DMAS
DMAP
ADBGs
_DSD PCIe RP need to Support DMAr
SLOT
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
FundamentalDeviceResetTriggeredOnD3ToD0
ppU1)(e
DmaProperty
DUID
PINI
FundamentalDeviceResetTriggeredOnD3ToD0
FundamentalDeviceResetTriggeredOnD3ToD0
-HPME
VDID
PMSX
PXSX
PMSXp
PSPX
_PRT
PICM
PICM
AR04
PD04
PXSX
DGBA
PEGB
_ADR
PEGE
_ADR
G:_DSM
_T_1
_T_0
_T_0
_T_0
DG Supported Functions Bitmap 
[1ADBG
DG _DSM Fun0
EDMX
ADBG
Display Mux Supported
`ADBGs
IGFX DSM Function Support = 
_T_0
DGDB
DGDB
DGDF
DGDB
DGSFp
`ADBG
DG eDP _DSM (21)
ADBG
Get Current Disp Mux Status
GGOVEDMXp
ADBG
Set Disp Mux Status
ADBG
Set Disp Mux to iGfx
SGOVEDMX
'ADBG
Set Disp Mux to dGfx
SGOVEDMX
`pyGGOVEDMX
DGDFp`DGSFADBGs
ExitResult :: 
DGSF
ADBGs
Current Mux :: 
DGDF
DGDB
_T_0
_T_1
_T_1
_SB_PC00LPCBH_ECLSTE
^^^^^/
LPCBH_ECECWT
q^^^^^/
LPCBH_ECLSTEp
LIDSp
CLIDADBG
Notify LID0
^^^^^/
LPCBH_ECLID0
ADBG
OS Notified
ADBG
Lid close failed
_T_1
_SB_PC00LPCBH_ECLSTE
^^^^^/
LPCBH_ECECWT
q^^^^^/
LPCBH_ECLSTEp
LIDSp
CLIDADBG
Notify LID0
^^^^^/
LPCBH_ECLID0
ADBG
OS Notified
ADBG
Lid open failed
_DOS
DGDS
_DOD
DNID
DIDL
pDGDLDIDLDGD1
DDL2
pDGDLDDL2DGD2
DDL3
pDGDLDDL3DGD3
DDL4
pDGDLDDL4DGD4
DDL5
pDGDLDDL5DGD5
DDL6
pDGDLDDL6DGD6
DDL7
pDGDLDDL7DGD7
DDL8
pDGDLDDL8DGD8
DDL9
pDGDLDDL9DGD9
DD10
pDGDLDD10DGDA
DD11
pDGDLDD11DGDB
DD12
pDGDLDD12DGDC
DD13
pDGDLDD13DGDD
DD14
pDGDLDD14DGDE
DD15
pDGDLDD15DGDF
DNID
TMP1
DGD1
TMP1
TMP1
DNID
TMP2
DGD1
TMP2
DGD2
TMP2
TMP2
DNID
TMP3
DGD1
TMP3
DGD2
TMP3
DGD3
TMP3
TMP3
DNID
TMP4
DGD1
TMP4
DGD2
TMP4
DGD3
TMP4
DGD4
TMP4
TMP4
DNID
TMP5
DGD1
TMP5
DGD2
TMP5
DGD3
TMP5
DGD4
TMP5
DGD5
TMP5
TMP5
DNID
TMP6
DGD1
TMP6
DGD2
TMP6
DGD3
TMP6
DGD4
TMP6
DGD5
TMP6
DGD6
TMP6
TMP6
DNID
TMP7
DGD1
TMP7
DGD2
TMP7
DGD3
TMP7
DGD4
TMP7
DGD5
TMP7
DGD6
TMP7
DGD7
TMP7
TMP7
DNID
TMP8
DGD1
TMP8
DGD2
TMP8
DGD3
TMP8
DGD4
TMP8
DGD5
TMP8
DGD6
TMP8
DGD7
TMP8
DGD8
TMP8
TMP8
DNID
TMP9
DGD1
TMP9
DGD2
TMP9
DGD3
TMP9
DGD4
TMP9
DGD5
TMP9
DGD6
TMP9
DGD7
TMP9
DGD8
TMP9
DGD9
TMP9
TMP9
DNID
TMPA
DGD1
TMPA
DGD2
TMPA
DGD3
TMPA
DGD4
TMPA
DGD5
TMPA
DGD6
TMPA
DGD7
TMPA
DGD8
TMPA
DGD9
TMPA
DGDA
TMPA
TMPA
DNID
TMPB
DGD1
TMPB
DGD2
TMPB
DGD3
TMPB
DGD4
TMPB
DGD5
TMPB
DGD6
TMPB
DGD7
TMPB
DGD8
TMPB
DGD9
TMPB
DGDA
TMPB
DGDB
TMPB
TMPB
DNID
TMPC
DGD1
TMPC
DGD2
TMPC
DGD3
TMPC
DGD4
TMPC
DGD5
TMPC
DGD6
TMPC
DGD7
TMPC
DGD8
TMPC
DGD9
TMPC
DGDA
TMPC
DGDB
TMPC
DGDC
TMPC
TMPC
DNID
TMPD
DGD1
TMPD
DGD2
TMPD
DGD3
TMPD
DGD4
TMPD
DGD5
TMPD
DGD6
TMPD
DGD7
TMPD
DGD8
TMPD
DGD9
TMPD
DGDA
TMPD
DGDB
TMPD
DGDC
TMPD
DGDD
TMPD
TMPD
DNID
TMPE
DGD1
TMPE
DGD2
TMPE
DGD3
TMPE
DGD4
TMPE
DGD5
TMPE
DGD6
TMPE
DGD7
TMPE
DGD8
TMPE
DGD9
TMPE
DGDA
TMPE
DGDB
TMPE
DGDC
TMPE
DGDD
TMPE
DGDE
TMPE
TMPE
DNID
TMPF
DGD1
TMPF
DGD2
TMPF
DGD3
TMPF
DGD4
TMPF
DGD5
TMPF
DGD6
TMPF
DGD7
TMPF
DGD8
TMPF
DGD9
TMPF
DGDA
TMPF
DGDB
TMPF
DGDC
TMPF
DGDD
TMPF
DGDE
TMPF
DGDF
TMPF
TMPF
DNID
TMPG
DGD1
TMPG
DGD2
TMPG
DGD3
TMPG
DGD4
TMPG
DGD5
TMPG
DGD6
TMPG
DGD7
TMPG
DGD8
TMPG
DGD9
TMPG
DGDA
TMPG
DGDB
TMPG
DGDC
TMPG
DGDD
TMPG
DGDE
TMPG
DGDF
TMPG
TMPG
I7DEDP
@%_ADR
DGD1
pDGD1DGDX
DGDX
DGD2
pDGD2DGDX
DGDX
DGD3
pDGD3DGDX
DGDX
DGD4
pDGD4DGDX
DGDX
DGD5
pDGD5DGDX
DGDX
DGD6
pDGD6DGDX
DGDX
DGD7
pDGD7DGDX
DGDX
DGD8
pDGD8DGDX
DGDX
DGD9
pDGD9DGDX
DGDX
DGDA
pDGDADGDX
DGDX
DGDB
pDGDBDGDX
DGDX
DGDC
pDGDCDGDX
DGDX
DGDD
pDGDDDGDX
DGDX
DGDE
pDGDEDGDX
DGDX
DGDF
pDGDFDGDX
DGDX
 ADBG
DG: eDP is not present
_BCL
<_BCM
dpxwh
BCLP}BCLP
BCLPp
ASLCphDBRL
_BQC
DBRL
DGDL
uDNIDp{h
DIDL`
DDL2`
DDL3`
DDL4`
DDL5`
DDL6`
DDL7`
DDL8`
DDL9`
DD10`
DD11`
DD12`
DD13`
DD14`
DD15`
_SB_PC00LPCB[
HPET
_HID
_UID
BUF0
_STA
HPTE
%_CRS
HPTE
BUF0
HPT0pHPTBHPT0
BUF0[
IPIC
_HID
_CRS
>MATH
_HID
_CRS
_STA
PCHSPCHH
LDRC
_HID
_UID
_CRS
%RTC_
_HID
_CRS
-TIMR
_HID
_CRS
CWDT
_HID
{CPID
{CPID
INTC109F
{CPID
{CPID
INTC109F
INTC109D
_CID
	_STA
_CRS
RBUF
RBUF
OMIN
RBUF
OMAXrPMBS
TOMINrPMBS
TOMAX
RBUF
.ACCF	
_SB_PC00LPCBH_EC
h^.H_ECUPCF
8NBIX
_SB_PC00LPCBH_EC
^.H_ECBAT0
^.H_ECBAT1
8NBST
_SB_PC00LPCBH_EC
^.H_ECBAT0
^.H_ECBAT1
SWUB
_SB_PC00LPCBH_EC
^.H_ECUPBT
^.H_ECUPBT
^.H_ECUPBT
^.H_ECUPBT
^.H_ECONTMp^.H_ECERLDLIDS
LIDS
^^.GFX0CLID
LIDS
^^.GFX0CLID
^.H_ECLID0
p^.H_ECERB1`pz{`
^.H_ECBNUMADBGs
BNUM resume from Sx: 
^.H_ECBNUM
^.H_ECBNUM
^.H_ECERVPPWRSp^.H_ECERVPPWRSSPNTBPNT
^.H_ECERAPPWRSp^.H_ECERAPPWRSSPNTBPNT
^^^.PWRBPBST
PBSS
PWRB
PBSS
PGWD
_SB_PC00LPCBH_EC
^.H_ECUTEC
h^.H_ECUTEC
i^.H_ECUTEC
j^.H_ECUTEC
(PGCL
_SB_PC00LPCBH_EC
^.H_ECPGER
:MXTP
_SB_PC00LPCBH_EC
p^.H_ECERMT`r
UPFS
_SB_PC00LPCBH_EC
^.H_ECUPFS
AC0F
^.H_ECUPFS
AC1F
^.H_ECUPFS
TSDD
_SB_PC00LPCBH_EC
prw^.H_ECERPH
`p^.H_ECERSPap^.H_ECERPMbp^.H_ECERPDcp^.H_ECERPHd
prwb
prwc
prwd
prwb
prwc
prwd
_TZ_TZ00_TMP
_TZ_TZ00_TMP
PSDD	
_SB_PC00LPCBH_EC
p^.H_ECERBP`p
p^.H_ECERBA`
```wr
OSDD
_SB_PC00LPCBH_EC
p^.H_ECERPN
p^.H_ECERCF
^.H_ECERSP
p^.H_ECERPN
p^.H_ECERCF
.RPMD
_SB_PC00LPCBH_EC
^.H_ECERPC
)WPMD	
_SB_PC00LPCBH_EC
^.H_ECWPEDh
(ISPC
_SB_PC00LPCBH_EC
^.H_ECSPET
(ENPC
_SB_PC00LPCBH_EC
^.H_ECEPET
+RPCS
_SB_PC00LPCBH_EC
^.H_ECERPS
RPEC
_SB_PC00LPCBH_EC
p^.H_ECERPEa}`
`}`y
`}`y
`}`y
/UPDK	
_SB_PC00LPCBH_ECUPBT
^.H_ECUPBT
-NTIR	
_SB_PC00LPCBH_ECECNT
^.H_ECECNTh
WKEC
_SB_PC00LPCBH_EC
LIDS^.H_ECERLDp^.H_ECERLDLIDS
2IGDS
,^^.GFX0GLIDLIDS}
^^.GFX0CLID^^.GFX0CLID
DGBA
,^^.RP12DLIDLIDS}
^^.RP12CLID^^.RP12CLID
^.H_ECLID0
^.H_ECBNUM
PWRS^.H_ECERVPp^.H_ECERVPPWRSSPNTBPNT
PWRB
)NRTS	
RPSG
RPSG
^^^.PGPISGOVRPSGh
+XDAT
_SB_PC00LPCBH_EC
^.H_ECXDAT
MUTX
OSUM
WWMT
CNMT
PRT0
PRT0
P80B
P80T
>D8XH
p}{P80T
P80T
p}{P80T
P80TpP80TP80B
P8XH
MDBG
D8XHhi[
U3F8
U3F8
TXBF
DLM_
FCR_
LCR_
SDBG	
TXBU
DLBU
FCBU
LCBU
pTXBFTXBUpDLM_DLBUpFCR_FCBUpLCR_LCBUp
LCR_p
TXBFp
DLM_p
FCR_p
LCR_p
DLM_
TXBF[!
due[!
TXBF[!
TXBFpTXBUTXBFpDLBUDLM_pFCBUFCR_pLCBULCR_[
SPRT
SPRT
SSMP
_PIC
phGPICphPICM
D	_PTS
D8XH
hD8XH
ADBGs
_PTS=
_SB_TPM_PTS_
_SB_TPM_PTS_hEV1_h
SPTSh
PFLV
\ECON
ECON
ADBG
[TCSS] 3rd PD PS_ON Sx
PBCL
A(_WAK	D8XH
ADBG
_WAK
RPWM
DSTS
RPWM
RPWMSWAKhRPWM
_SB_PC00LPCBACCFACTT
){GBSX
_SB_PC00GFX0IUEH
PB1E
PB1E
){GBSX
_SB_PC00GFX0IUEH
PB1E
PB1E\/
_SB_PC00LPCBSWUBhGBSXPB1EIGDS
_SB_PC00TXHC
\._SB_TCWKh
\DTFS
DTFS
[#OSUM
\._GPEDTIN
\._GPEDTIN['OSUM
\DTFS
DTFS
_SB_PC00RP01NFRP
_SB_PC00RP01NFRP
_SB_PC00RP05NFRP
_SB_PC00RP05NFRP
_SB_PC00RP09NFRP
_SB_PC00RP09NFRP
_SB_PC00RP10NFRP
_SB_PC00RP10NFRP
_SB_PC00RP11NFRP
_SB_PC00RP11NFRP
_SB_PC00RP12NFRP
_SB_PC00RP12NFRPEV2_h
ECG4GENS
	GENS
RTCS
EV3_
BPNT
GETB
j`aTBF3
TBF3
BPNT
ADBG
BPNT, Board Power Notification
_SB_PC00LPCBNBIX\/
_SB_PC00LPCBNBST
\._SB_DPTF
\._SB_DPTF
\._SB_IETM
\._SB_IETM
ECON
\._SB_CHGE
_SB_IETMCHRG
_SB_IETMCHRG
CPWR
_SB_PC00GMHB
!CPWR
PWRU
L3PPL1
PL1E
CLP1
CLMP
PLEN
PLSV
CSEM
SPL1
PPUU
CSEM
CSEMpPPL1PLSVpPL1EPLENpCLP1CLMP
PWRU
PPUU
yvPWRU
PPUUwPLVLPPUU`x`
apaPPL1p
PL1Ep
CLP1
'RPL1
pPLSVPPL1pPLENPL1EpCLMPCLP1p
CSEM
UAMS
GLCK
GUAM	
_T_0
_T_0
_T_0
GLCK
GLCKP8XH
P8XH
ADBG
Exit Resiliency
)PSCP
_SB_PR00_PPC
\._SB_CPPCSPNT
	PLCSRPL1BPNT
_T_0
GLCK
GLCKP8XH
P8XH
ADBG
Enter Resiliency
4PSCP
_SB_PR00_PSS
_SB_PR00_PPC
SPNTBPNT
	PLCSSPL1
PWRSUAMSP_CS
P_CS
_SB_PC00PAUDPUAM
_SB_PC00PAUDPUAM
OSYS
_SB_PC00XHCIDUAM
_SB_PC00XHCIDUAM
G*._SB_PC00
PTMA
BGMA
PTMS
BGMS
PTIA
BGIA
G'_INI
\DTFS
DTFS
_SB_PC00RP01NFRP
^.RP01NFRP
_SB_PC00RP05NFRP
^.RP05NFRP
_SB_PC00RP09NFRP
^.RP09NFRP
_SB_PC00RP10NFRP
^.RP10NFRP
_SB_PC00RP11NFRP
^.RP11NFRP
_SB_PC00RP12NFRP
^.RP12NFRPp
OSYS
\_OSI
_OSI
Windows 2001
OSYS
_OSI
Windows 2001 SP1
OSYS
_OSI
Windows 2001 SP2
OSYS
_OSI
Windows 2001.1
OSYS
_OSI
Windows 2006
OSYS
_OSI
Windows 2009
OSYS
_OSI
Windows 2012
OSYS
_OSI
Windows 2013
OSYS
_OSI
Windows 2015
OSYS
\DTFS
DTFS
[#OSUM
\._GPEDTIN
\._GPEDTIN['OSUM
LIDS^.GFX0GLID
^.GFX0GLID
EV4_
ECG4GENS
	GENS
PICM
PRWP
GPRW
PRWP
pySS1_
`}`ySS2_
`}`ySS3_
`}`ySS4_
PRWP
PRWP
PRWP
Mu_SB_
OSU4
OSCM
U4SE
CSIO
CSIO
IO72
IO73
3WCMP	ADBGs
WCMP - Saved CM mode = 
IO72phIO73
M3DOCM
U4SE
ADBGs
DOCM: Switch host router to OS requested CM mode - 
OSU4
OSCMADBGs
DOCM: Enabled host router mask on platform = 
CMSK
_SB_PC00TDM0STCM
{CMSK
ADBG
DOCM: Apply CM mode to iTBT0 ...
PC00TDM0STCMOSU4U4CMa
ADBGs
DOCM: Apply CM mode to iTBT0 successfully, CM mode = 
paOSCMp
ADBGs
DOCM: Fail to apply CM mode to iTBT0, CM mode = 
OSU4
_SB_PC00TDM1STCM
{CMSK
ADBG
DOCM: Apply CM mode to iTBT1
PC00TDM1STCMOSU4U4CMa
ADBGs
DOCM: Apply CM mode to iTBT1 successfully, CM mode = 
paOSCMp
ADBGs
DOCM: Fail to apply CM mode to iTBT1, CM mode = 
OSU4
ADBG
DOCM: CM mode is not applied to any host router, native USB4 capability is not supported
{U4CM
 ADBGs
DOCM: Save the applied CM mode to platform settings, CM mode = 
OSCM
WCMPOSCM
A;U4FN
ADBGs
U4FN: _OSC STS = 
ADBGs
U4FN: _OSC CAP = 
U4SE
{U4CM
ADBG
U4FN: Platform only support SW CM
OSCM
_SB_PC00TDM0STCM
{CMSK
PC00TDM0STCM
U4CM
_SB_PC00TDM1STCM
{CMSK
PC00TDM1STCM
U4CM
OSCM
ADBG
U4FN: USB4 capability bit should be cleared since platform doesn't support
:ADBG
U4FN: OS and platform doesn't support native USB4
ADBG
U4FN: OS supports native USB4 capability
OSU4
<ADBG
U4FN: OS doesn't support native USB4 capability
OSU4
{U4CM
OSU4
ADBG
U4FN: Platform doesn't support SW CM, clear USB4 capability bit
2ADBG
U4FN: OS and platform only support FW CM
ADBG
U4FN: Platform-Wide _OSC query bit = 0
pDOCMa
OSU4
ADBG
U4FN: Platform-Wide _OSC query bit = 1
ADBGs
OSU4 = 
OSU4
ADBGs
OSCM = 
OSCM
OSU4
OSCM
ADBG
U4FN: Native USB4 capability bit should be cleared since FW CM is applied for OS
O3_SB_
OSCI
OSCO
OSCP
F2_OSC
STS0
CAP0
pCAP0OSCP
?{CAP0
OSCO
{HGDT
RTD3
{CAP0
CAP0}STS0
STS0
U4FNSTS0CAP0
ADBG
_OSC: Native USB4 capability bit is cleared
{CAP0
CAP0}STS0
STS0
{STS0
STS0}STS0
STS0
RZWZ
OSCM
CTRL
ADBGs
_OSC: USB4 Control _OSC query bit = 
{STS0
ADBGs
EPTU = 
EPTU
ADBGs
CTRL = 
CTRL
pCTRLa
{CTRL
ADBG
_OSC: Clear unsupported bits of USB control
{CTRL
CTRL
EPTU
{CTRL
CTRLADBGs
_OSC: Clear PCIe bit, CTRL= 
CTRL
aCTRL}STS0
STS0ADBG
_OSC: Set capabilities masked bit to indicate capabilities cleared by platform
{STS0
STS0}STS0
STS0
ADBG
_OSC: USB4 control UUID is unrecognised since SW CM mode is not applied for OS!
{STS0
STS0}STS0
STS0
{STS0
STS0}STS0
STS0
_SB_[
COEX
_HID
_STR
_STA
COEM
_SB_PC00ISHD
_SB_PC00ISHD
_DSM
ADBG
ISHD _DSM
PCICh
PCIDhijk
HIWC
9HIWCh
HIDW
HIDWhijk
ISAR
ISARhijk
DW_SB_[
PR00
_HID
ACPI0007
_UID
PR01
_HID
ACPI0007
_UID
PR02
_HID
ACPI0007
_UID
PR03
_HID
ACPI0007
_UID
PR04
_HID
ACPI0007
_UID
PR05
_HID
ACPI0007
_UID
PR06
_HID
ACPI0007
_UID
PR07
_HID
ACPI0007
_UID
PR08
_HID
ACPI0007
_UID
PR09
_HID
ACPI0007
_UID
PR10
_HID
ACPI0007
_UID
PR11
_HID
ACPI0007
_UID
PR12
_HID
ACPI0007
_UID
PR13
_HID
ACPI0007
_UID
PR14
_HID
ACPI0007
_UID
PR15
_HID
ACPI0007
_UID
PR16
_HID
ACPI0007
_UID
PR17
_HID
ACPI0007
_UID
PR18
_HID
ACPI0007
_UID
PR19
_HID
ACPI0007
_UID
PR20
_HID
ACPI0007
_UID
PR21
_HID
ACPI0007
_UID
PR22
_HID
ACPI0007
_UID
PR23
_HID
ACPI0007
_UID
PR24
_HID
ACPI0007
_UID
PR25
_HID
ACPI0007
_UID
PR26
_HID
ACPI0007
_UID
PR27
_HID
ACPI0007
_UID
PR28
_HID
ACPI0007
_UID
PR29
_HID
ACPI0007
_UID
PR30
_HID
ACPI0007
_UID
PR31
_HID
ACPI0007
_UID
PR32
_HID
ACPI0007
_UID
PR33
_HID
ACPI0007
_UID
PR34
_HID
ACPI0007
_UID
PR35
_HID
ACPI0007
_UID
PR36
_HID
ACPI0007
_UID
PR37
_HID
ACPI0007
_UID
PR38
_HID
ACPI0007
_UID
PR39
_HID
ACPI0007
_UID
PR40
_HID
ACPI0007
_UID
PR41
_HID
ACPI0007
_UID
PR42
_HID
ACPI0007
_UID
PR43
_HID
ACPI0007
_UID
PR44
_HID
ACPI0007
_UID
PR45
_HID
ACPI0007
_UID
PR46
_HID
ACPI0007
_UID
PR47
_HID
ACPI0007
_UID
_SB_[
PAGD
_HID
ACPI000C
0_STA
%_OSI
Processor Aggregator Device
_PUR
._SB_PC00[
PDRC
_HID
_UID
BUF0
_CRS
DPTR
BUF0
|ABR0pDPTRABR0
BUF0
ABLNtEPTRDPTRABLN
BUF0
MBR0pGMHBMBR0
BUF0
DBR0pGDMBDBR0
BUF0
EBR0pGEPBEBR0
BUF0
(XBR0pGPCBXBR0
BUF0
,XSZ0pGPCLXSZ0
HPTE
BUF0
pHBAS
BUF0
tHLENpHPTBHBASp
HLEN
BUF0
BRTN	
{DIDX
_SB_PC00GFX0DD1Fh
{DIDY
_SB_PC00GFX0DD2Fh
{DGDX
_SB_PC00RP12PXSXPEGBPEGEDEDPh
L(_GPE
_L73
ADBG
L73 Event
_L69
ADBG
L69 Event
SL69
2_L61
ADBG
L61 Event
rL01C
L01CP8XH
P8XH
L01CSL61
_L62
ADBG
L62 Event
GPEC
*_L50
ADBG
L50 Event
_SB_PC00LPCBWKEC
<_L6B
ADBG
_L6B Event
\._GPEAL6B
AL6B
\._GPEPL6B
PL6B
PRES
,_L6F
ADBG
L6F Event
\._GPEAL6F
AL6FSL6F
_L72
_SB_PC00AWAC
_SB_PC00AWACWAST
_SB_PC00AWAC
_L71
\._GPESL71
SL71
GP1E
GP1E
_LC7
ADBG
LC7 Event
SLC7
GP1E
GP1E
3_LA7
ADBG
LA7 Event
rL01C
L01CP8XH
P8XH
L01CSLA7
_LA0
ADBG
LA0 Event
SLA0
_LA1
ADBG
LA1 Event
SLA1
_LA2
ADBG
LA2 Event
SLA2
_LC0
ADBG
LC0 Event
SLC0
_LC1
ADBG
LC1 Event
SLC1
_LC2
ADBG
LC2 Event
SLC2[
_SB_PC00DOCK
_HID
ABCD0000
_CID
_UID
SADDLESTRING
S0ID
XEJ0
P8XH
XSTA
ADBG
Method _STA
ECON
DSTSADBG
Dock Exist
ADBG
Dock not Exist
S0ID
&XDCK
ADBG
Method _DCK
DSTS
PCHS
XEDL
^.RP07PXSX^.RP08PXSXSAT0
GMIO
PXCS
_SB_PC00PC2Mih
PXCS
PBUS
SBUS
_SB_PC00GPCB`r`z{j
`r`y{j
`r`ySBUS
_SB_PC00RP01PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP02PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP03PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP04PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP05PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP06PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP07PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP08PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP09PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP10PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP11PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_PC00RP12PXSX[
RPXX
GMIOPBNU^_ADR_ADR
RPXX
VDID 
SVID
FLDR
rGMIOPBNU^_ADR_ADRWDCO
FLDR
DCAP DCTR
VSEC
rGMIOPBNU^_ADR_ADRWVHO
!VSEC
BTIE
PDRC
PBRR
GMIOPBNU^_ADR_ADR
#PBRR
MSNL 
L1C1 L1C2 
PTMR 
WIST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
SVDC
WWST
_T_0
VDID
VDID
_T_0
_T_0
_T_0
_T_0
_T_0
WIST
RSTY
FLRC
BOFC
DPRS
WRST
_STA
ADBG
Wifi PR _STA
_ON_
ADBG
Wifi PR _ON
_OFF
ADBG
Wifi PR _OFF
_RST
RSTY
ADBG
Wifi Product RST
p[#CNMT
FLRC
pDCTR`}`
`p`DCTR["FDELp
DPRS
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
PDRC["VDELSGOVWLRT
["PDELSGOVWLRT
BOFC
BRMT
BTRK
WVHO
BTIE["RDLYp
DPRS['CNMT
9ADBG
Wifi Core RST
{DCAP
pDCTR`}`
`p`DCTRp
DPRS["
pDR01MSNLpDR02L1C1pDR03L1C2pDR04PTMR["
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
WWEN
WWRPSLOT
FHRF
GGOVPRSTWPRPDL23ADBG
WWAN DL23() Done
SGOVPRSTWPRPADBG
WWAN PERST:0 Done
)ADBG
Assume WWAN DL23() is already done
["TR2BSGOVWBRSPBRSADBG
WWAN RST:0 Done
["TBTGADBGs
SLP TBTG 
TBTG
SPCOWCLK
ADBG
WWAN SCLK:0 Done
["TB2FADBGs
SLP TB2F 
TB2F
SGOVWFCP{
PFCP
ADBG
WWAN PWR:0 Done
["TFDIADBGs
SLP TFDI 
TFDI
$ADBG
Unsupported Arg0 is detected.
SHRF
PSD0SLOTADBG
WWAN MPHYPG:0 Done
SPCOWCLK
ADBG
WWAN SCLK:1 Done
SGOVWFCPPFCPADBG
WWAN PWR:1 Done
["TN2BADBGs
SLP TN2B 
TN2B
SGOVWBRS{
PBRS
ADBG
WWAN RST:1 Done
["TB2RADBGs
SLP TB2R 
TB2R
SGOVPRST{
WPRP
ADBG
WWAN PERST:0 Done
L23DADBG
WWAN L23D() Done
5DOSV
SVIDWSID
`WSTOu`["
ADBGs
DET Time 
_RST
ADBG
_RST WWAN
WWEN
p[#WWMT
`ADBG
WWAN FLDR Mutex: Acquired Try Done
ADBG
Start WWAN FLDR
FHRF
SHRFADBG
End WWAN FLDR
['WWMTADBG
WWAN FLDR Mutex:Release Done
DOSV
SGOVWBRSPBRS["
PXSX
SGOVPRST{
WPRP
SGOVWBRS{
PBRS
LASX
ADBG
FLDR TO
u`["
ADBGs
RVP Delay Time 
PXSX
MRST
_STA
ADBG
WWAN PR _STA
_ON_
ADBG
WWAN PR _ON
_OFF
ADBG
WWAN PR _OFF
_RST
p[#WWMT
`ADBG
WWAN PLDR Mutex: Acquired Try Done
ADBG
Start WWAN PLDR
FHRF
SHRFADBG
End WWAN PR _RST
['WWMTADBG
WWAN PLDR Mutex: Release Done
DOSV
WIST
WWEN
WWRPSLOT
_PRR
WIST
WRST
WRST
WWEN
WWRPSLOT
MRST
MRST
WRST
FDEL
PDEL
VDEL
C-IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
WIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
^^^.CNVWRSTT
^^^.CNVWRSTT
CMDT
7WIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDP^^^.CNVWRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
^^^.CNVWPRRS
^^^.CNVWPRRS
3WISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
G	RFUN
RDF0
pRDF0`
RDF1
BUF0
pRDF1
BUF0
BUF0
RDF6
pRDF6`
"RDSM	
_DSM
5WIST
EDSMh
EFUNhijk
IDSMh
IFUNhijk
RDSMh
RFUNhijk
WWEN
WWRPSLOT
WRTO
ADBG
WWAN Power _DSM D0/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L1.2
WRTO
ADBG
WWAN Power _DSM D3/L2
ADBG
WWAN Power _DSM Disabled
WRTO
_SB_
PDAT
DSSI
CTWFDE
_HID
PNP0C14
_UID
DSarDev
_WDG
:WMDE
DSSI
PDATp
DSSI
PDAT
_WED
PDAT
WQCC
FOMB
|nq=
A	!Z
o	Bxs
-0v@
'qLg
rrz@O
	9**k\
 ^%C
GP'	
8gq>
O6WFTE
_HID
PNP0C14
_UID
TestDev
_WDG
WMDB
pjPDAT
WFDE
PDAT
WQCC
FOMB
xTa4
E Cc
1`d@
!hJQ
@3Kp<>
L|20
USSV	phPDAT
GSSV
PDAT
_SB_PC00RP01PXSX
PERN
RP01
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP02PXSX
PERN
RP02
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP03PXSX
PERN
RP03
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP04PXSX
PERN
RP04
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP05PXSX
PERN
RP05
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP06PXSX
PERN
RP06
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP07PXSX
PERN
RP07
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP08PXSX
PERN
RP08
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP09PXSX
PERN
RP09
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP10PXSX
PERN
RP10
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP11PXSX
PERN
RP11
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_PC00RP12PXSX
PERN
RP12
1ISLN
BCCX
SCCX
PIXX
ADBG
PCIe LAN
ISDT
\DTFS
DTFS
RPS0SLOTRPN0
RPS1SLOTRPN1ADBGs
DTBT PEP Constraint is successfully SET for PCH RP = 
SLOT
GRPT
ADBGs
Root Port : 
PERN
^^PRMV
PRMV
ADBGsPERN
 mapped under VMD
PRES
PAHCPNVM
ISGX
PRTP
ISLN
^WIST
WIST
ISDT
WWST
WWST
_SB_
CSFG
PEPD
DEVC
DEVS
IPDI
_HID
INT33A1
_CID
_UID
PCP0
PCP1
PCP2
PCP3
DEVY
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
Reserved.Reserved.Reserved.Reserved
C#UPDE
DEVCDEVS
pssh
ph`p`
DEVYDEVC
Reserved
uDEVC
DEVYDEVC
pPCP0
DEVYDEVC
pPCP1
DEVYDEVC
pPCP2
DEVYDEVC
pPCP3
DEVYDEVC
<ADBG
PEP Error !!! Unknown D- state constraint is passed..
ADBGs
DEVY entry index :
DEVC
ADBGs
Device Descriptor                  :
DEVYDEVC
ADBGs
Constraint (Enable/Disable)        :
DEVYDEVC
ADBGs
Constraint applied (D0/D0F1/D2/D3) :
ADBG
------------ 
ADBG
uDEVC
ADBGs
PEP UPDE Error!!!! DEVY size is excedded, DEVY size = 
DEVS
+UPPR
pGRPCi`
UPDEjk
	UPDEjk
GUCP
{PEPCh
{PEPC}ih
ADBG
D3 F0 constraint
ADBG
D0 F1 constraint
ADBG
No constraint
GRPC	
ADBG
PCIE Storage PEP
GUCP
ADBG
PCIE LAN PEP
GUCP
ADBG
PCIE WLAN PEP
GUCP
ADBG
PCIE Graphics PEP
GUCP
ADBG
PCH PCIE DTBT PEP
GUCP
ADBG
PCIE WWAN PEP
WRTO
ADBG
PEP Constraint = D3
WRTO
ADBG
PEP Constraint = D0
'ADBG
PEP Constraint = no constraint
ADBG
PCIE Others
GUCP
ADBG
PCIE EP NOT present
SPDE
ESPC
_SB_PC00SAT0
UPDE
\_SB.PC00
SAT0.PRT0
PC00SAT0PRT0PRES
UPDE
\_SB.PC00
SAT0.PRT1
PC00SAT0PRT1PRES
UPDE
\_SB.PC00
SAT0.PRT2
PC00SAT0PRT2PRES
UPDE
\_SB.PC00
SAT0.PRT3
PC00SAT0PRT3PRES
UPDE
\_SB.PC00
SAT0.PRT4
PC00SAT0PRT4PRES
UPDE
\_SB.PC00
SAT0.PRT5
PC00SAT0PRT5PRES
UPDE
\_SB.PC00
SAT0.PRT6
PC00SAT0PRT6PRES
UPDE
\_SB.PC00
SAT0.PRT7
PC00SAT0PRT7PRES
UPDV
DEVYDEVSADBGs
PEP DEVY size = 
DEVS
SPDE
z{PEPC
z{PEPC
UPDE
\_SB.PC00
SAT0
z{PEPC
z{PEPC
UPDE
\_SB.PC00
SAT0
z{PEPC
z{PEPC
UPDE
\_SB.PC00
SAT0.VOL0
ADBGs
Pep TCNT : 
TCNT
`TCNT
{PEPC
UPDE
\_SB
UPDE
\_SB
`UPDE
\_SB.PC00
GFX0
z{PEPC
UPDE
\_SB.PC00
HDAS
GUCP
UPDE
\_SB.PC00
UA00
z{PEPC
UPDE
\_SB.PC00
UA01
z{PEPC
UPDE
\_SB.PC00
UA02
z{PEPC
UPDE
\_SB.PC00
I2C0
z{PEPC
UPDE
\_SB.PC00
I2C1
z{PEPC
UPDE
\_SB.PC00
I2C2
z{PEPC
UPDE
\_SB.PC00
I2C3
z{PEPC
UPDE
\_SB.PC00
I2C4
z{PEPC
UPDE
\_SB.PC00
I2C5
z{PEPC
UPDE
\_SB.PC00
I2C6
z{PEPC
UPDE
\_SB.PC00
I2C7
z{PEPC
UPDE
\_SB.PC00
SPI0
z{PEPC
UPDE
\_SB.PC00
SPI1
z{PEPC
UPDE
\_SB.PC00
SPI2
z{PEPC
UPDE
\_SB.PC00
XHCI
z{PEPC
UPDE
\_SB.PC00
PEMC
z{PEPC
UPDE
\_SB.PC00
PSDC
z{PEPC
UPDE
\_SB.PC00
IPU0
z{PEPC
UPDE
\_SB.PC00
HECI
z{PEPC
z{PEPC
GBES
UPDE
\_SB.PC00
GLAN
UPDE
\_SB.PC00
GLAN
UPDE
\_SB.PC00
THC0
z{PEPC
UPDE
\_SB.PC00
THC1
z{PEPC
WRTO
UPDE
USB\VID_8087&PID_0AC9&MI*
WRTOADBG
PEP Constraint for CDC MBIM = D0F1
%UPDE
USB\VID_8087&PID_0AC9&MI*
UPDE
\_SB.PC00
GNA0
z{PEPC
UPDE
\_SB.PC00
VMD0
z{PEPC
_SB_PC00HEC3
ADBG
HECI3 PEP
UPDE
\_SB.PC00
HEC3
z{PEPC
UPDE
\_SB.PC00
PUF0
z{PEPC
UPDE
\_SB.PC00
PUF1
z{PEPC
UPDE
\_SB.PC00
VPU0
z{PEPC
{PEPC
THCE
UPDE
\_SB.PC00
TXHC
UPDE
\_SB.PC00
TXHC
TDCE
UPDE
\_SB.PC00
TXDC
UPDE
\_SB.PC00
TXDC
UPDE
\_SB.PC00
TRP0
TRE0
UPDE
\_SB.PC00
TRP1
TRE1
UPDE
\_SB.PC00
TRP2
TRE2
UPDE
\_SB.PC00
TRP3
TRE3
UPDE
\_SB.PC00
TDM0
DME0
UPDE
\_SB.PC00
TDM1
DME1
UPDE
\_SB.PC00
TXHC
UPDE
\_SB.PC00
TXDC
UPDE
\_SB.PC00
TRP0
UPDE
\_SB.PC00
TRP1
UPDE
\_SB.PC00
TRP2
UPDE
\_SB.PC00
TRP3
UPDE
\_SB.PC00
TDM0
UPDE
\_SB.PC00
TDM1
UPDE
\_SB.PC01
TRP0
UPDE
\_SB.PC01
TRP1
UPDE
\_SB.PC01
TRP2
UPDE
\_SB.PC01
TRP3
UPPR^^.PC00RP01^^/
PC00RP01PXSXGRPT
\_SB.PC00
RP01
UPPR^^.PC00RP02^^/
PC00RP02PXSXGRPT
\_SB.PC00
RP02
UPPR^^.PC00RP03^^/
PC00RP03PXSXGRPT
\_SB.PC00
RP03
UPPR^^.PC00RP04^^/
PC00RP04PXSXGRPT
\_SB.PC00
RP04
UPPR^^.PC00RP05^^/
PC00RP05PXSXGRPT
\_SB.PC00
RP05
UPPR^^.PC00RP06^^/
PC00RP06PXSXGRPT
\_SB.PC00
RP06
PC00RP07VDID
UPDE
\_SB.PC00
RP07
5UPPR^^.PC00RP07^^/
PC00RP07PXSXGRPT
\_SB.PC00
RP07
UPPR^^.PC00RP08^^/
PC00RP08PXSXGRPT
\_SB.PC00
RP08
UPPR^^.PC00RP09^^/
PC00RP09PXSXGRPT
\_SB.PC00
RP09
PC00RP10VDID
UPDE
\_SB.PC00
RP10
5UPPR^^.PC00RP10^^/
PC00RP10PXSXGRPT
\_SB.PC00
RP10
UPPR^^.PC00RP11^^/
PC00RP11PXSXGRPT
\_SB.PC00
RP11
UPPR^^.PC00RP12^^/
PC00RP12PXSXGRPT
\_SB.PC00
RP12
_SB_PC00CNVWVDID
PC00CNVWVDID
ADBG
CNVi- WiFI PEP
UPDE
\_SB.PC00
CNVW
pDEVC`
`DEVSUPDE
Reserved
DEVCADBG
[PEP] All Pep Constraints are updated 
BCCD
DSDV
intel-cec-pson-switching-enabled-in-s0
_DSD
DSDV
DSDV`
DSDVr`
intel-cec-pson-switching-enabled-in-s0
PSONADBG
PEPD: Storing 1 in DSDV Object
DSDVr`
ubr`
DSDV
_STA
S0ID
GR_DSM
_T_0
ADBGs
PEPC = 
PEPC
S0ID
EISC
PFLV
ECON
ECON
PPOE
_SB_PC00LPCBNRTS
PC00LPCBNRTS
S0ID
EISC
PFLV
ECON
ECON
PPOE
_SB_PC00LPCBNRTS
PC00LPCBNRTS
S0ID
IPDI
UPDVp
IPDI
+ADBG
PEP DEVY is already initialized !!! 
DEVY
BCCD
_SB_PC00IMNG
^^.PC00IMNGj
S0ID
EISC
SGOV
_SB_PC00IMNG
^^.PC00IMNGj
S0ID
EISC
OIDE
EISC
CSFGSGOV
ADBG
[PEP] deep standby entry
S0ID
EISC
OIDE
CSFG
EISC
CSFGGUAM
PC00LPCBNTIR
_SB_PC00TXHC
_SB_PC00TDM0
PC00TDM0_STA
PC00TDM0SCME
`ADBGs
TDM0 set DPOF to 
_SB_PC00TDM1
PC00TDM1_STA
PC00TDM1SCME
`ADBGs
TDM1 set DPOF to 
^^.PC00DPOFADBGs
All Monitor off flag: 
^^.PC00DPOF
\GPRV
ADBG
[PEP] allow PS_ON
GPRV
SGOV
ADBG
[PEP] deep standby exit
S0ID
GUAM
PC00LPCBNTIR
SGOV
_SB_PC00TXHC
^^.PC00DPOF
\GPRV
ADBG
[PEP] veto PS_ON
GPRV
_T_0
_T_0
\_OSI
_OSI
Windows 2020
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
PSM_
_HID
_UID
_STR
_STA
PSME
SPLX
<SPLC
pPDT1
SPLX
pPLM1
SPLX
pPTW1
SPLX
SPLX
DPLX
DPLC
pDDT1
DPLX
pDDP1
DPLX
pDLI1
DPLX
pDPL1
DPLX
pDTW1
DPLX
pDMI1
DPLX
pDMA1
DPLX
pDMT1
DPLX
DPLX
_SB_
WFRK	
DWFK
SGOVDWFKh
BTRK	
GBTK
hh{h
hSGOVGBTKh
GBTR
GGOVGBTK
CRFP
CWFC
_SB_PC00CNVW
SPLX
<SPLC
pDOM1
SPLX
pLIM1
SPLX
pTIM1
SPLX
SPLX
WANX
WAND
WANX
pTRD0
WANX
pTRL0
WANX
WANX
pTRD1
WANX
pTRL1
WANX
WANX
WRDX
+WRDD
pWDM1
WRDX
pCID1
WRDX
WRDX
WRDY
H0WRDS
pSTXE
WRDY
pST10
WRDY
pST11
WRDY
pST12
WRDY
pST13
WRDY
pST14
WRDY
pST15
WRDY
pST16
WRDY
pST17
WRDY
pST18
WRDY
pST19
WRDY
pST50
WRDY
pST51
WRDY
pST52
WRDY
pST53
WRDY
pST54
WRDY
pST55
WRDY
pST56
WRDY
pST57
WRDY
pST58
WRDY
pST59
WRDY
pST5A
WRDY
pST5B
WRDY
pCD10
WRDY
pCD11
WRDY
pCD12
WRDY
pCD13
WRDY
pCD14
WRDY
pCD15
WRDY
pCD16
WRDY
pCD17
WRDY
pCD18
WRDY
pCD19
WRDY
pCD1A
WRDY
pCD20
WRDY
pCD21
WRDY
pCD22
WRDY
pCD23
WRDY
pCD24
WRDY
pCD25
WRDY
pCD26
WRDY
pCD27
WRDY
pCD28
WRDY
pCD29
WRDY
pCD2A
WRDY
WRDY
EWRY
EWRD
pSTDE
EWRY
pSTRS
EWRY
pST20
EWRY
pST21
EWRY
pST22
EWRY
pST23
EWRY
pST24
EWRY
pST25
EWRY
pST26
EWRY
pST27
EWRY
pST28
EWRY
pST29
EWRY
pST60
EWRY
pST61
EWRY
pST62
EWRY
pST63
EWRY
pST64
EWRY
pST65
EWRY
pST66
EWRY
pST67
EWRY
pST68
EWRY
pST69
EWRY
pST6A
EWRY
pST6B
EWRY
pST30
EWRY
pST31
EWRY
pST32
EWRY
pST33
EWRY
pST34
EWRY
pST35
EWRY
pST36
EWRY
pST37
EWRY
pST38
EWRY
pST39
EWRY
pST70
EWRY
pST71
EWRY
pST72
EWRY
pST73
EWRY
pST74
EWRY
pST75
EWRY
pST76
EWRY
pST77
EWRY
pST78
EWRY
pST79
EWRY
pST7A
EWRY
pST7B
EWRY
pST40
EWRY
pST41
EWRY
pST42
EWRY
pST43
EWRY
pST44
EWRY
pST45
EWRY
pST46
EWRY
pST47
EWRY
pST48
EWRY
pST49
EWRY
pST80
EWRY
pST81
EWRY
pST82
EWRY
pST83
EWRY
pST84
EWRY
pST85
EWRY
pST86
EWRY
pST87
EWRY
pST88
EWRY
pST89
EWRY
pST8A
EWRY
pST8B
EWRY
pCD30
EWRY
pCD31
EWRY
pCD32
EWRY
pCD33
EWRY
pCD34
EWRY
pCD35
EWRY
pCD36
EWRY
pCD37
EWRY
pCD38
EWRY
pCD39
EWRY
pCD3A
EWRY
pCD3B
EWRY
pCD3C
EWRY
pCD3D
EWRY
pCD3E
EWRY
pCD3F
EWRY
pCD40
EWRY
pCD41
EWRY
pCD42
EWRY
pCD43
EWRY
pCD44
EWRY
pCD45
EWRY
pCD46
EWRY
pCD47
EWRY
pCD48
EWRY
pCD49
EWRY
pCD4A
EWRY
pCD4B
EWRY
pCD4C
EWRY
pCD4D
EWRY
pCD4E
EWRY
pCD4F
EWRY
pCD50
EWRY
pCD51
EWRY
pCD52
EWRY
pCD53
EWRY
pCD54
EWRY
pCD55
EWRY
pCD56
EWRY
pCD57
EWRY
pCD58
EWRY
pCD59
EWRY
pCD5A
EWRY
pCD5B
EWRY
pCD5C
EWRY
pCD5D
EWRY
pCD5E
EWRY
pCD5F
EWRY
pCD60
EWRY
pCD61
EWRY
pCD62
EWRY
pCD63
EWRY
pCD64
EWRY
pCD65
EWRY
pCD66
EWRY
pCD67
EWRY
pCD68
EWRY
pCD69
EWRY
pCD6A
EWRY
pCD6B
EWRY
pCD6C
EWRY
pCD6D
EWRY
pCD6E
EWRY
pCD6F
EWRY
pCD70
EWRY
pCD71
EWRY
EWRY
WGDY
DNWGDS
pSDGN
WGDY
pSD11
WGDY
pSD12
WGDY
pSD13
WGDY
pSD14
WGDY
pSD15
WGDY
pSD16
WGDY
pSD17
WGDY
pSD18
WGDY
pSD19
WGDY
pSD21
WGDY
pSD22
WGDY
pSD23
WGDY
pSD24
WGDY
pSD25
WGDY
pSD26
WGDY
pSD27
WGDY
pSD28
WGDY
pSD29
WGDY
pSD31
WGDY
pSD32
WGDY
pSD33
WGDY
pSD34
WGDY
pSD35
WGDY
pSD36
WGDY
pSD37
WGDY
pSD38
WGDY
pSD39
WGDY
pSD41
WGDY
pSD42
WGDY
pSD43
WGDY
pSD44
WGDY
pSD45
WGDY
pSD46
WGDY
pSD47
WGDY
pSD48
WGDY
pSD49
WGDY
pSD51
WGDY
pSD52
WGDY
pSD53
WGDY
pSD54
WGDY
pSD55
WGDY
pSD56
WGDY
pSD57
WGDY
pSD58
WGDY
pSD59
WGDY
pSD61
WGDY
pSD62
WGDY
pSD63
WGDY
pSD64
WGDY
pSD65
WGDY
pSD66
WGDY
pSD67
WGDY
pSD68
WGDY
pSD69
WGDY
pSD71
WGDY
pSD72
WGDY
pSD73
WGDY
pSD74
WGDY
pSD75
WGDY
pSD76
WGDY
pSD77
WGDY
pSD78
WGDY
pSD79
WGDY
pSD81
WGDY
pSD82
WGDY
pSD83
WGDY
pSD84
WGDY
pSD85
WGDY
pSD86
WGDY
pSD87
WGDY
pSD88
WGDY
pSD89
WGDY
WGDY
ECKY
ECKV
pCECV
ECKY
ECKY
PPAY
PPAG
pWAGM
PPAY
pAGA1
PPAY
pAGA2
PPAY
pAGA3
PPAY
pAGA4
PPAY
pAGA5
PPAY
pAGA6
PPAY
pAGA7
PPAY
pAGA8
PPAY
pAGA9
PPAY
pAGAA
PPAY
pAGAB
PPAY
pAGB1
PPAY
pAGB2
PPAY
pAGB3
PPAY
pAGB4
PPAY
pAGB5
PPAY
pAGB6
PPAY
pAGB7
PPAY
pAGB8
PPAY
pAGB9
PPAY
pAGBA
PPAY
pAGBB
PPAY
PPAY
WPFY
WPFC
pWPFA
WPFY
pWPFB
WPFY
p\WPFC
WPFY
pWPFD
WPFY
WPFY
WTSY
WTAS
pWTSE
WTSY
pWTLE
WTSY
pBL01
WTSY
pBL02
WTSY
pBL03
WTSY
pBL04
WTSY
pBL05
WTSY
pBL06
WTSY
pBL07
WTSY
pBL08
WTSY
pBL09
WTSY
pBL10
WTSY
pBL11
WTSY
pBL12
WTSY
pBL13
WTSY
pBL14
WTSY
pBL15
WTSY
pBL16
WTSY
WTSY
WAIY
,WAIS
pWLBI
WAIY
pWHBI
WAIY
WAIY
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
FDEL
PDEL
VDEL
N,IFUN
ADBGs
vPro: 
CVPR
yCVPR
CMDT
CMDPADBGs
CmdType = 
CMDT
ADBGs
CmdPayload = 
CMDP
CMDT
RP12PXSXWIST
RSTY
_SB_PC00CNVWRSTT
ADBGs
Get _PRR Mode = 
RSTT
RSTT
CMDT
RP12PXSXWIST{CMDP
`p`RSTY{CMDP
apaFLRC{CMDP
bpbBOFC
_SB_PC00CNVWRSTT
ADBGs
Set _PRR Mode = 
CMDP
pCMDPRSTT
CMDT
_SB_PC00CNVWPRRS
ADBGs
Get Last_PRR status PRRS = 
PRRS
PRRS
?^^/
RP12PXSXWISTADBGs
Get Last_PRR status DPRS = 
DPRS
DPRS
CRFI
PRTT
PRTDADBGs
TimerType = 
PRTT
ADBGs
TimerDuration (ms) = 
PRTD
PRTT
pPRTDFDEL
PRTT
pPRTDPDEL
PRTT
pPRTDVDEL
ADBG
TimerDuration not set
"IDSM	
EFUN
pACSD`
pI5BS`
pUHBS`
pAXMU`y`
`}`AXSU`pAXMRaya
a}aAXSRaya
a}`a`
WFRC
WFUC
UNI4
WFIC
WFBS
WEDT
CIRM
WF7C
"EDSM	
+_DSM
EDSMh
EFUNhijk
IDSMh
IFUNhijk
CBTC
CBTI
PU2C
_SB_PC00XHCIRHUBHS10
SADX
,SADS
pATDV
SADX
pATDV
SADX
SADX
BRDY
BRDS
pBTSE
BRDY
pBIPM
BRDY
pBSPL
BRDY
pBTBR
BRDY
pBED2
BRDY
pBED3
BRDY
pBTLE
BRDY
pBTL2
BRDY
pBTLL
BRDY
BRDY
ECKY
ECKV
pCECV
ECKY
ECKY
_DSM
ADBGs
Set RDLY 
pkRDLY
CMDT
CMDP
CMDT
pCMDPBRMT
BRMT
ADBGs
Tile Activation 
BTRT
_STA
ADBG
BT PR _STA
_ON_
ADBG
BT PR _ON
_OFF
ADBG
BT PR _OFF
_RST
ADBG
BT PR _RST
p[#CNMT
`ADBG
BT CNMT Mutex:Acquired Try Done
BTRK
["RDLYBTRK
["RDLY['CNMT[
DBTR
_STA
ADBG
BT PR _STA
_ON_
ADBG
BT PR _ON
_OFF
ADBG
BT PR _OFF
_RST
ADBG
CNVd BT _RST
ADBGs
 WVHO -  
WVHO
p[#CNMT
`ADBG
BT CNMT Mutex:Acquired Try Done
BRMT
ADBG
BT RF Kill ON
BTRK
WVHO
^^^^^/
RP12PXSXBTIEADBG
Set BTIE Disable
["RDLY
BRMT
ADBG
BT RF Kill OFF
BTRK
WVHO
^^^^^/
RP12PXSXBTIEADBG
Set BTIE Enable
["RDLY['CNMT
'_PRR
CBTC
CBTI
BTRT
DBTR
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
BTLY
C	BTLC
pTILE
BTLY
pTIS0
BTLY
pTS0X
BTLY
pTIS4
BTLY
pTIS5
BTLY
pBLEC
BTLY
pBLPD
BTLY
pBLPI
BTLY
BTLY
AOLX
AODS
CBTA
CRFP
{HDBO
AODS
AODS
AODS
AOLD
AOLX
_SB_PC00UA00[
BTH0
_HID
INT33E1
_INI
SHPOGBTI
SHPOGBTK
_CRS
SBFG
\_SB.PC00.UA00
\_SB.GPI0
\_SB.GPI0
SBFG
_INT3
SBFG
<KIL3pGNUMGBTIINT3pGNUMGBTKKIL3
SBFI
\_SB.PC00.UA00
\_SB.GPI0
SBFI
MINT4
SBFI
<KIL4pINUMGBTIINT4pGNUMGBTKKIL4
SDM9
SBFG
SBFI
_STA
SDS9
_S0W
BRDY
BRDS
pBTSE
BRDY
pBIPM
BRDY
pBSPL
BRDY
pBTBR
BRDY
pBED2
BRDY
pBED3
BRDY
pBTLE
BRDY
pBTL2
BRDY
pBTLL
BRDY
BRDY
ECKY
ECKV
pCECV
ECKY
ECKY
GPCX
GPC_
GPCX
GLAX
GLAI
ADBGs
AR: GLAI method. CGLS = 
CGLS
pCGLS
GLAX
pCGLS
GLAX
GLAX
_SB_PC00HDAS
PPMS	ADBG
PPMS called
ADBGh
{ADPM
{ADPM
{ADPM
{ADPM
{ADPM
{ADPM
{ADPM
hACCGAG1LAG1HADBG
Alpha passed
{ADPM
hACCGAG2LAG2HADBG
Beta passed
{ADPM
hACCGAG3LAG3HADBG
Gamma passed
{ADPM
ACCG
GBUF
shiGBUF
GBUF
I2SB
_SB_PC00I2C0
I2SC
I2SC
I2SC
HDC1
_HID
10EC1308
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS[
HDC2
_HID
INT34C2
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS
I2SB
_SB_PC00I2C1
I2SC
I2SC
I2SC
HDC1
_HID
10EC1308
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS[
HDC2
_HID
INT34C2
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS
I2SB
_SB_PC00I2C2
I2SC
I2SC
I2SC
HDC1
_HID
10EC1308
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS[
HDC2
_HID
INT34C2
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS
I2SB
_SB_PC00I2C3
I2SC
I2SC
I2SC
HDC1
_HID
10EC1308
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS[
HDC2
_HID
INT34C2
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS
I2SB
_SB_PC00I2C4
I2SC
I2SC
I2SC
HDC1
_HID
10EC1308
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS[
HDC2
_HID
INT34C2
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS
I2SB
_SB_PC00I2C5
I2SC
I2SC
I2SC
HDC1
_HID
10EC1308
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS[
HDC2
_HID
INT34C2
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CDIS
_CRS
IICB
I2SBINTBI2SI
_PRS
_CRS
_STA
I2SC
CDIS
_SRS	p
CDIS
_DIS
CDIS
_SB_PC00HDAS[
!RTKC
_ADR
_STA
PXDC
PCHA
	._SB_PC00
I2SE
A"HDA1
_HID
INTC10B0
_CID
INTC10B0
_DDN
Intel(R) Smart Sound Technology Audio Codec
_UID
CADR
CDIS
GRI1
BUF_
L0EN
pA0H0
BUF_
pA0H1
BUF_
pA0H2
BUF_
pA0H3
BUF_
pA0H4
BUF_
pA0H5
BUF_
pA0H6
BUF_
pA0H7
BUF_
pA0H8
BUF_
L1EN
pA1H0
BUF_
pA1H1
BUF_
pA1H2
BUF_
pA1H3
BUF_
pA1H4
BUF_
pA1H5
BUF_
pA1H6
BUF_
pA1H7
BUF_
pA1H8
BUF_
BUF_
<_INI
L0SM
pGRI1_HIDpGRI1_CID
L1SM
pGRI1_HIDpGRI1_CID
_STA
L0SM
L0SM
L1SM
L1SM
L2SM
L3SM
L4SM
L5SM
D	PINJ
GPIJ
\_SB.GPI0
\_SB.GPI0
GPIJ
WAK1
GPIJ
:PINFprGINFij
WAK1prGINFij
PINF
GPIJ
D	PINM
GPII
\_SB.GPI0
\_SB.GPI0
GPII
WAK1
GPII
:PINFprGINFij
WAK1prGINFij
PINF
GPII
PINR
GPIR
\_SB.GPI0
GPIR
PINFprGINFij
PINF
GPIR
VPIN	
ARLP
AGPR
\_SB.PC00.XHCI.RHUB.HS06.VGP1
AGPR
PINAphPINA
AGPR
GPOR
\_SB.PC00.XHCI.RHUB.VGPO
GPOR
PINVphPINV
GPOR
#DSMI
a}ah`}`b`}`c`
#GPPI
a}ah`}`b`}`c`
L!GRID	
_T_0
BUF_
_T_0
_T_0
pL0H0
BUF_
pL0H1
BUF_
pL0H2
BUF_
pL0H3
BUF_
pL0H4
BUF_
pL0H5
BUF_
pL0H6
BUF_
pL0H7
BUF_
pL0H8
BUF_
_T_0
pL1H0
BUF_
pL1H1
BUF_
pL1H2
BUF_
pL1H3
BUF_
pL1H4
BUF_
pL1H5
BUF_
pL1H6
BUF_
pL1H7
BUF_
pL1H8
BUF_
_T_0
pL2H0
BUF_
pL2H1
BUF_
pL2H2
BUF_
pL2H3
BUF_
pL2H4
BUF_
pL2H5
BUF_
pL2H6
BUF_
pL2H7
BUF_
pL2H8
BUF_
pL3H0
BUF_
pL3H1
BUF_
pL3H2
BUF_
pL3H3
BUF_
pL3H4
BUF_
pL3H5
BUF_
pL3H6
BUF_
pL3H7
BUF_
pL3H8
BUF_
BUF_
L+HCID	
_T_1
_T_0
_T_0
_T_0
pL0SM`
_T_0
pL1SM`
_T_0
pL2SM`
_T_0
pL3SM`
_T_0
pL4SM`
pL5SM`
_T_1
_T_1
INT3471
_T_1
INT33BE
_T_1
INT3476
_T_1
INT3477
_T_1
INT3474
_T_1
INT3473
_T_1
INT3475
_T_1
INT3478
_T_1
INT3479
_T_1
INT347A
_T_1
INT347B
_T_1
OVTI2742
_T_1
OVTI9234
_T_1
OVTI8856
_T_1
OVTIF860
_T_1
SONY362A
_T_1
SONY488A
_T_1
OVTI01AS
_T_1
OVTI01A0
_T_1
OVTI5678
_T_1
OVTI9738
_T_1
HIMX11B1
_T_1
OVTI01AF
_T_1
OVTI13B1
_T_1
INTC10B1
GRIDh
FHCI	
_T_1
_T_0
_T_0
_T_0
pF0FM`
_T_0
pF1FM`
_T_0
pF2FM`
_T_0
pF3FM`
_T_0
pF4FM`
pF5FM`
_T_1
_T_1
TXNW3643
_T_1
PWRC0000
TXNW3643
FMID	
_T_1
_T_0
_T_0
_T_0
pF0FM`
_T_0
pF1FM`
_T_0
pF2FM`
_T_0
pF3FM`
_T_0
pF4FM`
pF5FM`
_T_1
_T_1
LM3643
_T_1
PMICWRC
LM3643
FMLS	
_T_0
_T_0
_T_0
F0MS
_T_0
F1MS
_T_0
F2MS
_T_0
F3MS
_T_0
F4MS
F5MS
AGPN
`}`h`pGNUM`a
IRCDEP	
_T_5
_T_4
_T_3
_T_2
_T_1
_T_0
C0TP
L0BS
_T_0
_T_0
DSC0I2C0
_T_0
DSC0I2C1
_T_0
DSC0I2C2
_T_0
DSC0I2C3
_T_0
DSC0I2C4
_T_0
DSC0I2C5
DSC0
C0TP
LTH0
C0TP
CLP0
C1TP
L1BS
_T_1
_T_1
DSC1I2C0
_T_1
DSC1I2C1
_T_1
DSC1I2C2
_T_1
DSC1I2C3
_T_1
DSC1I2C4
_T_1
DSC1I2C5
DSC1
C1TP
LTH1
C1TP
CLP1
C2TP
L2BS
_T_2
_T_2
DSC2I2C0
_T_2
DSC2I2C1
_T_2
DSC2I2C2
_T_2
DSC2I2C3
_T_2
DSC2I2C4
_T_2
DSC2I2C5
DSC2
C2TP
LTH2
C2TP
CLP2
C3TP
L3BS
_T_3
_T_3
DSC3I2C0
_T_3
DSC3I2C1
_T_3
DSC3I2C2
_T_3
DSC3I2C3
_T_3
DSC3I2C4
_T_3
DSC3I2C5
DSC3
C3TP
LTH3
C3TP
CLP3
C4TP
L4BS
_T_4
_T_4
DSC4I2C0
_T_4
DSC4I2C1
_T_4
DSC4I2C2
_T_4
DSC3I2C3
_T_4
DSC4I2C4
_T_4
DSC4I2C5
DSC4
C4TP
LTH4
C4TP
CLP4
C5TP
L5BS
_T_5
_T_5
DSC5I2C0
_T_5
DSC5I2C1
_T_5
DSC5I2C2
_T_5
DSC5I2C3
_T_5
DSC5I2C4
_T_5
DSC5I2C5
DSC5
C5TP
LTH5
C5TP
CLP5
PC00
CDEG	
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
K8DSC0
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
C0GP
_CRS
C0GP
pPINRC0P0C0C0C0G0`
C0GP
pPINRC0P1C0C1C0G1a
`abpb`
C0GP
pPINRC0P2C0C2C0G2a
`abpb`
C0GP
pPINRC0P3C0C3C0G3a
`abpb`
C0GP
pPINRC0P4C0C4C0G4a
`abpb`
C0GP
pPINRC0P5C0C5C0G5a
`abpb`
_STA
CL00
C0TP
CLDB
PAR_
pC0VE
PAR_
pC0TP
PAR_
pC0CV
PAR_
pC0IC
PAR_
pC0SP
PAR_
pC0W0
PAR_
pC0W1
PAR_
pC0W2
PAR_
pC0W3
PAR_
pC0W4
PAR_
pC0W5
PAR_
pC0CS
PAR_
PAR_
_DSM
@F#y
C0GP
GPPIC0F0rw
 C0G0
C0P0
C0I0C0A0
GPPIC0F1rw
 C0G1
C0P1
C0I1C0A1
GPPIC0F2rw
 C0G2
C0P2
C0I2C0A2
GPPIC0F3rw
 C0G3
C0P3
C0I3C0A3
GPPIC0F4rw
 C0G4
C0P4
C0I4C0A4
GPPIC0F5rw
 C0G5
C0P5
C0I5C0A5
PCHS
^^^.ICLKCLKC
^^^.ICLKCLKF
F8DSC1
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
C1GP
_CRS
C1GP
pPINRC1P0C1C0C1G0`
C1GP
pPINRC1P1C1C1C1G1a
`abpb`
C1GP
pPINRC1P2C1C2C1G2a
`abpb`
C1GP
pPINRC1P3C1C3C1G3a
`abpb`
C1GP
pPINRC1P4C1C4C1G4a
`abpb`
C1GP
pPINRC1P5C1C5C1G5a
`abpb`
_STA
CL01
C1TP
CLDB
PAR_
pC1VE
PAR_
pC1TP
PAR_
pC1CV
PAR_
pC1IC
PAR_
pC1SP
PAR_
pC1W0
PAR_
pC1W1
PAR_
pC1W2
PAR_
pC1W3
PAR_
pC1W4
PAR_
pC1W5
PAR_
pC1CS
PAR_
PAR_
_DSM
@F#y
C1GP
GPPIC1F0rw
 C1G0
C1P0
C1I0C1A0
GPPIC1F1rw
 C1G1
C1P1
C1I1C1A1
GPPIC1F2rw
 C1G2
C1P2
C1I2C1A2
GPPIC1F3rw
 C1G3
C1P3
C1I3C1A3
GPPIC1F4rw
 C1G4
C1P4
C1I4C1A4
GPPIC1F5rw
 C1G5
C1P5
C1I5C1A5
PCHS
^^^.ICLKCLKC
^^^.ICLKCLKF
G8DSC2
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
C2GP
_CRS
C2GP
pPINRC2P0C2C0C2G0`
C2GP
pPINRC2P1C2C1C2G1a
`abpb`
C2GP
pPINRC2P2C2C2C2G2a
`abpb`
C2GP
pPINRC2P3C2C3C2G3a
`abpb`
C2GP
pPINRC2P4C2C4C2G4a
`abpb`
C2GP
pPINRC2P5C2C5C2G5a
`abpb`
_STA
CL02
C2TP
CLDB
PAR_
pC2VE
PAR_
pC2TP
PAR_
pC2CV
PAR_
pC2IC
PAR_
pC2SP
PAR_
pC2W0
PAR_
pC2W1
PAR_
pC2W2
PAR_
pC2W3
PAR_
pC2W4
PAR_
pC2W5
PAR_
pC2CS
PAR_
PAR_
_DSM
@F#y
C2GP
GPPIC2F0rw
 C2G0
C2P0
C2I0C2A0
GPPIC2F1rw
 C2G1
C2P1
C2I1C2A1
GPPIC2F2rw
 C2G2
C2P2
C2I2C2A2
GPPIC2F3rw
 C2G3
C2P3
C2I3C2A3
GPPIC2F4rw
 C2G4
C2P4
C2I4C2A4
GPPIC2F5rw
 C2G5
C2P5
C2I5C2A5
PCHS
^^^.ICLKCLKC
^^^.ICLKCLKF
G8DSC3
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
C3GP
_CRS
C3GP
pPINRC3P0C3C0C3G0`
C3GP
pPINRC3P1C3C1C3G1a
`abpb`
C3GP
pPINRC3P2C3C2C3G2a
`abpb`
C3GP
pPINRC3P3C3C3C3G3a
`abpb`
C3GP
pPINRC3P4C3C4C3G4a
`abpb`
C3GP
pPINRC3P5C3C5C3G5a
`abpb`
_STA
CL03
C3TP
CLDB
PAR_
pC3VE
PAR_
pC3TP
PAR_
pC3CV
PAR_
pC3IC
PAR_
pC3SP
PAR_
pC3W0
PAR_
pC3W1
PAR_
pC3W2
PAR_
pC3W3
PAR_
pC3W4
PAR_
pC3W5
PAR_
pC3CS
PAR_
PAR_
_DSM
@F#y
C3GP
GPPIC3F0rw
 C3G0
C3P0
C3I0C3A0
GPPIC3F1rw
 C3G1
C3P1
C3I1C3A1
GPPIC3F2rw
 C3G2
C3P2
C3I2C3A2
GPPIC3F3rw
 C3G3
C3P3
C3I3C3A3
GPPIC3F4rw
 C3G4
C3P4
C3I4C3A4
GPPIC3F5rw
 C3G5
C3P5
C3I5C3A5
PCHS
^^^.ICLKCLKC
^^^.ICLKCLKF
G8DSC4
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
C4GP
_CRS
C4GP
pPINRC4P0C4C0C4G0`
C4GP
pPINRC4P1C4C1C4G1a
`abpb`
C4GP
pPINRC4P2C4C2C4G2a
`abpb`
C4GP
pPINRC4P3C4C3C4G3a
`abpb`
C4GP
pPINRC4P4C4C4C4G4a
`abpb`
C4GP
pPINRC4P5C4C5C4G5a
`abpb`
_STA
CL04
C4TP
CLDB
PAR_
pC4VE
PAR_
pC4TP
PAR_
pC4CV
PAR_
pC4IC
PAR_
pC4SP
PAR_
pC4W0
PAR_
pC4W1
PAR_
pC4W2
PAR_
pC4W3
PAR_
pC4W4
PAR_
pC4W5
PAR_
pC4CS
PAR_
PAR_
_DSM
@F#y
C4GP
GPPIC4F0rw
 C4G0
C4P0
C4I0C4A0
GPPIC4F1rw
 C4G1
C4P1
C4I1C4A1
GPPIC4F2rw
 C4G2
C4P2
C4I2C4A2
GPPIC4F3rw
 C4G3
C4P3
C4I3C4A3
GPPIC4F4rw
 C4G4
C4P4
C4I4C4A4
GPPIC4F5rw
 C4G5
C4P5
C4I5C4A5
PCHS
^^^.ICLKCLKC
^^^.ICLKCLKF
G8DSC5
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
C5GP
_CRS
C5GP
pPINRC5P0C5C0C5G0`
C5GP
pPINRC5P1C5C1C5G1a
`abpb`
C5GP
pPINRC5P2C5C2C5G2a
`abpb`
C5GP
pPINRC5P3C5C3C5G3a
`abpb`
C5GP
pPINRC5P4C5C4C5G4a
`abpb`
C5GP
pPINRC5P5C5C5C5G5a
`abpb`
_STA
CL05
C5TP
CLDB
PAR_
pC5VE
PAR_
pC5TP
PAR_
pC5CV
PAR_
pC5IC
PAR_
pC5SP
PAR_
pC5W0
PAR_
pC5W1
PAR_
pC5W2
PAR_
pC5W3
PAR_
pC5W4
PAR_
pC5W5
PAR_
pC5CS
PAR_
PAR_
_DSM
@F#y
C5GP
GPPIC5F0rw
 C5G0
C5P0
C5I0C5A0
GPPIC5F1rw
 C5G1
C5P1
C5I1C5A1
GPPIC5F2rw
 C5G2
C5P2
C5I2C5A2
GPPIC5F3rw
 C5G3
C5P3
C5I3C5A3
GPPIC5F4rw
 C5G4
C5P4
C5I4C5A4
GPPIC5F5rw
 C5G5
C5P5
C5I5C5A5
PCHS
^^^.ICLKCLKC
^^^.ICLKCLKF
J'CLP0
6_DEP
'CL00
C0IB
I2C2
C0IB
I2C3
PC00
_UID
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_CRS
IICBC0IAC0IB
"_STA
CL00
C0TP
C0TP
CLDB
PAR_
pC0VE
PAR_
pC0TP
PAR_
pC0CV
PAR_
pC0IC
PAR_
pC0SP
PAR_
pC0W0
PAR_
pC0W1
PAR_
pC0W2
PAR_
pC0W3
PAR_
pC0W4
PAR_
pC0W5
PAR_
PAR_
_PLD
PLDB
PLDB
BPOSpC0PLBPOS
PLDB
_DSM
Iu%&q
DSMI
C0IA
C0IB
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0p
I2CCpDSMI
C0IA
C0IBDEV0
DSMB
J'CLP1
6_DEP
'CL01
C1IB
I2C2
C1IB
I2C3
PC00
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
_CRS
IICBC1IAC1IB
"_STA
CL01
C1TP
C1TP
CLDB
PAR_
pC1VE
PAR_
pC1TP
PAR_
pC1CV
PAR_
pC1IC
PAR_
pC1SP
PAR_
pC1W0
PAR_
pC1W1
PAR_
pC1W2
PAR_
pC1W3
PAR_
pC1W4
PAR_
pC1W5
PAR_
PAR_
_PLD
PLDB
PLDB
BPOSpC1PLBPOS
PLDB
_DSM
Iu%&q
DSMI
C1IA
C1IB
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0p
I2CCpDSMI
C1IA
C1IBDEV0
DSMB
J'CLP2
6_DEP
'CL02
C2IB
I2C2
C2IB
I2C3
PC00
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
_CRS
IICBC2IAC2IB
"_STA
CL02
C2TP
C2TP
CLDB
PAR_
pC2VE
PAR_
pC2TP
PAR_
pC2CV
PAR_
pC2IC
PAR_
pC2SP
PAR_
pC2W0
PAR_
pC2W1
PAR_
pC2W2
PAR_
pC2W3
PAR_
pC2W4
PAR_
pC2W5
PAR_
PAR_
_PLD
PLDB
PLDB
BPOSpC2PLBPOS
PLDB
_DSM
Iu%&q
DSMI
C2IA
C2IB
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0p
I2CCpDSMI
C2IA
C2IBDEV0
DSMB
J'CLP3
6_DEP
'CL03
C3IB
I2C2
C3IB
I2C3
PC00
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
_CRS
IICBC3IAC3IB
"_STA
CL03
C3TP
C3TP
CLDB
PAR_
pC3VE
PAR_
pC3TP
PAR_
pC3CV
PAR_
pC3IC
PAR_
pC3SP
PAR_
pC3W0
PAR_
pC3W1
PAR_
pC3W2
PAR_
pC3W3
PAR_
pC3W4
PAR_
pC3W5
PAR_
PAR_
_PLD
PLDB
PLDB
BPOSpC3PLBPOS
PLDB
_DSM
Iu%&q
DSMI
C3IA
C3IB
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0p
I2CCpDSMI
C3IA
C3IBDEV0
DSMB
J'CLP4
6_DEP
'CL04
C4IB
I2C2
C4IB
I2C3
PC00
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
_CRS
IICBC4IAC4IB
"_STA
CL04
C4TP
C4TP
CLDB
PAR_
pC4VE
PAR_
pC4TP
PAR_
pC4CV
PAR_
pC4IC
PAR_
pC4SP
PAR_
pC4W0
PAR_
pC4W1
PAR_
pC4W2
PAR_
pC4W3
PAR_
pC4W4
PAR_
pC4W5
PAR_
PAR_
_PLD
PLDB
PLDB
BPOSpC4PLBPOS
PLDB
_DSM
Iu%&q
DSMI
C4IA
C4IB
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0p
I2CCpDSMI
C4IA
C4IBDEV0
DSMB
J'CLP5
6_DEP
'CL05
C5IB
I2C2
C5IB
I2C3
PC00
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG
_UID
_CRS
IICBC5IAC5IB
"_STA
CL05
C5TP
C5TP
CLDB
PAR_
pC5VE
PAR_
pC5TP
PAR_
pC5CV
PAR_
pC5IC
PAR_
pC5SP
PAR_
pC5W0
PAR_
pC5W1
PAR_
pC5W2
PAR_
pC5W3
PAR_
pC5W4
PAR_
pC5W5
PAR_
PAR_
_PLD
PLDB
PLDB
BPOSpC5PLBPOS
PLDB
_DSM
Iu%&q
DSMI
C5IA
C5IB
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0p
I2CCpDSMI
C5IA
C5IBDEV0
DSMB
FJLTH0
_HID
INT3472
_CID
INT3472
_DDN
PMIC-LTH0
_UID
C0GP
O*_CRS
_T_3
_T_2
_T_1
_T_0
C0GP
ADBGs
Lontium HDMI 0 Input pin #1 is selected !!
C0F0
C0F0
_T_0
_T_0
pPINJC0P0C0C0C0G0a
_T_0
pPINMC0P0C0C0C0G0a
pPINRC0P0C0C0C0G0a
C0GP
ADBGs
Lontium HDMI 0 Input pin #2 is selected !!
C0F1
C0F1
_T_1
_T_1
pPINJC0P1C0C1C0G1a
_T_1
pPINMC0P1C0C1C0G1a
pPINRC0P1C0C1C0G1a
`abpb`
C0GP
ADBGs
Lontium HDMI 0 Input pin #3 is selected !!
C0F2
C0F2
_T_2
_T_2
pPINJC0P2C0C2C0G2a
_T_2
pPINMC0P2C0C2C0G2a
pPINRC0P2C0C2C0G2a
`abpb`
C0GP
ADBGs
Lontium HDMI 0 Input pin #4 is selected !!
C0F3
C0F3
_T_3
_T_3
pPINJC0P3C0C3C0G3a
_T_3
pPINMC0P3C0C3C0G3a
pPINRC0P3C0C3C0G3a
`abpb`
_STA
CL00
C0TP
CLDB
PAR_
pC0VE
PAR_
pC0TP
PAR_
pC0CV
PAR_
PAR_
_DSM
@F#y
C0GP
GPPIC0F0rw
 C0G0
C0P0
C0I0C0A0
GPPIC0F1rw
 C0G1
C0P1
C0I1C0A1
GPPIC0F2rw
 C0G2
C0P2
C0I2C0A2
GPPIC0F3rw
 C0G3
C0P3
C0I3C0A3
^^^.ICLKCLKC
^^^.ICLKCLKF
FJLTH1
_HID
INT3472
_CID
INT3472
_DDN
PMIC-LTH1
_UID
C1GP
O*_CRS
_T_3
_T_2
_T_1
_T_0
C1GP
ADBGs
Lontium HDMI 1 Input pin #1 is selected !!
C1F0
C1F0
_T_0
_T_0
pPINJC1P0C1C0C1G0a
_T_0
pPINMC1P0C1C0C1G0a
pPINRC1P0C1C0C1G0a
C1GP
ADBGs
Lontium HDMI 1 Input pin #2 is selected !!
C1F1
C1F1
_T_1
_T_1
pPINJC1P1C1C1C1G1a
_T_1
pPINMC1P1C1C1C1G1a
pPINRC1P1C1C1C1G1a
`abpb`
C1GP
ADBGs
Lontium HDMI 1 Input pin #3 is selected !!
C1F2
C1F2
_T_2
_T_2
pPINJC1P2C1C2C1G2a
_T_2
pPINMC1P2C1C2C1G2a
pPINRC1P2C1C2C1G2a
`abpb`
C1GP
ADBGs
Lontium HDMI 1 Input pin #4 is selected !!
C1F3
C1F3
_T_3
_T_3
pPINJC1P3C1C3C1G3a
_T_3
pPINMC1P3C1C3C1G3a
pPINRC1P3C1C3C1G3a
`abpb`
_STA
CL01
C1TP
CLDB
PAR_
pC1VE
PAR_
pC1TP
PAR_
pC1CV
PAR_
PAR_
_DSM
@F#y
C1GP
GPPIC1F0rw
 C1G0
C1P0
C1I0C1A0
GPPIC1F1rw
 C1G1
C1P1
C1I1C1A1
GPPIC1F2rw
 C1G2
C1P2
C1I2C1A2
GPPIC1F3rw
 C1G3
C1P3
C1I3C1A3
^^^.ICLKCLKC
^^^.ICLKCLKF
FJLTH2
_HID
INT3472
_CID
INT3472
_DDN
PMIC-LTH2
_UID
C2GP
O*_CRS
_T_3
_T_2
_T_1
_T_0
C2GP
ADBGs
Lontium HDMI 2 Input pin #1 is selected !!
C2F0
C2F0
_T_0
_T_0
pPINJC2P0C2C0C2G0a
_T_0
pPINMC2P0C2C0C2G0a
pPINRC2P0C2C0C2G0a
C2GP
ADBGs
Lontium HDMI 2 Input pin #2 is selected !!
C2F1
C2F1
_T_1
_T_1
pPINJC2P1C2C1C2G1a
_T_1
pPINMC2P1C2C1C2G1a
pPINRC2P1C2C1C2G1a
`abpb`
C2GP
ADBGs
Lontium HDMI 2 Input pin #3 is selected !!
C2F2
C2F2
_T_2
_T_2
pPINJC2P2C2C2C2G2a
_T_2
pPINMC2P2C2C2C2G2a
pPINRC2P2C2C2C2G2a
`abpb`
C2GP
ADBGs
Lontium HDMI 2 Input pin #4 is selected !!
C2F3
C2F3
_T_3
_T_3
pPINJC2P3C2C3C2G3a
_T_3
pPINMC2P3C2C3C2G3a
pPINRC2P3C2C3C2G3a
`abpb`
_STA
CL02
C2TP
CLDB
PAR_
pC2VE
PAR_
pC2TP
PAR_
pC2CV
PAR_
PAR_
_DSM
@F#y
C2GP
GPPIC2F0rw
 C2G0
C2P0
C2I0C2A0
GPPIC2F1rw
 C2G1
C2P1
C2I1C2A1
GPPIC2F2rw
 C2G2
C2P2
C2I2C2A2
GPPIC2F3rw
 C2G3
C2P3
C2I3C2A3
^^^.ICLKCLKC
^^^.ICLKCLKF
FJLTH3
_HID
INT3472
_CID
INT3472
_DDN
PMIC-LTH3
_UID
C3GP
O*_CRS
_T_3
_T_2
_T_1
_T_0
C3GP
ADBGs
Lontium HDMI 3 Input pin #1 is selected !!
C3F0
C3F0
_T_0
_T_0
pPINJC3P0C3C0C3G0a
_T_0
pPINMC3P0C3C0C3G0a
pPINRC3P0C3C0C3G0a
C3GP
ADBGs
Lontium HDMI 3 Input pin #2 is selected !!
C3F1
C3F1
_T_1
_T_1
pPINJC3P1C3C1C3G1a
_T_1
pPINMC3P1C3C1C3G1a
pPINRC3P1C3C1C3G1a
`abpb`
C3GP
ADBGs
Lontium HDMI 3 Input pin #3 is selected !!
C3F2
C3F2
_T_2
_T_2
pPINJC3P2C3C2C3G2a
_T_2
pPINMC3P2C3C2C3G2a
pPINRC3P2C3C2C3G2a
`abpb`
C3GP
ADBGs
Lontium HDMI 3 Input pin #4 is selected !!
C3F3
C3F3
_T_3
_T_3
pPINJC3P3C3C3C3G3a
_T_3
pPINMC3P3C3C3C3G3a
pPINRC3P3C3C3C3G3a
`abpb`
_STA
CL03
C3TP
CLDB
PAR_
pC3VE
PAR_
pC3TP
PAR_
pC3CV
PAR_
PAR_
_DSM
@F#y
C3GP
GPPIC3F0rw
 C3G0
C3P0
C3I0C3A0
GPPIC3F1rw
 C3G1
C3P1
C3I1C3A1
GPPIC3F2rw
 C3G2
C3P2
C3I2C3A2
GPPIC3F3rw
 C3G3
C3P3
C3I3C3A3
^^^.ICLKCLKC
^^^.ICLKCLKF
FJLTH4
_HID
INT3472
_CID
INT3472
_DDN
PMIC-LTH4
_UID
C4GP
O*_CRS
_T_3
_T_2
_T_1
_T_0
C4GP
ADBGs
Lontium HDMI 4 Input pin #1 is selected !!
C4F0
C4F0
_T_0
_T_0
pPINJC4P0C4C0C4G0a
_T_0
pPINMC4P0C4C0C4G0a
pPINRC4P0C4C0C4G0a
C4GP
ADBGs
Lontium HDMI 4 Input pin #2 is selected !!
C4F1
C4F1
_T_1
_T_1
pPINJC4P1C4C1C4G1a
_T_1
pPINMC4P1C4C1C4G1a
pPINRC4P1C4C1C4G1a
`abpb`
C4GP
ADBGs
Lontium HDMI 4 Input pin #3 is selected !!
C4F2
C4F2
_T_2
_T_2
pPINJC4P2C4C2C4G2a
_T_2
pPINMC4P2C4C2C4G2a
pPINRC4P2C4C2C4G2a
`abpb`
C4GP
ADBGs
Lontium HDMI 4 Input pin #4 is selected !!
C4F3
C4F3
_T_3
_T_3
pPINJC4P3C4C3C4G3a
_T_3
pPINMC4P3C4C3C4G3a
pPINRC4P3C4C3C4G3a
`abpb`
_STA
CL04
C4TP
CLDB
PAR_
pC4VE
PAR_
pC4TP
PAR_
pC4CV
PAR_
PAR_
_DSM
@F#y
C4GP
GPPIC4F0rw
 C4G0
C4P0
C4I0C4A0
GPPIC4F1rw
 C4G1
C4P1
C4I1C4A1
GPPIC4F2rw
 C4G2
C4P2
C4I2C4A2
GPPIC4F3rw
 C4G3
C4P3
C4I3C4A3
^^^.ICLKCLKC
^^^.ICLKCLKF
FJLTH5
_HID
INT3472
_CID
INT3472
_DDN
PMIC-LTH5
_UID
C5GP
O*_CRS
_T_3
_T_2
_T_1
_T_0
C5GP
ADBGs
Lontium HDMI 5 Input pin #1 is selected !!
C5F0
C5F0
_T_0
_T_0
pPINJC5P0C5C0C5G0a
_T_0
pPINMC5P0C5C0C5G0a
pPINRC5P0C5C0C5G0a
C5GP
ADBGs
Lontium HDMI 5 Input pin #2 is selected !!
C5F1
C5F1
_T_1
_T_1
pPINJC5P1C5C1C5G1a
_T_1
pPINMC5P1C5C1C5G1a
pPINRC5P1C5C1C5G1a
`abpb`
C5GP
ADBGs
Lontium HDMI 5 Input pin #3 is selected !!
C5F2
C5F2
_T_2
_T_2
pPINJC5P2C5C2C5G2a
_T_2
pPINMC5P2C5C2C5G2a
pPINRC5P2C5C2C5G2a
`abpb`
C5GP
ADBGs
Lontium HDMI 5 Input pin #4 is selected !!
C5F3
C5F3
_T_3
_T_3
pPINJC5P3C5C3C5G3a
_T_3
pPINMC5P3C5C3C5G3a
pPINRC5P3C5C3C5G3a
`abpb`
_STA
CL05
C5TP
CLDB
PAR_
pC5VE
PAR_
pC5TP
PAR_
pC5CV
PAR_
PAR_
_DSM
@F#y
C5GP
GPPIC5F0rw
 C5G0
C5P0
C5I0C5A0
GPPIC5F1rw
 C5G1
C5P1
C5I1C5A1
GPPIC5F2rw
 C5G2
C5P2
C5I2C5A2
GPPIC5F3rw
 C5G3
C5P3
C5I3C5A3
^^^.ICLKCLKC
^^^.ICLKCLKF
LNK0
_STA
L0EN
_DEP
L0EN
CDEPL0CL
PC00
_UID
_HID
HCID
_CID
HCID
_DDN
BUF_
pL0M0
BUF_
pL0M1
BUF_
pL0M2
BUF_
pL0M3
BUF_
pL0M4
BUF_
pL0M5
BUF_
pL0M6
BUF_
pL0M7
BUF_
pL0M8
BUF_
pL0M9
BUF_
pL0MA
BUF_
pL0MB
BUF_
pL0MC
BUF_
pL0MD
BUF_
pL0ME
BUF_
pL0MF
BUF_
BUF_
_PLD
PLDB
PLDB
BPOS[
PLDB
RPOSpL0PLBPOSpL0DGRPOS
PLDB
_CRS
L0DI
L0DI
pIICBL0A0L0BS`
L0DI
pIICBL0A1L0BSa
`abpb`
L0DI
pIICBL0A2L0BSa
`abpb`
L0DI
pIICBL0A3L0BSa
`abpb`
L0DI
pIICBL0A4L0BSa
`abpb`
L0DI
pIICBL0A5L0BSa
`abpb`
L0DI
pIICBL0A6L0BSa
`abpb`
L0DI
pIICBL0A7L0BSa
`abpb`
L0DI
pIICBL0A8L0BSa
`abpb`
L0DI
	pIICBL0A9L0BSa
`abpb`
L0DI
pIICBL0AAL0BSa
`abpb`
L0DI
pIICBL0ABL0BSa
`abpb`
SSDB
PAR_
pL0DV
PAR_
pL0CV
PAR_
pL0LC
PAR_
pL0LU
PAR_
pL0NL
PAR_
pL0EE
PAR_
pL0VC
PAR_
pL0FS
PAR_
pL0LE
PAR_
pCDEGL0DG
PAR_
PAR_
VDAT_pL0CKDAT_pL0CL
PAR_
pL0PP
PAR_
pL0VR
PAR_
pL0FI
PAR_
PAR_
@O_DSM
BUF_
pL0M0
BUF_
pL0M1
BUF_
pL0M2
BUF_
pL0M3
BUF_
pL0M4
BUF_
pL0M5
BUF_
pL0M6
BUF_
pL0M7
BUF_
pL0M8
BUF_
pL0M9
BUF_
pL0MA
BUF_
pL0MB
BUF_
pL0MC
BUF_
pL0MD
BUF_
pL0ME
BUF_
pL0MF
BUF_
BUF_
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0
DSMB
DEV1
DSMB
DEV2
DSMB
DEV3
DSMB
DEV4
DSMB
DEV5
DSMB
DEV6
DSMB
 DEV7
DSMB
$DEV8
DSMB
(DEV9
DSMB
,DEVA
DSMB
0DEVBpL0DII2CCpDSMIL0D0L0A0
L0BSDEV0pDSMIL0D1L0A1
L0BSDEV1pDSMIL0D2L0A2
L0BSDEV2pDSMIL0D3L0A3
L0BSDEV3pDSMIL0D4L0A4
L0BSDEV4pDSMIL0D5L0A5
L0BSDEV5pDSMIL0D6L0A6
L0BSDEV6pDSMIL0D7L0A7
L0BSDEV7pDSMIL0D8L0A8
L0BSDEV8pDSMIL0D9L0A9
L0BSDEV9pDSMIL0DAL0AA
L0BSDEVApDSMIL0DBL0AB
L0BSDEVB
DSMB
Iu%&q
L0DI
L0DI
DSMIL0D0L0A0
L0BS
L0DI
DSMIL0D1L0A1
L0BS
L0DI
DSMIL0D2L0A2
L0BS
L0DI
DSMIL0D3L0A3
L0BS
L0DI
DSMIL0D4L0A4
L0BS
L0DI
DSMIL0D5L0A5
L0BS
L0DI
DSMIL0D6L0A6
L0BS
L0DI
DSMIL0D7L0A7
L0BS
L0DI
DSMIL0D8L0A8
L0BS
L0DI
DSMIL0D9L0A9
L0BS
L0DI
DSMIL0DAL0AA
L0BS
L0DI
DSMIL0DBL0AB
L0BS
LNK1
CVSB
\_SB.PC00.CVSS
PUSB
\_SB.PC00.SPFD.CVFD
\_SB.PC00.XHCI.RHUB.VIC0
_STA
L1EN
;_DEP
*L1EN
CVFS
ARLP
CVSB
PUSB
CDEPL1CL
PC00
_UID
_HID
HCID
_CID
HCID
_DDN
BUF_
pL1M0
BUF_
pL1M1
BUF_
pL1M2
BUF_
pL1M3
BUF_
pL1M4
BUF_
pL1M5
BUF_
pL1M6
BUF_
pL1M7
BUF_
pL1M8
BUF_
pL1M9
BUF_
pL1MA
BUF_
pL1MB
BUF_
pL1MC
BUF_
pL1MD
BUF_
pL1ME
BUF_
pL1MF
BUF_
BUF_
_PLD
PLDB
PLDB
BPOS[
PLDB
RPOSpL1PLBPOSpL1DGRPOS
PLDB
_CRS
ARLP
CVFS
ADBG
Returs Virtual I2C when USB based CVF is enabled
VIICL1A0
L1DI
L1DI
pIICBL1A0L1BS`
L1DI
pIICBL1A1L1BSa
`abpb`
L1DI
pIICBL1A2L1BSa
`abpb`
L1DI
pIICBL1A3L1BSa
`abpb`
L1DI
pIICBL1A4L1BSa
`abpb`
L1DI
pIICBL1A5L1BSa
`abpb`
L1DI
pIICBL1A6L1BSa
`abpb`
L1DI
pIICBL1A7L1BSa
`abpb`
L1DI
pIICBL1A8L1BSa
`abpb`
L1DI
	pIICBL1A9L1BSa
`abpb`
L1DI
pIICBL1AAL1BSa
`abpb`
L1DI
pIICBL1ABL1BSa
`abpb`
SSDB
PAR_
pL1DV
PAR_
pL1CV
PAR_
pL1LC
PAR_
pL1LU
PAR_
pL1NL
PAR_
pL1EE
PAR_
pL1VC
PAR_
pL1FS
PAR_
pL1LE
PAR_
pCDEGL1DG
PAR_
PAR_
VDAT_pL1CKDAT_pL1CL
PAR_
pL1PP
PAR_
pL1VR
PAR_
pL1FI
PAR_
PAR_
LQ_DSM
BUF_
pL1M0
BUF_
pL1M1
BUF_
pL1M2
BUF_
pL1M3
BUF_
pL1M4
BUF_
pL1M5
BUF_
pL1M6
BUF_
pL1M7
BUF_
pL1M8
BUF_
pL1M9
BUF_
pL1MA
BUF_
pL1MB
BUF_
pL1MC
BUF_
pL1MD
BUF_
pL1ME
BUF_
pL1MF
BUF_
BUF_
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0
DSMB
DEV1
DSMB
DEV2
DSMB
DEV3
DSMB
DEV4
DSMB
DEV5
DSMB
DEV6
DSMB
 DEV7
DSMB
$DEV8
DSMB
(DEV9
DSMB
,DEVA
DSMB
0DEVBpL1DII2CCpDSMIL1D0L1A0
L1BSDEV0pDSMIL1D1L1A1
L1BSDEV1pDSMIL1D2L1A2
L1BSDEV2pDSMIL1D3L1A3
L1BSDEV3pDSMIL1D4L1A4
L1BSDEV4pDSMIL1D5L1A5
L1BSDEV5pDSMIL1D6L1A6
L1BSDEV6pDSMIL1D7L1A7
L1BSDEV7pDSMIL1D8L1A8
L1BSDEV8pDSMIL1D9L1A9
L1BSDEV9pDSMIL1DAL1AA
L1BSDEVApDSMIL1DBL1AB
L1BSDEVB
DSMB
Iu%&q
L1DI
L1DI
DSMIL1D0L1A0
L1BS
L1DI
DSMIL1D1L1A1
L1BS
L1DI
DSMIL1D2L1A2
L1BS
L1DI
DSMIL1D3L1A3
L1BS
L1DI
DSMIL1D4L1A4
L1BS
L1DI
DSMIL1D5L1A5
L1BS
L1DI
DSMIL1D6L1A6
L1BS
L1DI
DSMIL1D7L1A7
L1BS
L1DI
DSMIL1D8L1A8
L1BS
L1DI
DSMIL1D9L1A9
L1BS
L1DI
DSMIL1DAL1AA
L1BS
L1DI
DSMIL1DBL1AB
L1BS
CVFS
LNK2
_STA
L2EN
_DEP
L2EN
CDEPL2CL
PC00
_UID
_HID
HCID
_CID
HCID
_DDN
BUF_
pL2M0
BUF_
pL2M1
BUF_
pL2M2
BUF_
pL2M3
BUF_
pL2M4
BUF_
pL2M5
BUF_
pL2M6
BUF_
pL2M7
BUF_
pL2M8
BUF_
pL2M9
BUF_
pL2MA
BUF_
pL2MB
BUF_
pL2MC
BUF_
pL2MD
BUF_
pL2ME
BUF_
pL2MF
BUF_
BUF_
_PLD
PLDB
PLDB
BPOS[
PLDB
RPOSpL2PLBPOSpL2DGRPOS
PLDB
_CRS
L2DI
L2DI
pIICBL2A0L2BS`
L2DI
pIICBL2A1L2BSa
`abpb`
L2DI
pIICBL2A2L2BSa
`abpb`
L2DI
pIICBL2A3L2BSa
`abpb`
L2DI
pIICBL2A4L2BSa
`abpb`
L2DI
pIICBL2A5L2BSa
`abpb`
L2DI
pIICBL2A6L2BSa
`abpb`
L2DI
pIICBL2A7L2BSa
`abpb`
L2DI
pIICBL2A8L2BSa
`abpb`
L2DI
	pIICBL2A9L2BSa
`abpb`
L2DI
pIICBL2AAL2BSa
`abpb`
L2DI
pIICBL2ABL2BSa
`abpb`
SSDB
PAR_
pL2DV
PAR_
pL2CV
PAR_
pL2LC
PAR_
pL2LU
PAR_
pL2NL
PAR_
pL2EE
PAR_
pL2VC
PAR_
pL2FS
PAR_
pL2LE
PAR_
pCDEGL2DG
PAR_
PAR_
VDAT_pL2CKDAT_pL2CL
PAR_
pL2PP
PAR_
pL2VR
PAR_
pL2FI
PAR_
PAR_
@O_DSM
BUF_
pL2M0
BUF_
pL2M1
BUF_
pL2M2
BUF_
pL2M3
BUF_
pL2M4
BUF_
pL2M5
BUF_
pL2M6
BUF_
pL2M7
BUF_
pL2M8
BUF_
pL2M9
BUF_
pL2MA
BUF_
pL2MB
BUF_
pL2MC
BUF_
pL2MD
BUF_
pL2ME
BUF_
pL2MF
BUF_
BUF_
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0
DSMB
DEV1
DSMB
DEV2
DSMB
DEV3
DSMB
DEV4
DSMB
DEV5
DSMB
DEV6
DSMB
 DEV7
DSMB
$DEV8
DSMB
(DEV9
DSMB
,DEVA
DSMB
0DEVBpL2DII2CCpDSMIL2D0L2A0
L2BSDEV0pDSMIL2D1L2A1
L2BSDEV1pDSMIL2D2L2A2
L2BSDEV2pDSMIL2D3L2A3
L2BSDEV3pDSMIL2D4L2A4
L2BSDEV4pDSMIL2D5L2A5
L2BSDEV5pDSMIL2D6L2A6
L2BSDEV6pDSMIL2D7L2A7
L2BSDEV7pDSMIL2D8L2A8
L2BSDEV8pDSMIL2D9L2A9
L2BSDEV9pDSMIL2DAL2AA
L2BSDEVApDSMIL2DBL2AB
L2BSDEVB
DSMB
Iu%&q
L2DI
L2DI
DSMIL2D0L2A0
L2BS
L2DI
DSMIL2D1L2A1
L2BS
L2DI
DSMIL2D2L2A2
L2BS
L2DI
DSMIL2D3L2A3
L2BS
L2DI
DSMIL2D4L2A4
L2BS
L2DI
DSMIL2D5L2A5
L2BS
L2DI
DSMIL2D6L2A6
L2BS
L2DI
DSMIL2D7L2A7
L2BS
L2DI
DSMIL2D8L2A8
L2BS
L2DI
DSMIL2D9L2A9
L2BS
L2DI
DSMIL2DAL2AA
L2BS
L2DI
DSMIL2DBL2AB
L2BS
LNK3
_STA
L3EN
_DEP
L3EN
CDEPL3CL
PC00
_UID
_HID
HCID
_CID
HCID
_DDN
BUF_
pL3M0
BUF_
pL3M1
BUF_
pL3M2
BUF_
pL3M3
BUF_
pL3M4
BUF_
pL3M5
BUF_
pL3M6
BUF_
pL3M7
BUF_
pL3M8
BUF_
pL3M9
BUF_
pL3MA
BUF_
pL3MB
BUF_
pL3MC
BUF_
pL3MD
BUF_
pL3ME
BUF_
pL3MF
BUF_
BUF_
_PLD
PLDB
PLDB
BPOS[
PLDB
RPOSpL3PLBPOSpL3DGRPOS
PLDB
_CRS
L3DI
L3DI
pIICBL3A0L3BS`
L3DI
pIICBL3A1L3BSa
`abpb`
L3DI
pIICBL3A2L3BSa
`abpb`
L3DI
pIICBL3A3L3BSa
`abpb`
L3DI
pIICBL3A4L3BSa
`abpb`
L3DI
pIICBL3A5L3BSa
`abpb`
L3DI
pIICBL3A6L3BSa
`abpb`
L3DI
pIICBL3A7L3BSa
`abpb`
L3DI
pIICBL3A8L3BSa
`abpb`
L3DI
	pIICBL3A9L3BSa
`abpb`
L3DI
pIICBL3AAL3BSa
`abpb`
L3DI
pIICBL3ABL3BSa
`abpb`
SSDB
PAR_
pL3DV
PAR_
pL3CV
PAR_
pL3LC
PAR_
pL3LU
PAR_
pL3NL
PAR_
pL3EE
PAR_
pL3VC
PAR_
pL3FS
PAR_
pL3LE
PAR_
pCDEGL3DG
PAR_
PAR_
VDAT_pL3CKDAT_pL3CL
PAR_
pL3PP
PAR_
pL3VR
PAR_
pL3FI
PAR_
PAR_
@O_DSM
BUF_
pL3M0
BUF_
pL3M1
BUF_
pL3M2
BUF_
pL3M3
BUF_
pL3M4
BUF_
pL3M5
BUF_
pL3M6
BUF_
pL3M7
BUF_
pL3M8
BUF_
pL3M9
BUF_
pL3MA
BUF_
pL3MB
BUF_
pL3MC
BUF_
pL3MD
BUF_
pL3ME
BUF_
pL3MF
BUF_
BUF_
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0
DSMB
DEV1
DSMB
DEV2
DSMB
DEV3
DSMB
DEV4
DSMB
DEV5
DSMB
DEV6
DSMB
 DEV7
DSMB
$DEV8
DSMB
(DEV9
DSMB
,DEVA
DSMB
0DEVBpL3DII2CCpDSMIL3D0L3A0
L3BSDEV0pDSMIL3D1L3A1
L3BSDEV1pDSMIL3D2L3A2
L3BSDEV2pDSMIL3D3L3A3
L3BSDEV3pDSMIL3D4L3A4
L3BSDEV4pDSMIL3D5L3A5
L3BSDEV5pDSMIL3D6L3A6
L3BSDEV6pDSMIL3D7L3A7
L3BSDEV7pDSMIL3D8L3A8
L3BSDEV8pDSMIL3D9L3A9
L3BSDEV9pDSMIL3DAL3AA
L3BSDEVApDSMIL3DBL3AB
L3BSDEVB
DSMB
Iu%&q
L3DI
L3DI
DSMIL3D0L3A0
L3BS
L3DI
DSMIL3D1L3A1
L3BS
L3DI
DSMIL3D2L3A2
L3BS
L3DI
DSMIL3D3L3A3
L3BS
L3DI
DSMIL3D4L3A4
L3BS
L3DI
DSMIL3D5L3A5
L3BS
L3DI
DSMIL3D6L3A6
L3BS
L3DI
DSMIL3D7L3A7
L3BS
L3DI
DSMIL3D8L3A8
L3BS
L3DI
DSMIL3D9L3A9
L3BS
L3DI
DSMIL3DAL3AA
L3BS
L3DI
DSMIL3DBL3AB
L3BS
LNK4
_STA
L4EN
_DEP
L4EN
CDEPL4CL
PC00
_UID
_HID
HCID
_CID
HCID
_DDN
BUF_
pL4M0
BUF_
pL4M1
BUF_
pL4M2
BUF_
pL4M3
BUF_
pL4M4
BUF_
pL4M5
BUF_
pL4M6
BUF_
pL4M7
BUF_
pL4M8
BUF_
pL4M9
BUF_
pL4MA
BUF_
pL4MB
BUF_
pL4MC
BUF_
pL4MD
BUF_
pL4ME
BUF_
pL4MF
BUF_
BUF_
_PLD
PLDB
PLDB
BPOS[
PLDB
RPOSpL4PLBPOSpL4DGRPOS
PLDB
_CRS
L4DI
L4DI
pIICBL4A0L4BS`
L4DI
pIICBL4A1L4BSa
`abpb`
L4DI
pIICBL4A2L4BSa
`abpb`
L4DI
pIICBL4A3L4BSa
`abpb`
L4DI
pIICBL4A4L4BSa
`abpb`
L4DI
pIICBL4A5L4BSa
`abpb`
L4DI
pIICBL4A6L4BSa
`abpb`
L4DI
pIICBL4A7L4BSa
`abpb`
L4DI
pIICBL4A8L4BSa
`abpb`
L4DI
	pIICBL4A9L4BSa
`abpb`
L4DI
pIICBL4AAL4BSa
`abpb`
L4DI
pIICBL4ABL4BSa
`abpb`
SSDB
PAR_
pL4DV
PAR_
pL4CV
PAR_
pL4LC
PAR_
pL4LU
PAR_
pL4NL
PAR_
pL4EE
PAR_
pL4VC
PAR_
pL4FS
PAR_
pL4LE
PAR_
pCDEGL4DG
PAR_
PAR_
VDAT_pL4CKDAT_pL4CL
PAR_
pL4PP
PAR_
pL4VR
PAR_
pL4FI
PAR_
PAR_
@O_DSM
BUF_
pL4M0
BUF_
pL4M1
BUF_
pL4M2
BUF_
pL4M3
BUF_
pL4M4
BUF_
pL4M5
BUF_
pL4M6
BUF_
pL4M7
BUF_
pL4M8
BUF_
pL4M9
BUF_
pL4MA
BUF_
pL4MB
BUF_
pL4MC
BUF_
pL4MD
BUF_
pL4ME
BUF_
pL4MF
BUF_
BUF_
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0
DSMB
DEV1
DSMB
DEV2
DSMB
DEV3
DSMB
DEV4
DSMB
DEV5
DSMB
DEV6
DSMB
 DEV7
DSMB
$DEV8
DSMB
(DEV9
DSMB
,DEVA
DSMB
0DEVBpL4DII2CCpDSMIL4D0L4A0
L4BSDEV0pDSMIL4D1L4A1
L4BSDEV1pDSMIL4D2L4A2
L4BSDEV2pDSMIL4D3L4A3
L4BSDEV3pDSMIL4D4L4A4
L4BSDEV4pDSMIL4D5L4A5
L4BSDEV5pDSMIL4D6L4A6
L4BSDEV6pDSMIL4D7L4A7
L4BSDEV7pDSMIL4D8L4A8
L4BSDEV8pDSMIL4D9L4A9
L4BSDEV9pDSMIL4DAL4AA
L4BSDEVApDSMIL4DBL4AB
L4BSDEVB
DSMB
Iu%&q
L4DI
L4DI
DSMIL4D0L4A0
L4BS
L4DI
DSMIL4D1L4A1
L4BS
L4DI
DSMIL4D2L4A2
L4BS
L4DI
DSMIL4D3L4A3
L4BS
L4DI
DSMIL4D4L4A4
L4BS
L4DI
DSMIL4D5L4A5
L4BS
L4DI
DSMIL4D6L4A6
L4BS
L4DI
DSMIL4D7L3A7
L3BS
L4DI
DSMIL4D8L3A8
L3BS
L4DI
DSMIL4D9L4A9
L4BS
L4DI
DSMIL4DAL4AA
L4BS
L4DI
DSMIL4DBL4AB
L4BS
LNK5
_STA
L5EN
_DEP
L5EN
CDEPL5CL
PC00
_UID
_HID
HCID
_CID
HCID
_DDN
BUF_
pL5M0
BUF_
pL5M1
BUF_
pL5M2
BUF_
pL5M3
BUF_
pL5M4
BUF_
pL5M5
BUF_
pL5M6
BUF_
pL5M7
BUF_
pL5M8
BUF_
pL5M9
BUF_
pL5MA
BUF_
pL5MB
BUF_
pL5MC
BUF_
pL5MD
BUF_
pL5ME
BUF_
pL5MF
BUF_
BUF_
_PLD
PLDB
PLDB
BPOS[
PLDB
RPOSpL5PLBPOSpL5DGRPOS
PLDB
_CRS
L5DI
L5DI
pIICBL5A0L5BS`
L5DI
pIICBL5A1L5BSa
`abpb`
L5DI
pIICBL5A2L5BSa
`abpb`
L5DI
pIICBL5A3L5BSa
`abpb`
L5DI
pIICBL5A4L5BSa
`abpb`
L5DI
pIICBL5A5L5BSa
`abpb`
L5DI
pIICBL5A6L5BSa
`abpb`
L5DI
pIICBL5A7L5BSa
`abpb`
L5DI
pIICBL5A8L5BSa
`abpb`
L5DI
	pIICBL5A9L5BSa
`abpb`
L5DI
pIICBL5AAL5BSa
`abpb`
L5DI
pIICBL5ABL5BSa
`abpb`
SSDB
PAR_
pL5DV
PAR_
pL5CV
PAR_
pL5LC
PAR_
pL5LU
PAR_
pL5NL
PAR_
pL5EE
PAR_
pL5VC
PAR_
pL5FS
PAR_
pL5LE
PAR_
pCDEGL5DG
PAR_
PAR_
VDAT_pL5CKDAT_pL5CL
PAR_
pL5PP
PAR_
pL5VR
PAR_
pL5FI
PAR_
PAR_
@O_DSM
BUF_
pL5M0
BUF_
pL5M1
BUF_
pL5M2
BUF_
pL5M3
BUF_
pL5M4
BUF_
pL5M5
BUF_
pL5M6
BUF_
pL5M7
BUF_
pL5M8
BUF_
pL5M9
BUF_
pL5MA
BUF_
pL5MB
BUF_
pL5MC
BUF_
pL5MD
BUF_
pL5ME
BUF_
pL5MF
BUF_
BUF_
1vAK
DSMB
DSMB
I2CC
DSMB
DEV0
DSMB
DEV1
DSMB
DEV2
DSMB
DEV3
DSMB
DEV4
DSMB
DEV5
DSMB
DEV6
DSMB
 DEV7
DSMB
$DEV8
DSMB
(DEV9
DSMB
,DEVA
DSMB
0DEVBpL5DII2CCpDSMIL5D0L5A0
L5BSDEV0pDSMIL5D1L5A1
L5BSDEV1pDSMIL5D2L5A2
L5BSDEV2pDSMIL5D3L5A3
L5BSDEV3pDSMIL5D4L5A4
L5BSDEV4pDSMIL5D5L5A5
L5BSDEV5pDSMIL5D6L5A6
L5BSDEV6pDSMIL5D7L5A7
L5BSDEV7pDSMIL5D8L5A8
L5BSDEV8pDSMIL5D9L5A9
L5BSDEV9pDSMIL5DAL5AA
L5BSDEVApDSMIL5DBL5AB
L5BSDEVB
DSMB
Iu%&q
L5DI
L5DI
DSMIL5D0L5A0
L5BS
L5DI
DSMIL5D1L5A1
L5BS
L5DI
DSMIL5D2L5A2
L5BS
L5DI
DSMIL5D3L5A3
L5BS
L5DI
DSMIL5D4L5A4
L5BS
L5DI
DSMIL5D5L5A5
L5BS
L5DI
DSMIL5D6L5A6
L5BS
L5DI
DSMIL5D7L5A7
L5BS
L5DI
DSMIL5D8L5A8
L5BS
L5DI
DSMIL5D9L5A9
L5BS
L5DI
DSMIL5DAL5AA
L5BS
L5DI
DSMIL5DBL5AB
L5BS
N.FLM0
_STA
L0FD
_DEP
L0EN
CDEPL0CL
LNK0
_UID
_HID
FHCI
_CID
FHCI
_DDN
BUF_
pF0M0
BUF_
pF0M1
BUF_
pF0M2
BUF_
pF0M3
BUF_
pF0M4
BUF_
pF0M5
BUF_
pF0M6
BUF_
pF0M7
BUF_
pF0M8
BUF_
pF0M9
BUF_
pF0MA
BUF_
pF0MB
BUF_
pF0MC
BUF_
pF0MD
BUF_
pF0ME
BUF_
pF0MF
BUF_
BUF_
+_PLD
PLDB
PLDB
9_CRS
pIICBF0ABF0BS`
F0MS
pPINRF0GPF0CPF0GGa
`abpb`
_DSM
FHCI
FMID
FMLS
*QY)
Iu%&q
F0BS
DSMI
F0AB
F0BS
@F#y
GPPI
{AGPNF0GPF0GG
F0IVF0AV
L0FI
E5FLM1
PKG0
\_SB.PC00.XHCI.RHUB.VIC0
_STA
L1FD
5_DEP
$L1EN
CVFS
ARLP
PKG0
CDEPL1CL
LNK1
_UID
_HID
FHCI
_CID
FHCI
_DDN
BUF_
pF1M0
BUF_
pF1M1
BUF_
pF1M2
BUF_
pF1M3
BUF_
pF1M4
BUF_
pF1M5
BUF_
pF1M6
BUF_
pF1M7
BUF_
pF1M8
BUF_
pF1M9
BUF_
pF1MA
BUF_
pF1MB
BUF_
pF1MC
BUF_
pF1MD
BUF_
pF1ME
BUF_
pF1MF
BUF_
BUF_
+_PLD
PLDB
PLDB
_CRS
CVFS
ARLP
pVIICF1AB
pIICBF1ABF1BS`
F1MS
CVFS
pVPIN
pPINRF1GPF1CPF1GGa
`abpb`
_DSM
FHCI
FMID
FMLS
*QY)
Iu%&q
F1BS
DSMI
F1AB
F1BS
@F#y
GPPI
{AGPNF1GPF1GG
F1IVF1AV
L1FI
D/FLM2
_STA
L2FD
_DEP
L2EN
CDEPL2CL
LNK2
_UID
_HID
FHCI
_CID
FHCI
_DDN
BUF_
pF2M0
BUF_
pF2M1
BUF_
pF2M2
BUF_
pF2M3
BUF_
pF2M4
BUF_
pF2M5
BUF_
pF2M6
BUF_
pF2M7
BUF_
pF2M8
BUF_
pF2M9
BUF_
pF2MA
BUF_
pF2MB
BUF_
pF2MC
BUF_
pF2MD
BUF_
pF2ME
BUF_
pF2MF
BUF_
BUF_
+_PLD
PLDB
PLDB
9_CRS
pIICBF2ABF2BS`
F2MS
pPINRF2GPF2CPF2GGa
`abpb`
_DSM
FHCI
FMID
FMLS
*QY)
Iu%&q
F2BS
DSMI
F2AB
F2BS
@F#y
GPPI
{AGPNF2GPF2GG
F2IVF2AV
L2FI
D/FLM3
_STA
L3FD
_DEP
L3EN
CDEPL3CL
LNK3
_UID
_HID
FHCI
_CID
FHCI
_DDN
BUF_
pF3M0
BUF_
pF3M1
BUF_
pF3M2
BUF_
pF3M3
BUF_
pF3M4
BUF_
pF3M5
BUF_
pF3M6
BUF_
pF3M7
BUF_
pF3M8
BUF_
pF3M9
BUF_
pF3MA
BUF_
pF3MB
BUF_
pF3MC
BUF_
pF3MD
BUF_
pF3ME
BUF_
pF3MF
BUF_
BUF_
+_PLD
PLDB
PLDB
9_CRS
pIICBF3ABF3BS`
F3MS
pPINRF3GPF3CPF3GGa
`abpb`
_DSM
FHCI
FMID
FMLS
*QY)
Iu%&q
F3BS
DSMI
F3AB
F3BS
@F#y
GPPI
{AGPNF3GPF3GG
F3IVF3AV
L3FI
D/FLM4
_STA
L4FD
_DEP
L4EN
CDEPL4CL
LNK4
_UID
_HID
FHCI
_CID
FHCI
_DDN
BUF_
pF4M0
BUF_
pF4M1
BUF_
pF4M2
BUF_
pF4M3
BUF_
pF4M4
BUF_
pF4M5
BUF_
pF4M6
BUF_
pF4M7
BUF_
pF4M8
BUF_
pF4M9
BUF_
pF4MA
BUF_
pF4MB
BUF_
pF4MC
BUF_
pF4MD
BUF_
pF4ME
BUF_
pF4MF
BUF_
BUF_
+_PLD
PLDB
PLDB
9_CRS
pIICBF4ABF4BS`
F4MS
pPINRF4GPF4CPF4GGa
`abpb`
_DSM
FHCI
FMID
FMLS
*QY)
Iu%&q
F4BS
DSMI
F4AB
F4BS
@F#y
GPPI
{AGPNF4GPF4GG
F4IVF4AV
L4FI
D/FLM5
_STA
L5FD
_DEP
L5EN
CDEPL5CL
LNK5
_UID
_HID
FHCI
_CID
FHCI
_DDN
BUF_
pF5M0
BUF_
pF5M1
BUF_
pF5M2
BUF_
pF5M3
BUF_
pF5M4
BUF_
pF5M5
BUF_
pF5M6
BUF_
pF5M7
BUF_
pF5M8
BUF_
pF5M9
BUF_
pF5MA
BUF_
pF5MB
BUF_
pF5MC
BUF_
pF5MD
BUF_
pF5ME
BUF_
pF5MF
BUF_
BUF_
+_PLD
PLDB
PLDB
9_CRS
pIICBF5ABF5BS`
F5MS
pPINRF5GPF5CPF5GGa
`abpb`
_DSM
FHCI
FMID
FMLS
*QY)
Iu%&q
F5BS
DSMI
F5AB
F5BS
@F#y
GPPI
{AGPNF5GPF5GG
F5IVF5AV
L5FI
_SB_PC00I2C2[
K'CAM0
_HID
INT3471
_CID
INT3471
_DDN
IMX135-CRDG2
_UID
_DEP
PMIC
_PLD
_CRS
SBUF
\_SB.PC00.I2C2
\_SB.PC00.I2C2
\_SB.PC00.I2C2
\_SB.PC00.I2C2
\_SB.PC00.I2C2
\_SB.PC00.I2C2
SBUF
_STA
SCSS
SSDB
PAR_
PAR_
I	_DSM
13P2BAD33
Iu%&q
_SB_PC00I2C4[
CAM1
_HID
INT3474
_CID
INT3474
_DDN
OV2740-CRDG2
_UID
_DEP
^^.I2C2PMIC
_PLD
7_CRS
SBUF
\_SB.PC00.I2C4
SBUF
_STA
SCSS
SSDB
PAR_
PAR_
_DSM
4SF259T2
Iu%&q
_SB_PC00I2C2[
PMIC
_HID
INT3472
_CID
INT3472
_DDN
PMIC-CRDG2
_UID
_PLD
7_CRS
SBUF
\_SB.PC00.I2C2
SBUF
_STA
SCSS
4CLDB
PAR_
PAR_
>_DSM
Iu%&q
DEVM
I&_SB_[
A&WCCD
_HID
INTC1092
_STR
_INI
DEVM
_STA
WWEN
WCEN
WCS0
WCS1
WCS2
WDMC
_DSM
3:EL
ADBGs
Device Mode 
DEVM
DEVM
ADBGs
Get WDMC Table with WCS
pWCS0
WDMC
pWCS1
WDMC
pWCS2
WDMC
+ADBG
Unsupported regulatory is detected!!
WDMC
ADBGs
Set Device Mode 
pkDEVM
WCCD
_SB_
C0PF
C1PF
PLD1
\._SB_C0PF
PLD2
\._SB_C1PF
_SB_PC00THC0[
!TLC1
_ADR
_PLD
C0PF
	_STA
"TLC2
_ADR
_PLD
C0PF
	_STA
"TLC3
_ADR
_PLD
C0PF
	_STA
_SB_PC00THC1[
!TLC1
_ADR
_PLD
C1PF
	_STA
"TLC2
_ADR
_PLD
C1PF
	_STA
"TLC3
_ADR
_PLD
C1PF
	_STA
PCHA
._SB_PC00
HIDG
<gBUE
TP7G
HIDD
hHIDG
PS2D
lTPDH
PS2D
PS2D
,TP7D
hTP7G
I1I2CM
_T_0
_T_0
_T_0
IIC0
\_SB.PC00.I2C0
IIC0
DAD0
IIC0
DSP0piDAD0pjDSP0
IIC0
_T_0
IIC1
\_SB.PC00.I2C1
IIC1
DAD1
IIC1
DSP1piDAD1pjDSP1
IIC1
_T_0
IIC2
\_SB.PC00.I2C2
IIC2
DAD2
IIC2
DSP2piDAD2pjDSP2
IIC2
_T_0
IIC3
\_SB.PC00.I2C3
IIC3
DAD3
IIC3
DSP3piDAD3pjDSP3
IIC3
_T_0
IIC4
\_SB.PC00.I2C4
IIC4
DAD4
IIC4
DSP4piDAD4pjDSP4
IIC4
_T_0
IIC5
\_SB.PC00.I2C5
IIC5
DAD5
IIC5
DSP5piDAD5pjDSP5
IIC5
_T_0
IIC6
\_SB.PC00.I2C6
IIC6
DAD6
IIC6
DSP6piDAD6pjDSP6
IIC6
_T_0
IIC7
\_SB.PC00.I2C7
IIC7
DAD7
IIC7
DSP7piDAD7pjDSP7
IIC7
SPIM
_T_0
_T_0
_T_0
IIC7
\_SB.PC00.SPI1
IIC7
DPH7
IIC7
DSP7piDPH7pjDSP7
IIC7
_T_0
IIC8
\_SB.PC00.SPI2
IIC8
DPH8
IIC8
DSP8piDPH8pjDSP8
IIC8
E>UCMM	
_T_0
_T_0
_T_0
UCM0
\_SB.PC00.I2C0
\_SB.PC00.I2C0
\_SB.PC00.I2C0
\_SB.PC00.I2C0
UCM0
_T_0
UCM1
\_SB.PC00.I2C1
\_SB.PC00.I2C1
\_SB.PC00.I2C1
\_SB.PC00.I2C1
UCM1
_T_0
UCM2
\_SB.PC00.I2C2
\_SB.PC00.I2C2
\_SB.PC00.I2C2
\_SB.PC00.I2C2
UCM2
_T_0
UCM3
\_SB.PC00.I2C3
\_SB.PC00.I2C3
\_SB.PC00.I2C3
\_SB.PC00.I2C3
UCM3
_T_0
UCM4
\_SB.PC00.I2C4
\_SB.PC00.I2C4
\_SB.PC00.I2C4
\_SB.PC00.I2C4
UCM4
_T_0
UCM5
\_SB.PC00.I2C5
\_SB.PC00.I2C5
\_SB.PC00.I2C5
\_SB.PC00.I2C5
UCM5
_SB_PC00SPI1
SPIP
SPIX
_INI
pSDS7SPIPp
SPIX[
K7FPNT
_HID
FPTT
FPC1011
FPTT
FPC1020
FPTT
VFSI6101
FPTT
VFSI7500
FPTT
EGIS0300
FPTT
FPC1021
DUMY0000
_INI
SHPOGFPI
SHPOGFPS
_STA
FPTT
SPIP
H+_CRS
_T_0
BBUF
\_SB.GPI0
IBUF
GBUF
\_SB.GPI0
UBUF
\_SB.GPI0
BBUF
SPIN
GBUF
GPIN
IBUF
IPIN
UBUF
UPIN
IBUF
ILVL
IBUF
ITRG[
GBUF
GLVL
GBUF
8GTRGpGNUMGFPSSPINpGNUMGFPIGPINpINUMGFPIIPINpGNUMGFPIUPIN
FPTT
FPTT
ILVLp
ITRGp
GLVLp
GTRG
FPTT
ILVLp
ITRG
FPTT
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
FPTT
SPIMSPIX`aBBUF
FPTT
FPTM
SPIMSPIX`aBBUF
UBUFGBUF
FPTT
FPTM
SPIMSPIX`aBBUF
UBUFIBUF
FPTM
SPIMSPIX`aBBUF
GBUF
SPIMSPIX`aBBUF
IBUF
_SB_PC00SPI2
SPIP
SPIX
_INI
pSDS8SPIPp
SPIX[
K7FPNT
_HID
FPTT
FPC1011
FPTT
FPC1020
FPTT
VFSI6101
FPTT
VFSI7500
FPTT
EGIS0300
FPTT
FPC1021
DUMY0000
_INI
SHPOGFPI
SHPOGFPS
_STA
FPTT
SPIP
H+_CRS
_T_0
BBUF
\_SB.GPI0
IBUF
GBUF
\_SB.GPI0
UBUF
\_SB.GPI0
BBUF
SPIN
GBUF
GPIN
IBUF
IPIN
UBUF
UPIN
IBUF
ILVL
IBUF
ITRG[
GBUF
GLVL
GBUF
8GTRGpGNUMGFPSSPINpGNUMGFPIGPINpINUMGFPIIPINpGNUMGFPIUPIN
FPTT
FPTT
ILVLp
ITRGp
GLVLp
GTRG
FPTT
ILVLp
ITRG
FPTT
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
FPTT
SPIMSPIX`aBBUF
FPTT
FPTM
SPIMSPIX`aBBUF
UBUFGBUF
FPTT
FPTM
SPIMSPIX`aBBUF
UBUFIBUF
FPTM
SPIMSPIX`aBBUF
GBUF
SPIMSPIX`aBBUF
IBUF
._SB_PC02
HIDG
<gBUE
TP7G
HIDD
hHIDG
PS2D
lTPDH
PS2D
PS2D
,TP7D
hTP7G
I1I2CM
_T_0
_T_0
_T_0
IIC0
\_SB.PC02.I2C0
IIC0
DAD0
IIC0
DSP0piDAD0pjDSP0
IIC0
_T_0
IIC1
\_SB.PC02.I2C1
IIC1
DAD1
IIC1
DSP1piDAD1pjDSP1
IIC1
_T_0
IIC2
\_SB.PC02.I2C2
IIC2
DAD2
IIC2
DSP2piDAD2pjDSP2
IIC2
_T_0
IIC3
\_SB.PC02.I2C3
IIC3
DAD3
IIC3
DSP3piDAD3pjDSP3
IIC3
_T_0
IIC4
\_SB.PC02.I2C4
IIC4
DAD4
IIC4
DSP4piDAD4pjDSP4
IIC4
_T_0
IIC5
\_SB.PC02.I2C5
IIC5
DAD5
IIC5
DSP5piDAD5pjDSP5
IIC5
_T_0
IIC6
\_SB.PC02.I2C6
IIC6
DAD6
IIC6
DSP6piDAD6pjDSP6
IIC6
_T_0
IIC7
\_SB.PC02.I2C7
IIC7
DAD7
IIC7
DSP7piDAD7pjDSP7
IIC7
SPIM
_T_0
_T_0
_T_0
IIC7
\_SB.PC02.SPI1
IIC7
DPH7
IIC7
DSP7piDPH7pjDSP7
IIC7
_T_0
IIC8
\_SB.PC02.SPI2
IIC8
DPH8
IIC8
DSP8piDPH8pjDSP8
IIC8
E>UCMM	
_T_0
_T_0
_T_0
UCM0
\_SB.PC02.I2C0
\_SB.PC02.I2C0
\_SB.PC02.I2C0
\_SB.PC02.I2C0
UCM0
_T_0
UCM1
\_SB.PC02.I2C1
\_SB.PC02.I2C1
\_SB.PC02.I2C1
\_SB.PC02.I2C1
UCM1
_T_0
UCM2
\_SB.PC02.I2C2
\_SB.PC02.I2C2
\_SB.PC02.I2C2
\_SB.PC02.I2C2
UCM2
_T_0
UCM3
\_SB.PC02.I2C3
\_SB.PC02.I2C3
\_SB.PC02.I2C3
\_SB.PC02.I2C3
UCM3
_T_0
UCM4
\_SB.PC02.I2C4
\_SB.PC02.I2C4
\_SB.PC02.I2C4
\_SB.PC02.I2C4
UCM4
_T_0
UCM5
\_SB.PC02.I2C5
\_SB.PC02.I2C5
\_SB.PC02.I2C5
\_SB.PC02.I2C5
UCM5
_SB_PC02SPI1
SPIP
SPIX
_INI
pSDS7SPIPp
SPIX[
K7FPNT
_HID
FPTT
FPC1011
FPTT
FPC1020
FPTT
VFSI6101
FPTT
VFSI7500
FPTT
EGIS0300
FPTT
FPC1021
DUMY0000
_INI
SHPOGFPI
SHPOGFPS
_STA
FPTT
SPIP
H+_CRS
_T_0
BBUF
\_SB.GPI0
IBUF
GBUF
\_SB.GPI0
UBUF
\_SB.GPI0
BBUF
SPIN
GBUF
GPIN
IBUF
IPIN
UBUF
UPIN
IBUF
ILVL
IBUF
ITRG[
GBUF
GLVL
GBUF
8GTRGpGNUMGFPSSPINpGNUMGFPIGPINpINUMGFPIIPINpGNUMGFPIUPIN
FPTT
FPTT
ILVLp
ITRGp
GLVLp
GTRG
FPTT
ILVLp
ITRG
FPTT
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
FPTT
SPIMSPIX`aBBUF
FPTT
FPTM
SPIMSPIX`aBBUF
UBUFGBUF
FPTT
FPTM
SPIMSPIX`aBBUF
UBUFIBUF
FPTM
SPIMSPIX`aBBUF
GBUF
SPIMSPIX`aBBUF
IBUF
_SB_PC02SPI2
SPIP
SPIX
_INI
pSDS8SPIPp
SPIX[
K7FPNT
_HID
FPTT
FPC1011
FPTT
FPC1020
FPTT
VFSI6101
FPTT
VFSI7500
FPTT
EGIS0300
FPTT
FPC1021
DUMY0000
_INI
SHPOGFPI
SHPOGFPS
_STA
FPTT
SPIP
H+_CRS
_T_0
BBUF
\_SB.GPI0
IBUF
GBUF
\_SB.GPI0
UBUF
\_SB.GPI0
BBUF
SPIN
GBUF
GPIN
IBUF
IPIN
UBUF
UPIN
IBUF
ILVL
IBUF
ITRG[
GBUF
GLVL
GBUF
8GTRGpGNUMGFPSSPINpGNUMGFPIGPINpINUMGFPIIPINpGNUMGFPIUPIN
FPTT
FPTT
ILVLp
ITRGp
GLVLp
GTRG
FPTT
ILVLp
ITRG
FPTT
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
_T_0
FPTT
SPIMSPIX`aBBUF
FPTT
FPTM
SPIMSPIX`aBBUF
UBUFGBUF
FPTT
FPTM
SPIMSPIX`aBBUF
UBUFIBUF
FPTM
SPIMSPIX`aBBUF
GBUF
SPIMSPIX`aBBUF
IBUF
A	ISAR
ADBG
ISAR
BUF1
\._SB_USSV
b}bab\._SB_USSVb
\._SB_WFDE
PIN_
#STA_	
\._SB_GGOV
3ON__	ADBGs
PINH GPIO=
\._SB_SGOV
5OFF_	ADBGs
PINL GPIO=
\._SB_SGOV
_STA
_ON_
_OFF
PCHA
PPIN
(STA_	
_SB_PGPIGGOV
8ON__	ADBGs
PINH GPIO=
_SB_PGPISGOV
:OFF_	ADBGs
PINL GPIO=
_SB_PGPISGOV
_STA
_ON_
_OFF
CVFS
H7._SB_PC00[
K6SPFDADBG
SPFD Device Entry
_UID
SPFD
_DDN
Intel SPI OED Device
_HID
INTC10D0
PKG0
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VSPI
_DEP
CVFS
PKG0
A&_CRS
CBF1
\_SB.GPI0
\_SB.GPI0
CBF2
\_SB.GPI0
\_SB.GPI0
CBF3
\_SB.GPI0
\_SB.GPI0
VGB1
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
VSB1
\_SB.PC00.XHCI.RHUB.VSPI
CVFS
ADBG
SPFD _CRS returns resources for usb based cvf
PLID
CBF2VGB1
VSB1
PLID
PLID
CBF3VGB1
VSB1
CBF1VGB1
VSB1
\_SB.PC00
CVFDADBG
CVFD Device Entry
_UID
CVFD
_DDN
Intel CVF Device
_HID
INTC10CF
SID_	
HCID
_SB_PC00XHCIRHUB[
E:VGPOADBG
VGPO Virutal GPIO Device Entry
_UID
VGPO
_DDN
Intel UsbGpio Device
_HID
INTC10D1
PKG1
\_SB.PC00.XHCI.RHUB.HS04
PKG2
\_SB.PC00.XHCI.RHUB.HS06
(_DEP
CUPN
PKG1
CUPN
PKG2
CVFT
K,GPOTADBG
GPOT: Virtual GPIO Test Device Entry
_UID
GPOT
_HID
GPTS0000
_CID
GPTS0000
A'_CRS
SBUF
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
\_SB.PC00.XHCI.RHUB.VGPO
SBUF[
VIC0ADBG
VIC0: Virtual I2C Device Entry
_UID
VIC0
_DDN
Intel UsbI2C Device
_HID
INTC10D2
PKG1
\_SB.PC00.XHCI.RHUB.HS04
PKG2
\_SB.PC00.XHCI.RHUB.HS06
(_DEP
CUPN
PKG1
CUPN
PKG2
CVFT
IICTADBG
IICT: Virtual I2C Test device Entry
_UID
IICT
_HID
IIC0001
_CID
IIC0001
'_CRS
ADBG
IICT returning VIC0
VIIC
VIC1ADBG
VIC1: Virtual I2C Device Entry
_UID
VIC1
_DDN
Intel UsbI2C Device
_HID
INTC10D2
PKG1
\_SB.PC00.XHCI.RHUB.HS04
PKG2
\_SB.PC00.XHCI.RHUB.HS06
(_DEP
CUPN
PKG1
CUPN
PKG2
CVFT
IICTADBG
IICT: Virtual I2C Test device Entry
_UID
IICT
_HID
IIC0001
_CID
IIC0001
'_CRS
ADBG
IICT returning VIC1
VIIC
VSPIADBG
VSPI: Virtual SPI Device Entry
_UID
VSPI
_DDN
Intel UsbSPI Device
_HID
INTC10D3
PKG1
\_SB.PC00.XHCI.RHUB.HS04
PKG2
\_SB.PC00.XHCI.RHUB.HS06
(_DEP
CUPN
PKG1
CUPN
PKG2
CVFT
N	SPITADBG
SPIT: Virtual SPI Test device Entry
_UID
SPIT
_HID
VSPI0001
_CID
VSPI0001
_CRS
XBUF
\_SB.PC00.XHCI.RHUB.VSPI
XBUF
VMDE
VDSD
STD3
VDSDADBGs
VMD _DSD Method option:
VDSD
._SB_PC00[
VMD0
_ADR
\VDSD
VDSD
_DSD
StorageD3Enable
_PS0
ADBG
VMD _PS0
VMS0
VMS0
ADBG
VMD SATA0 Ctrlr D0 - Clear LTR ignore bit for SATA
ISATADBGs
LTR ignore bit status = 
ISAT
_PS3
ADBG
VMD _PS3
VMS0
VMS0
ADBG
VMD SATA0 Ctrlr D3 - Set LTR ignore bit for SATA
ISATADBGs
LTR ignore bit status
ISAT
CBAR
VCFB
pXBASVCFB}VCFB
VCFB}VCFB
VCFB}VCFB
VCFB[
VCFG
VCFB
VCFG
BAR0@
DCFB
pBAR0DCFB{DCFB
DCFB}DCFByh
DCFB}DCFByi
DCFB}DCFByj
DCFB
DCFB[
D<SP01
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
D<SP02
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
F<SP03
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
F<SP04
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
F<SP05
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
F<SP06
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
F<SP07
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
F<SP08
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
E<SP09
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
E<SP10
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
F<SP11
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
D<SP12
RPB_
RPD_
RPF_
RSPT
RSPI
_ADR
ID3C
#VR3D
ADBGs
VR3D: 
_ADR
VD3C_ADR
VPON
DCFB
pCBARRPB_RPD_RPF_DCFB[
DCFG
DCFB
DCFG
VDID 
VDID
VDID
ADBGs
VPON return as VDID=
VDID
ADBG
WAK Notify 0 to VMD controller
VDID
ADBGs
VPON VDID=
VDID
ADBG
Wait 10 ms for VMD controller to exit D3hot
ADBGs
VPONs: 
_ADR
ID3C
ADBG
VPON: Device is not in D3Cold
VDONRSPTRSPIRLA_["
ID3C
VPOF
ADBGs
VPOFs: 
_ADR
D3CVRSPTRSPI
RL23VDOFRSPTRSPIp
ID3C
RL23
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
DCFG
@pSCB0
L23E
L23E["
/L23E
ADBGs
VMD POF L23E TO
_ADR
SCB0ADBGs
VMD POF L23E TO 
_ADR
RLA_
DCFB
pCBAR
RPD_RPF_DCFB[
DCFG
DCFB
,DCFG
LASX
BFSCB0
L23R
DPGE
SCB0
ADBGs
VMD PON- Sticky bit is not set to 1 to: 
_ADR
L23Rp
1L23R
ADBGs
VMD PCIE L23R TO 
_ADR
SCB0p
LASX
ADBGs
VMD PCIE LASX TO 
_ADR
PRT0
RSPT
RSPI
_ADR
SD3C
#VS3D
ADBGs
VS3D: 
_ADR
VD3C_ADR
VSON
ADBGs
VSONs: 
_ADR
SD3C
ADBG
VMD RPON: no D3C
VDONRSPTRSPI["
SD3C
>VSOF
ADBGs
VSOFs: 
_ADR
D3CVRSPTRSPI
VDOFRSPTRSPIp
SD3C[
PRT1
RSPT
RSPI
_ADR
SD3C
#VS3D
ADBGs
VS3D: 
_ADR
VD3C_ADR
VSON
ADBGs
VSONs: 
_ADR
SD3C
ADBG
VMD RPON: no D3C
VDONRSPTRSPI["
SD3C
>VSOF
ADBGs
VSOFs: 
_ADR
D3CVRSPTRSPI
VDOFRSPTRSPIp
SD3C[
PRT2
RSPT
RSPI
_ADR
SD3C
#VS3D
ADBGs
VS3D: 
_ADR
VD3C_ADR
VSON
ADBGs
VSONs: 
_ADR
SD3C
ADBG
VMD RPON: no D3C
VDONRSPTRSPI["
SD3C
>VSOF
ADBGs
VSOFs: 
_ADR
D3CVRSPTRSPI
VDOFRSPTRSPIp
SD3C[
PRT3
RSPT
RSPI
_ADR
SD3C
#VS3D
ADBGs
VS3D: 
_ADR
VD3C_ADR
VSON
ADBGs
VSONs: 
_ADR
SD3C
ADBG
VMD RPON: no D3C
VDONRSPTRSPI["
SD3C
>VSOF
ADBGs
VSOFs: 
_ADR
D3CVRSPTRSPI
VDOFRSPTRSPIp
SD3C[
PRT4
RSPT
RSPI
_ADR
SD3C
#VS3D
ADBGs
VS3D: 
_ADR
VD3C_ADR
VSON
ADBGs
VSONs: 
_ADR
SD3C
ADBG
VMD RPON: no D3C
VDONRSPTRSPI["
SD3C
>VSOF
ADBGs
VSOFs: 
_ADR
D3CVRSPTRSPI
VDOFRSPTRSPIp
SD3C[
PRT5
RSPT
RSPI
_ADR
SD3C
#VS3D
ADBGs
VS3D: 
_ADR
VD3C_ADR
VSON
ADBGs
VSONs: 
_ADR
SD3C
ADBG
VMD RPON: no D3C
VDONRSPTRSPI["
SD3C
>VSOF
ADBGs
VSOFs: 
_ADR
D3CVRSPTRSPI
VDOFRSPTRSPIp
SD3C[
PRT6
RSPT
RSPI
_ADR
SD3C
#VS3D
ADBGs
VS3D: 
_ADR
VD3C_ADR
VSON
ADBGs
VSONs: 
_ADR
SD3C
ADBG
VMD RPON: no D3C
VDONRSPTRSPI["
SD3C
>VSOF
ADBGs
VSOFs: 
_ADR
D3CVRSPTRSPI
VDOFRSPTRSPIp
SD3C[
PRT7
RSPT
RSPI
_ADR
SD3C
#VS3D
ADBGs
VS3D: 
_ADR
VD3C_ADR
VSON
ADBGs
VSONs: 
_ADR
SD3C
ADBG
VMD RPON: no D3C
VDONRSPTRSPI["
SD3C
>VSOF
ADBGs
VSOFs: 
_ADR
D3CVRSPTRSPI
VDOFRSPTRSPIp
SD3C
VLVN
VV0D
VV1D
VV2D
VV3D
VD3A
VV0S
VV1S
VV2S
VV3S
SVRP
`ADBGs
Volume size is: 
 ADBG
Volume size over 32
p`jp
ADBGs
Adding to volume: 
A2_DSM
_T_0
_T_0
_T_0
RBUF
RBUF
SFUNp
SFUN
RBUF
_T_0
VLVNADBGs
Vol_Num:
VLVN
VLVN
SVRPkVV0DqVV0S
VLVN
SVRPkVV1DqVV1S
VLVN
SVRPkVV2DqVV2S
VLVN
SVRPkVV3DqVV3S
_T_0
ADBG
VMD Logical Volume _DSM.ON:
VVON
VVONa
ADBGs
ACPI Address of devices -
VVONa
uaVLON`VVON
_T_0
ADBG
VMD Logical Volume _DSM.OFF:
VVOF
VVOFa
ADBGs
ACPI Address of devices -
VVOFa
uaVLOF`VVOF
_T_0
ADBG
GET_RTD3_VOL_MASK unsupported by the driver
_T_0
VD3AADBGs
VMD Logical Volume _DSM.D3A:
VD3A
_T_0
ZPPB
ADBGs
VMD Zpodd in port :
ZPPB
ZPPB
IVRM
VV0S`
VV0D`
VV1S`
VV1D`
VV2S`
VV2D`
VV3S`
VV3D`
VD3C
VD3AIVRMh
K6D3CV
_T_2
_T_1
_T_0
_T_0
_T_0
_T_1
_T_1
_SB_PC00SAT0PRT0SPOF
_T_1
_SB_PC00SAT0PRT1SPOF
_T_1
_SB_PC00SAT0PRT2SPOF
_T_1
_SB_PC00SAT0PRT3SPOF
_T_1
_SB_PC00SAT0PRT4SPOF
_T_1
_SB_PC00SAT0PRT5SPOF
_T_1
_SB_PC00SAT0PRT6SPOF
_T_1
_SB_PC00SAT0PRT7SPOF
_T_0
_T_2
_T_2
_SB_PC00RP01POFF
_T_2
_SB_PC00RP02POFF
_T_2
_SB_PC00RP03POFF
_T_2
_SB_PC00RP04POFF
_T_2
_SB_PC00RP05POFF
_T_2
_SB_PC00RP06POFF
_T_2
_SB_PC00RP07POFF
_T_2
_SB_PC00RP08POFF
_T_2
_SB_PC00RP09POFF
_T_2
_SB_PC00RP10POFF
_T_2
_SB_PC00RP11POFF
_T_2
_SB_PC00RP12POFF
GDVDON
_T_2
_T_1
_T_0
_T_0
_T_0
_T_1
_T_1
_SB_PC00SAT0PRT0SPON
SAT0PRT0SPON
_T_1
_SB_PC00SAT0PRT1SPON
SAT0PRT1SPON
_T_1
_SB_PC00SAT0PRT2SPON
SAT0PRT2SPON
_T_1
_SB_PC00SAT0PRT3SPON
SAT0PRT3SPON
_T_1
_SB_PC00SAT0PRT4SPON
SAT0PRT4SPON
_T_1
_SB_PC00SAT0PRT5SPON
SAT0PRT5SPON
_T_1
_SB_PC00SAT0PRT6SPON
SAT0PRT6SPON
_T_1
_SB_PC00SAT0PRT7SPON
SAT0PRT7SPON
_T_0
_T_2
_T_2
_SB_PC00RP01PON_
^^.RP01PON_
_T_2
_SB_PC00RP02PON_
^^.RP02PON_
_T_2
_SB_PC00RP03PON_
^^.RP03PON_
_T_2
_SB_PC00RP04PON_
^^.RP04PON_
_T_2
_SB_PC00RP05PON_
^^.RP05PON_
_T_2
_SB_PC00RP06PON_
^^.RP06PON_
_T_2
_SB_PC00RP07PON_
^^.RP07PON_
_T_2
_SB_PC00RP08PON_
^^.RP08PON_
_T_2
_SB_PC00RP09PON_
^^.RP09PON_
_T_2
_SB_PC00RP10PON_
^^.RP10PON_
_T_2
_SB_PC00RP11PON_
^^.RP11PON_
_T_2
_SB_PC00RP12PON_
^^.RP12PON_
GDVDOF
_T_2
_T_1
_T_0
_T_0
_T_0
_T_1
_T_1
_SB_PC00SAT0PRT0SPOF
SAT0PRT0SPOF
_T_1
_SB_PC00SAT0PRT1SPOF
SAT0PRT1SPOF
_T_1
_SB_PC00SAT0PRT2SPOF
SAT0PRT2SPOF
_T_1
_SB_PC00SAT0PRT3SPOF
SAT0PRT3SPOF
_T_1
_SB_PC00SAT0PRT4SPOF
SAT0PRT4SPOF
_T_1
_SB_PC00SAT0PRT5SPOF
SAT0PRT5SPOF
_T_1
_SB_PC00SAT0PRT6SPOF
SAT0PRT6SPOF
_T_1
_SB_PC00SAT0PRT7SPOF
SAT0PRT7SPOF
_T_0
_T_2
_T_2
_SB_PC00RP01POFF
^^.RP01POFF
_T_2
_SB_PC00RP02POFF
^^.RP02POFF
_T_2
_SB_PC00RP03POFF
^^.RP03POFF
_T_2
_SB_PC00RP04POFF
^^.RP04POFF
_T_2
_SB_PC00RP05POFF
^^.RP05POFF
_T_2
_SB_PC00RP06POFF
^^.RP06POFF
_T_2
_SB_PC00RP07POFF
^^.RP07POFF
_T_2
_SB_PC00RP08POFF
^^.RP08POFF
_T_2
_SB_PC00RP09POFF
^^.RP09POFF
_T_2
_SB_PC00RP10POFF
^^.RP10POFF
_T_2
_SB_PC00RP11POFF
^^.RP11POFF
_T_2
_SB_PC00RP12POFF
^^.RP12POFF
IMVLON
_T_0
DRVA
phap
`ADBGs
VLON: The size of the buffer:
DRVA
DRVA
_T_0
_T_0
ADBG
VMD Logical volume - RP01
^.SP01VPON
_T_0
ADBG
VMD Logical volume - RP02
^.SP02VPON
_T_0
ADBG
VMD Logical volume - RP03
^.SP03VPON
_T_0
ADBG
VMD Logical volume - RP04
^.SP04VPON
_T_0
ADBG
VMD Logical volume - RP05
^.SP05VPON
_T_0
ADBG
VMD Logical volume - RP06
^.SP06VPON
_T_0
ADBG
VMD Logical volume - RP07
^.SP07VPON
_T_0
ADBG
VMD Logical volume - RP08
^.SP08VPON
_T_0
ADBG
VMD Logical volume - RP09 0/6/0
^.SP09VPON
_T_0
ADBG
VMD Logical volume - RP10 0/6/1
^.SP10VPON
_T_0
ADBG
VMD Logical volume - RP11 0/6/2
^.SP11VPON
_T_0
ADBG
VMD Logical volume - RP12 0/1/0
^.SP12VPON
_T_0
ADBG
VMD Logical volume - PRT0
^.PRT0VSON
_T_0
ADBG
VMD Logical volume - PRT1
^.PRT1VSON
_T_0
ADBG
VMD Logical volume - PRT2
^.PRT2VSON
_T_0
ADBG
VMD Logical volume - PRT3
^.PRT3VSON
_T_0
ADBG
VMD Logical volume - PRT4
^.PRT4VSON
_T_0
ADBG
VMD Logical volume - PRT5
^.PRT5VSON
_T_0
ADBG
VMD Logical volume - PRT6
^.PRT6VSON
_T_0
ADBG
VMD Logical volume - PRT7
^.PRT7VSON
FMVLOF
_T_0
DRVA
phap
`ADBGs
VLOF: The size of the Pkg:
DRVA
DRVA
_T_0
_T_0
ADBG
VMD Logical volume - RP01
^.SP01VPOF
_T_0
ADBG
VMD Logical volume - RP02
^.SP02VPOF
_T_0
ADBG
VMD Logical volume - RP03
^.SP03VPOF
_T_0
ADBG
VMD Logical volume - RP04
^.SP04VPOF
_T_0
ADBG
VMD Logical volume - RP05
^.SP05VPOF
_T_0
ADBG
VMD Logical volume - RP06
^.SP06VPOF
_T_0
ADBG
VMD Logical volume - RP07
^.SP07VPOF
_T_0
ADBG
VMD Logical volume - RP08
^.SP08VPOF
_T_0
ADBG
VMD Logical volume - RP09 0/6/0
^.SP09VPOF
_T_0
ADBG
VMD Logical volume - RP10 0/6/1
^.SP10VPOF
_T_0
ADBG
VMD Logical volume - RP11 0/6/2
^.SP11VPOF
_T_0
ADBG
VMD Logical volume - RP12 0/1/0
^.SP12VPOF
_T_0
ADBG
VMD Logical volume - PRT0
^.PRT0VSOF
_T_0
ADBG
VMD Logical volume - PRT1
^.PRT1VSOF
_T_0
ADBG
VMD Logical volume - PRT2
^.PRT2VSOF
_T_0
ADBG
VMD Logical volume - PRT3
^.PRT3VSOF
_T_0
ADBG
VMD Logical volume - PRT4
^.PRT4VSOF
_T_0
ADBG
VMD Logical volume - PRT5
^.PRT5VSOF
_T_0
ADBG
VMD Logical volume - PRT6
^.PRT6VSOF
_T_0
ADBG
VMD Logical volume - PRT7
^.PRT7VSOF
_SB_PC00RP01
0_PRW
P1WG
P1RN
GPRWGGPEP1WG
GPRW
_SB_PC00RP02
_PRW
GPRW
_SB_PC00RP03
1_PRW
WLWK
WLRP
GPRWGGPEWLWK
GPRW
_SB_PC00RP04
_PRW
GPRW
_SB_PC00RP05
1_PRW
P2WG
P2RN
GPRWGGPEP2WG
GPRW
_SB_PC00RP06
_PRW
P2WG
P2RN
GPRWGGPEP2WG
P3WG
P3RN
GPRWGGPEP3WG
GPRW
_SB_PC00RP07
1_PRW
WWKP
WWRP
GPRWGGPEWWKP
GPRW
_SB_PC00RP08
1_PRW
WLWK
WLRP
GPRWGGPEWLWK
GPRW
_SB_PC00RP09
_PRW
WWKP
WWRP
GPRWGGPEWWKP
P3WG
P3RN
GPRWGGPEP3WG
GPRW
_SB_PC00RP10
_PRW
P2WG
P2RN
GPRWGGPEP2WG
P5WG
P5RN
GPRWGGPEP5WG
GPRW
_SB_PC00RP11
_PRW
P3WG
P3RN
GPRWGGPEP3WG
P6WG
P6RN
GPRWGGPEP6WG
GPRW
_SB_PC00RP12
J	_PRW
P3WG
P3RN
GPRWGGPEP3WG
P4WG
P4RN
GPRWGGPEP4WG
P4WG
P4RN
GPRWGGPEP4WG
P7WG
P7RN
GPRWGGPEP7WG
GPRW
BCLR
hBBWRh`
BBWR
hiVAL_pjVAL_
BBRD
hiVAL_
VAL_
BWWR
hiVAL_pjVAL_
BWRD
hiVAL_
VAL_
BDWR
hiVAL_pjVAL_
BDRD
hiVAL_
VAL_
STRE
STR1
STR2
PphSTR1piSTR2p
"apBBRDSTR1`apBBRDSTR2`b
8XPTB
OBUF
`phOBUF
OBUF`
OBUF
.STDG
`apSTDGaijjr`
0`p`
<XPTS
LBUF
 pSTDGhLBUF
LBUF`
OBUF
`pLBUFOBUF
OBUF[
DSMC
DSMC
DSCH TPHDH
SMSW
DSCT 
_SB_
_INI
EV4_
DSCI
DSCH
HEADp
DSCT
TAILp
DSFH
HEADp
DSFT
TAILp
DSPH
HEADp
DSPT
TAILp
DSNH
HEADp
DSNT
TAILp
SMBA
WMBS
PSMI
SDBA
SDBS
&SNVC
WWPR
SMBA
WWPR
SCDW phSCDW
;SNWB
pSMBA`r`i`r`
WWPR
WWPR
SBY0
hiSVALpSVALSBY0
>SNRB
pSMBA`r`i`r`
WWPR
WWPR
SBY0
hiSVALpSBY0SVAL
<SNVP
pSMBA`r`i`r`
WWPR
WWPR
SDW0 
hiSVALpSVALSDW0
>SNVG
pSMBA`r`i`r`
WWPR
WWPR
SDW0 
hiSVALpSDW0SVAL
)GENS
pSMBIhi`
pSMBFhij`
9SMBI
SNVChrSMBA
WWPR
WWPR
SDW0 piSDW0AASM
SDW0
SMBF
iSNVCh
`cSNWBi`u`
`jSNVPi`r`
`AASMp
`cpSNRBi`iu`
`jpSNVGi`ir`
&AASM
SMIR
PSMI
SMIR
SCMD
SCMD
_SB_[
AMW0
_HID
PNP0C14
_UID
_WDG
INFO
DVST
ECD0
EC6A
EC6AQECCR
WED0
phECD0
WCAA
WQAA	BCLRINFO
pINFOa
BDWRINFO
DELLBDWRINFO
 WMIBDWRINFO
BDWRINFO
BDWRINFO
pINFOa
WQDS	BCLRDVSTp
ECCRpECCR`
ECCRpECCRaBDWRDVST
`BDWRDVST
apDVST`
:WMPS
VAL_[
EC6AQECCR
VAL_
ECCR
VAL_
ECCR
WSAA
WMBA
_T_0
(WBUFrWBUF
WMI0
WMI1
WMI2
WMI3
WMI0
WMI1
WMI2
WMI3
_T_0
_T_0
ODV0
IETM
_T_0
ODV0
IETM
_T_0
ODV0
IETM
_T_0
ODV0
IETM
pWMI_ja`
WMI_
pGENS
WQMO
FOMB
"!042
D$8J
5R6 C
lC$8
2@dD
>%04~
Vw_A
[0g/
Ay^y`ys1
Q^m|
g=_q
/z>4
qc:7
 =d'
;`sx
^0pw
``bD
E?XP
_	}$
nLtv
D``_!
/SVs
siCG
?Kac?Ct
L	<O!
" ks
~@X~
H%_SB_
DM07
hiWDAT
WDAT
;DM04
`apDM07h`b
bir`
h`INCTpjINCT
"DM00
BAST
BAST
BST0
BST0
"DM02
BAST
BAST
BST0 
BST0
#DM01
BAST
BAST
BST1@
BST1
DM08
ST00
ST00
MYBF
iph`p
aipDM00`
MYBFa
u`uap
MYBFuap
MYBFa`
DM03
ST00
ST00
MYBF
iph`p
aipDM00`
MYBFa
u`uapia
MYBFa
DM05
WDBF
WDBF
WD00
WDBF
WD04
WDBF
WD08p
WD00phWD04piWD08pGENS
!WDBF
WDBFWDBF[
WDBF
RSLT
RSLT
DM06
WDBF
sWDBFj`
WD00
WD04phWD00piWD04pGENS
RSLT
RBUF
STS_pRSLT
RBUF
pSTS_
RBUF
RBUF
_SB_[
AMW2
_HID
PNP0C14
_UID
WBAT
XWDG
BAIN
BAIN
DS12
BAIN
DS13
BAIN
DS30
BAIN
DS31
BAIN
 DS32
BAIN
(DS33
BAIN
0DS44
BAIN
8DS71
BAIN
FDS72
DB01
DS12
pDM05
BB00
BB08
BB10
BB18
 BB20
(BB28
0BB30
8BB38pBB00DS12pBB08DS13pBB10DS30pBB18DS31pBB20DS32pBB28DS33pBB30DS71pBB38DS72p
DS44
BM08
pDM05
ENUBpENUBDS12
 BM09
pDM05
STRBpSTRBDS30
 BM10
pDM05
 INTBpINTBDS32
 BM11
pDM05
0COLBpCOLBDS71
_WDG
DB01DM04XWDG
BLDS13DM04XWDG
ALDS31DM04XWDG
CLDS33DM04XWDG
ELDS44DM04XWDG
GLDS72
XWDG
DB00
`rh``[
DETO
DETO
H.STAD@
STLN pSTAD`pDM03`STLNa
DB08
`rh``[
GCAN
GCAN
STAD@
STLN pSTAD`pDM03`STLNa
=DB04
`rh``[
DETO
DETO
STAD@
STLN pDM03STADSTLNa
DB07
`rh``[
DETO
DETO
BSTR@
BOLN pDM03BSTRBOLNa
DB03
BASM
BASM
SHST
BASM
HNDL
BASM
IVALphHNDLpDM06
BASM`p
BASM
IVAL
M	DB05
BSTR
BSTR
RETN[
BSTR
ATTRphATTRpDM06
BSTR`p
RETN
RETN
BSTR
BSTR
VALUpVALU`[
DAEN
DAEN
DS40@
DS41 pDS40`pDM03`DS41b
DB06
BSTR
BSTR
RETN[
BSTR
ATTRphATTRpDM06
ATTR`p
RETN
RETN
BSTR
BSTR
VALU
VALU
BM01	pDM06
BM05	pDM06
BM02	pDM06
BM03	pDM06
BM06	pDM06
BM07	pDM06
BM04	
DS36
HSTT
pDM06
DS36
DS36
DS36
DS36
DS36p
HSTT
HSTT
HSTRpHSTR`[
DAEN
"DAEN
DS37@
DS38@
DS39 DS42@
DS43 p
apDS37
DS36a
uapDS42`pDM03`DS43cpc
DS36a
uapDS39
DS36a
uapDS38`pDM08`DS39bpb
DS36a
DS36u`
DS36
WMFL
BM07j
WMDL
BM01j
BM05j
BM02j
BM03j
BM06j
BM04j
WQAL	
DS16
DS17
BM09wh
`rDS30``pDM01``p`DS17[
DAST
DAST
DS00 DS01@
DS02 DS42@
DS43 DS03@
DS04 DS07@
DS08 DS25@
DS26 DS18 DS19 DS20 DS51
cpDS01`pDM03`DS02apabpa
DS16c
ucpDS42`pDM03`DS43apa
DS16c
ucpDS03`pDM03`DS04apa
DS16c
DS16c
ucpDB05bdpd
DS16c
ucpDS25`pDM03`DS26apa
DS16c
ucpDS19
DS16c
ucpDS20
DS16c
ucpDS51
DS16c
DS16p
DS16c
DS16u`
DS16
WQCL	
DS21
DS22
BM10wh
`rDS32``pDM01``p`DS22[
DAIT
DAIT
DS00 DS01@
DS02 DS42@
DS43 DS03@
DS04 DS25@
DS26 DS34 DS35 DS23 DS24 DS29 DS51
cpDS01`pDM03`DS02apabpa
DS21c
ucpDS42`pDM03`DS43apa
DS21c
ucpDS03`pDM03`DS04apa
DS21c
ucpDS35
DS21c
ucpDB06bdpd
DS21c
ucpDS25`pDM03`DS26apa
DS21c
ucpDS23
DS21c
ucpDS24
DS21c
ucpDS29
DS21c
ucpDS51
DS21c
DS21p
DS21c
DS21u`
DS21
WQEL	
DS47
BOOT
BOOT
INSTphINSTpDM06
BOOT`p
BOOT
BOOT
BFLDpBFLD`[
DAEN
DAEN
DS40@
DS41 DS45 DS46 p
cpDS40`pDM03`DS41apa
DS47c
ucpDS45
DS47c
ucpDS46
DS47c
DS46
dDS46pDB07BFLDdapa
DS47c
uduc
DS47p
DS47c
DS47u`
DS47
WQBL	
DS15
DS14
DS12
BM08wh
`rDS12``pDM01``p`DS14[
DAEN
DAEN
DS00 DS01@
DS02 DS42@
DS43 DS03@
DS04 DS07@
DS08 DS09@
DS10 DS25@
DS26 DS27@
DS28 DS51
DS11 p
cpDS01`pDM03`DS02apa
DS15c
ucpDS42`pDM03`DS43apa
DS15c
ucpDS03`pDM03`DS04apa
DS15c
ucpDS09`pDM03`DS10apa
DS15c
ucpDB03DS00dpDB00DS14dapa
DS15c
ucpDS25`pDM03`DS26apa
DS15c
ucpDS28
DS15c
dDS28pDB04DS27dapa
DS15c
uducpDS11
DS15c
dDS11pDB00DS14dapa
DS15c
uducpDS51
DS15c
DS15p
DS15c
DS15
WQGL	
DS54
DS55
DS71
BM11wh
`rDS71``pDM01``p`DS55[
DACT
6DACT
DS00 DS01@
DS02 DS42@
DS43 DS03@
DS04 DS51
DS53 p
cpDS01`pDM03`DS02apa
DS54c
ucpDS42`pDM03`DS43apa
DS54c
ucpDS03`pDM03`DS04apa
DS54c
ucpDS53
DS54c
dDS53pDB08DS55dapa
DS54c
uducpDS51
DS54c
DS54p
DS54c
DS54u`
DS54
WQMO
FOMB
8YCE+
ybgv
PJg 
(pNO
D4B4O
zC!0
;bz|
<h$b
p@}>3
S#y`g
Fdp~6
/\/]
S0\,~
>	tT
(LD#D
Dydc
B6N<
UwFB)9#A
@|x`p>Vq8v
Q	|q
 >18$
1`D_
DFA|
OA|Y
7(p]
Q^%pgn0F}
Qc47"z
n|,`c?
(1G{
%|C0A
_p7%_
 h`_
fdp@
NP>@
F)9SC
agG[
u0g.C
OJ>o
_B|2
Z5(S
Z}*5f,
4+ L
E64$
rA4|
p@@4
P@4"
Dz``O
oM "
_SB_[
AMW5
_HID
PNP0C14
_UID
WBIQ
XWDG
_WDG
BBM1
XWDG
BBD0
BBM1
pDM05
BIWPpBIWPBBD0
BBD0
pDM08BBD0
BITI
BINI
BITA
BINA
N	BBM2
BBD3
BBD3
BBD3
BBD3
BBD3wh
`ri``pDM08`
BIAEpDM08BIAE
BIALrBIAE
cpDM08cBIALdp
BBD3
pBIAL
BBD3
BBD3
BBD3
BBM3	
BBD4
BBD0
BBD4
BBD4
BBD4
BBD4pDM08BBD0
`aBIICp
BBD4
BBD4
pBIIC
BBD4
BBD4
BBM4
BBD5
BBD0
BBD5
BBD5
BBD5
BBD5pDM08BBD0
`aBIIT
`bBICN
RIDX
BBM2RIDXBIITBICN
>BBM6
BBD8
BBD8
ICMD
BBD8
IDATphICMDpiIDAT
GENS
BBD8
BBD8
BBM7
BCD0
BCD0
ISIZ
BCD0
ICMDpiISIZphICMDpISIZawa
BCD0
`aIDATpjIDAT
ICMD
ICMD
GENS
BCD0
BCD0
BBD1
BBD2
BBM5	
BBD6
BBD6
STAT
pBBD1`p
pBBD2`p
BBD0
STAT
STATpDM08BBD0
cbBIC2p
STAT
BIC2
pBBM6
RSTA
RSTA
STAT
STAT
STAT
WMBB
BBM3
BBM3
BBM4
BBM4
BBM5
BBM5
SLCP
SLCP
pBBM6
SLCP`
RSTA
RSTA
BBD7
pBBM6
RSTB
RSTB
BBD7
BBD7
GLCPpGLCP
BBD7
BBD7
BSIZpBSIZawa
 aBDATpBBM7
BSIZBDAT`
RSTD
RSTD
BBD9
pBBM7
RSTC
RSTC
BBD9
BBD9
QSIZpQSIZawa
`aQDATpQSIZ
BBD9
pQDAT
BBD9
BBD9
SBDRpBBM6
SBDR`
RSTE
RSTE
WQMO
FOMB
EC8	
,nB'c
 H[8
!^Dj
|,x(8
@:99
_388?e
!a *
8G0p
ExV3
|WdG
er5P
 >9X
)u0,z6
Q{ >
>^=~
>Gt0
?O}g
5^p@
ZN$d
D=m~/
 @nn
?v`	
Z5(S
Z}*5f
hT *U	
{A@Nk
"ZA4
+H`V
_SB_[
AMW4
_HID
PNP0C14
_UID
WAPW
XWDG
_WDG
XWDG
SE01	pDM06
WQPW	
PW00
PWSM
PWSM
NMID
PWSM
ISST
PWSM
MNLN
PWSM
MXLNpDM06
hPWSM`p
PWSMp
NMIDa
PW00`
u`pISST
PW00`
u`pMNLN
PW00`
u`pMXLN
PW00`
PW00
WMSI
SE01j
WQMO
FOMB
P2 $
e("Y
N`y0(!
Qc1<
)DIP.
8ICE{G
8y@R
ybgv
26:A
ddp.
|j W
aP,>j
52C{
H6p<
R}Z"
L#<A$y
HoO1
qS)@:F
 >9[
|iag
NYtXp
7JxP>
bX$H
^r|0
1Fx[0
6}j4j
_SB_[
DIAG
_HID
PNP0C14
_UID
WMDG
XWDG
_WDG
XWDG
DSMM
DSMM
SHND
DSMM
RSTS
DSMM
LATR
DSMM
EAX_
DSMM
EBX_
DSMM
ECX_
DSMM
 EDX_
DSMM
$BLEN
EA00
EA01
EA02
EA03
C003
h`aBF1_
BF1_
9C002
SRC_pSRC_`wk
jabDST_p`DST_
C000
h`EAXLpEAXLEA00r`
`pC003h`EAXLbr`EAXL`
h`EBXLpEBXLEA01r`
`pC003h`EA01cr`EA01`
h`ECXLpECXLEA02r`
`pC003h`ECXLdr`ECXL`
h`EDXLpEDXLEA03r`
`pC003h`EDXLep
SHNDp
RSTSp
LATRp
EAX_p
EBX_p
ECX_p
EDX_p
BLEN
EAXL
pbEAX_
EBXL
pcEBX_
ECXL
pdECX_
EDXL
peEDX_pDSMMf
EAXL
}LATR
LATRp
DSMMEAX_sDSMMbf
EBXL
}LATR
LATRp
DSMMEBX_sDSMMcf
ECXL
}LATR
LATRp
DSMMECX_sDSMMdf
EDXL
}LATR
LATRp
DSMMEDX_sDSMMef
C001
RATR
RATR
ATR_C002h
qRATR
{ATR_
,`ra
aC002h`qiaEA00raEA00a
{ATR_
,`ra
aC002h`qiaEA01raEA01a
{ATR_
,`ra
aC002h`qiaEA02raEA02a
{ATR_
,`ra
aC002h`qiaEA03
"WMDM
pC000j`pGENS
`apC001aj`
WQMO
FOMB
EC8	
%8pC79
#a02
|!86
0P()
_788? 
: Qp
	C8<~
(LD#D
{|cQ
qD'q
\BNJ
7>XH>
AaO<>
Z5(S
Z}*5fL
[B@N
_SB_[
VDGS
_HID
DELL0029
_CID
PNP0C90
_STR
TOKE
TOKE
TOK0
&_STA
pGENS
"TOK0
TOK0
TOK0
E%._SB_AMW0
WMEV
WMBU
WM__
SWEV
}WMEVhWMEV
CWEV
{WMEV
WMEV
WVSP
WM__BCLRWMBU
WVCU
WM__
4WVPT
pWM__`r`
WMBU
WMBUWM__WMWDphWMWDp`WM__
_WED	WVSP
WVCU
WMBU
ECD0
WVCU
WMBU
#{WMEV
CWEV
WVPT
WVPT
WVPT
={WMEV
CWEV
ECG4WVPT
WVPT
WVPT
WVPT
WVPT
WVPT
M	{WMEV
pEC0AWMBUWMBU
WMBU
WMI0
WMBU
WMI1
WMBU
WMI2
WMBU
WMI3
WMBU
WMI4
WMBU
WMI5
WMBU
WMI6
OSID
WMI1
WMI2
WMI0p
WMI1p
WMI2CWEV
{WMEV
WMI event DKL Update
WMBU
SIZE
WMBU
TYPE
WMBU
STYP
WMBU
STATp
SIZEp
TYPEp
STYPpECRB
wSTATCWEV
@WVCU
WMBU
#WMNF
_SB_AMW0SWEVh
\._SB_AMW0
_SB_[
AMWV
_HID
PNP0C14
_UID
ADDV
_WDG
IeWMDV
BFB0
BFB1
BFB2
[#ECM1
ECWB
BFB0pECRW
 `['ECM1
[#ECM1
ECWB
BFB0pECRW
`['ECM1
[#ECM1
ECWB
BFB0pECRB
(cpECU0BS02cc['ECM1
[#ECM1
ECWB
BFB0pECRW
$`['ECM1
[#ECM1
ECWB
BFB0pECRW
&c['ECM1
[#ECM1
ECWB
BFB0pECRB
)cpECU0BS03cc['ECM1
[#ECM1
ECWB
BFB0pECRW
c['ECM1
[#ECM1
ECWB
BFB0pECRW
c['ECM1
	[#ECM1
ECWB
BFB0pECRW
c['ECM1
[#ECM1
ECWB
BFB0pECRW
c['ECM1
[#ECM1
ECWB
BFB0pECRB
c['ECM1
[#ECM1
ECWB
BFB0pECRW
>`['ECM1
[#ECM1
ECWB
BFB0pECM8
`['ECM1
[#ECM1
ECWB
BFB0ECWB
pECRB
pECRB
l`ua
2['ECM1
['ECM1
[#ECM1
BANA
BAND
SBLK
SBLK
SBL1
SBLK
SBH1p
SBL1p
SBH1ECWB
BFB0p
dECWB
(SBH1ECWB
)SBL1ECWB
!pECRB
BBWRBANDbaubuduSBH1ucpBAND
BANA
BANA
['ECM1
BANA
[#ECM1
ECWB
BFB0pECRW
"`['ECM1
[#ECM1
AANA
AAND
ABLK
ABLK
ABL1
ABLK
ABH1p
ABL1pBFB1ABH1ECWB
BFB0p
dECWB
(ABH1ECWB
)ABL1ECWB
!pECRB
BBWRAANDbaubudpAAND
AANA
AANA
['ECM1
AANA
FSID
ECWB
pECRB
FSID
FSID
FSID
FSIDw
`dudpd
FSID
FANN
a`pECRB
obBBWRFANNcbucECWB
9apECRB
pbBBWRFANNcbucpECRB
qbBBWRFANNcbucuap
FANNc
pFANN
FSID
FSID
TSIB
TSMB
TMBX
TMBX
TMB0
TSMB
TSM0
TSMB
TSM1
TSMB
TSM2
TSMB
TSM4
TSMB
TSM5pECRB
`eue
TSID
`ECWB
0auap
pECRB
nTMB0pTMB0
TSMBb
ubBBWRTSIDdTSM5udBBWRTSIDdTSM0udBBWRTSIDdTSM1udBBWRTSIDdTSM2udBBWRTSIDdTSM4udv`p
TSIDd
pTSID
TSIB
TSIB
TSIB
WQMO
FOMB
	u*@
i<L$8
JA<T
|(>Q
6p8/
>Pg%
?@7f
r=>|
x#yL
< `<
v;a 
"0'|
w7`*
AAtP 
'`42
W98S
Microsoft Windows
NT5S
Microsoft Windows NT
WINM
Microsoft WindowsME: Millennium Edition
WXP_
Windows 2001
WLG_
Windows 2006
WIN7
Windows 2009
WIN8
Windows 2012
WN81
Windows 2013
WN10
Windows 2015
LINX
Linux
_SB_
ACOS
ACSE
OSID
ACOS
ACOSp
ACSE
\_OSI
_OSIWXP_p
ACOS
_OSIWLG_p
 ACOS
_OSIWIN7p
ACOS
_OSIWIN8p
ACOSp
ACSE
_OSIWN81p
ACOSp
ACSE
STRE_OS_W98Sp
ACOS
STRE_OS_WINMp
ACOS
STRE_OS_NT5Sp
ACOS
ACOS
OIDE
OSIDpACSE`
 STOS
OSIDGENS
ACOS
GENS
.ACSE
SOS0
STOS
SOS4
STOS
_SB_[
RTCO
RTCO
CIND
CDAT
CINDCDAT
@-OSTP
OSJG
\_OSI
_OSIWIN7p
OSTP
_OSIWN81p
OSTP
_OSIWN10p
OSTP[
DSMF
.DSMF
DSFH ECSW
DWRC
DWRS
DDDR
DMAK
DMAP
DSFT 
_SB_
DSFI
DSNN
)DSNN
DSNH P2KI
P2MI
NVDB
CMAX
CNOM
DSNT 
_SB_
DSNI
%_SB_
AMAC
_AUXMAC_#2800AF33DD04#
_SB_PC00GFX0
IVD5
IVD5
IVD6
IVD5
IVD7
IVD5
IVD8[
PCS_
PCS_@VVID
DCLS
"VINI
IVD6
DCLS
IVD6
VDP7
VDP7
VDP8
DINI
VDP8
_DOS
phVDP8VDP1
VDP8
_DOD
ECGB
IPTP
IPTP
IPTP
IPTP
CRT_
_ADR
_DCS
pVDP1
_DGS
pVDP1
_DSS
VDP2
LCD_
_ADR
ECGB
_DCS
pVDP1
_DGS
pVDP1
_DSS
VDP2
BRT0
DBCL
_BCL
OIDE
BRT1
BRT1
BRT2p
BRT2pGENS
	BRT1
BRT1bp
`apBBRDb`cpc
DBCL`
DBCL
_BCM	
OIDE
BRT3
BRT3
BRT4
BRT3
BRT5p
BRT4phBRT5phBRT0GENS
	BRT3
BRT3
_BQC
pBRT0`
DVI_
_ADR
_DCS
pVDP1
_DGS
pVDP1
_DSS
VDP2
DVI2
_ADR
_DCS
pVDP1
_DGS
pVDP1
_DSS
VDP2
DVI3
_ADR
_DCS
pVDP1
_DGS
pVDP1
_DSS
VDP2
DP__
_ADR
_DCS
pVDP1
_DGS
pVDP1
_DSS
VDP2
DP2_
_ADR
_DCS
pVDP1
_DGS
pVDP1
_DSS
VDP2
DP3_
_ADR
_DCS
pVDP1
_DGS
pVDP1
_DSS
VDP2
 BRT6
LCD_
LCD_
=ILID
IVD6
p^^^.LID0_LID`GLID`
LID0
IVD8["
ILDE
ILID
IVD1
IVD6
IVD2
IVD6
GDCKCDCK
CDCK
CLID
IVD8GLID
LID0
GLID
LID0
IVD4
p^^^.LID0_LIDIVD7
IVD3
IVD6
p^^^.LID0_LID`p`CLID
IVD7`
OSID
 GLID`
ILID
VDP2
VDP3
VDP3
VDP4
VDP3
VDP5
VDP3
VDP6p
VDP4phVDP5piVDP6GENS
VDP3
VDP3
VDP1
pi`y`
`}`h`pGENS
_SB_PC00RP12PXSX
EVD4
EVD4
EVD5
VOTF
PLMT
ECDX
ECPD
VIBF
VIBF
VIDR
SSBU
SSBU
SSDS
NOPE
HPEV
PCS_
PCS_@VVID
DCLS
PCS2
PCS2
SSID 
VINI
EVD5
DCLS
DCLS
VVID
VIDRp
EVD5
VVID
OSID
VDP1
pVDP1
NOPEpSSIDSSDS
VDP7
VDP7
VDP8
DINI
VDP8
EVD1
EVD5
EVD6
HPEV
VVID
PXSX
EVD3
EVD5
LID0
BRT6
EVD5
_SB_PC00RP12PXSXLCD_
LCD_
_SB_PC00RP12PXSXLCD_
LCD_
5EVD2
EVD5
VIDR
VOTF
piECDXp
ECPD["
PXSXi
HGPS	
CBBF
{CBBF
VOTF
VOTFECWB
ECDX
zCBBF
{PLMT
ECPDpECDXPLMTp
ECPD
#{PLMT
tPLMT
`aECWB
p`PLMT
EVD7
VOTF
NWAK
_SB_PC00RP12PXSXNGEN
CKNG
CKNG
OPTF
HDAE
HDAE
F	_SB_
PPCE
pGENS
`p`CPPC
PR00
TCNT
PR01
TCNT
PR02
PR03
TCNT
PR04
PR05
PR06
PR07
PCHS
APRE
_SB_PC00LPCB[
ECDV
_HID
_UID
ECRS
EC6A
EC6AQECCR
ECRI
$ECRIQOFST
LOB_
HIB_
ECMD
REQD
RESD
	_STA
_CRS
ECRS
DMIN
ECRS
DMAX
ECRS
CMIN
ECRS
CMAXp
0	`p`DMINp`DMAXp
4	`p`CMINp`CMAX
ECRS
FCEX	
GGRP	z{h
GNMB	
&GGPE
pGNMBhap
rwtb
_GPE
	ESPIp
ECIB
ECOR
B+ECOR
EC00
EC01
EC02
EC03
EC04
EC05
EC06
EC07
EC08
EC09
EC0A
EC0B
EC0C
EC0D
EC0E
EC0F
EC10
EC11
EC12
EC13
EC14
EC15
EC16
EC17
EC18
EC19
EC1A
EC1B
EC1C
EC1D
EC1E
EC1F
EC20
EC21
EC22
EC23
EC24
EC25
EC26
EC27
EC28
EC29
EC2A
EC2B
EC2C
EC2D
EC2E
EC2F
EC30
EC31
EC32
EC33
EC34
EC35
EC36
EC37
EC38
EC39
EC3A
EC3B
EC3C
EC3D
EC3E
EC3F
EC5A
EC5B
EC5C
EC5F
EC6B
EC6C
EC6D
EC6E
EC6F
EC70
EC71
EC72
EC75
EC76
EC77
EC78
EC7A
EC7E
EC80
EC81
EC82
EC83
EC84
EC85
EC86
EC87
EC88
EC89
EC8A
EC8B
EC8C
EC8D
EC8E
EC8F
EC90
EC91
EC92
EC93
EC94
EC95
EC96
EC97
EC98
EC99
EC9A
EC9B
EC9C
EC9D
EC9E
EC9F
ECA0
ECA1
ECA2
ECA3
ECA4
ECA5
ECA6
ECA7
ECA8
ECA9
ECAA
ECAB
ECAC
ECAD
ECAE
ECAF
ECB0
ECB1
ECB3
ECIN
pECG3LIDS^^^.GFX0GLIDLIDS
LID0
ECS3ECS2ACOSACSE
OIDE
GENS
OIDE
S0ID
EISC
EISC
EISC
PMED
EDPE
PMED
PMEDEISC
:_REG
SIME
ECRDECIN
ECRD
ECRD
 ECM9
ECINECS6h
PMED
EISC
)_Q66
ECRD
p[#ECMXd
NEVT['ECMX
N^ECR1	
ECRD
pEISC
pEC00`
pEC01`
pEC02`
pEC03`
pEC04`
pEC05`
pEC06`
pEC07`
pEC08`
	pEC09`
pEC0A`
pEC0B`
pEC0C`
pEC0D`
pEC0E`
pEC0F`
pEC10`
pEC11`
pEC12`
pEC13`
pEC14`
pEC15`
pEC16`
pEC17`
pEC18`
pEC19`
pEC1A`
pEC1B`
pEC1C`
pEC1D`
pEC1E`
pEC1F`
 pEC20`
!pEC21`
"pEC22`
#pEC23`
$pEC24`
%pEC25`
&pEC26`
'pEC27`
(pEC28`
)pEC29`
*pEC2A`
+pEC2B`
,pEC2C`
-pEC2D`
.pEC2E`
/pEC2F`
0pEC30`
1pEC31`
2pEC32`
3pEC33`
4pEC34`
5pEC35`
6pEC36`
7pEC37`
8pEC38`
9pEC39`
>pEC3E`
?pEC3F`
ZpEC5A`
[pEC5B`
_pEC5F`
kpEC6B`
lpEC6C`
mpEC6D`
npEC6E`
opEC6F`
ppEC70`
qpEC71`
vpEC76`
wpEC77`
~pEC7E`
pEC80`
pEC81`
pEC82`
pEC83`
pEC84`
pEC85`
pEC86`
pEC87`
pEC88`
pEC89`
pEC8A`
pEC8B`
pEC8C`
pEC8D`
pEC8E`
pEC8F`
pEC90`
pEC91`
pEC92`
pEC93`
pEC94`
pEC95`
pEC96`
pEC97`
pEC98`
pEC99`
pEC9A`
pEC9B`
pEC9C`
pEC9D`
pEC9E`
pEC9F`
pECA0`
pECA1`
pECA2`
pECA3`
pECA4`
pECA5`
pECA6`
pECA7`
pECA8`
pECA9`
pECAA`
pECAB`
pECAC`
pECAD`
pECAE`
pECAF`
pECB0`
pECB1`
pECB3`
ECR2
pECR1h`uhyECR1h
ara``
AHECW1
ECRD
EISC
piEC00
piEC01
piEC02
piEC03
piEC04
piEC05
piEC06
piEC07
piEC08
	piEC09
piEC0A
piEC0B
piEC0C
piEC10
piEC11
!piEC21
"piEC22
#piEC23
&piEC26
'piEC27
(piEC28
)piEC29
0piEC30
1piEC31
2piEC32
3piEC33
4piEC34
5piEC35
6piEC36
7piEC37
8piEC38
9piEC39
=piEC3D
>piEC3E
?piEC3F
[piEC5B
kpiEC6B
lpiEC6C
mpiEC6D
npiEC6E
opiEC6F
ppiEC70
qpiEC71
xpiEC78
~piEC7E
piEC80
piEC81
piEC82
piEC83
piEC84
piEC85
piEC86
piEC87
piEC88
piEC89
piEC8A
piEC8B
piEC8C
piEC8D
piEC8E
piEC8F
piEC90
piEC91
piEC92
piEC93
piEC94
piEC95
piEC96
piEC97
piEC98
piEC99
piEC9A
piEC9B
piEC9C
piEC9D
piEC9E
piEC9F
piECA0
piECA1
piECA2
piECA3
piECA4
piECA5
piECA6
piECA7
piECA8
piECA9
piECAA
piECAB
piECAC
piECAD
piECAE
piECAF
piECB0
GTVR
ECMB
ECMB
VDP4
ECMB
MBX2
ECMB
MBX3
ECMB
MBX4p
,VDP4phMBX2p
MBX3p
MBX4pGENS
,ECMB
ECMB`p`ECMB
MBX3
ECNV
ECWB
NVBR	EISC
NVPW	EISC
GPDS
ECRB
ECAK
ECCR
*ESBW
BY00pBY00OFSTpHIB_`y`
`}`LOB_`
RDBT
hiEDAT
EDAT
RESP
WRBT
RESPhWDATpiWDAT
ECEX
hava
apRDBTh`cpcREQDu`va
CMD_pCMD_ECMDpECMDa
RESPp
aWRBT`RESDu`va
RESP
ECRD
ECMX
EISC
ECIB
ECIB
ECIC
ECIB
ECP1
ECIB
ECP2phECICpiECP1pjECP2pGENS
ECIB
ECIBECIBpECIC`
+ECBT
_SB_PC00LPCBECDVECR1h`{`i`
ECB1
pECBThi`
ECRB
_SB_PC00LPCBECDVECR1h
ECRW
_SB_PC00LPCBECDVECR2h
ECWB
_SB_PC00LPCBECDVECW1hi
ECG1
ECRW
ECGD
ECRW
ECG2
ECBT
ECG3
ECBT
ECG4
ECBT
ECGC
ECBT
ECG5
pECRB
ECG7
pECRB
ECG8
pECRB
ECM1
ECG6
[#ECM1
pECG2bECWB
hpECRB
pECRW
``{`
pECRW
pECRW
['ECM1
ECM8	ECWB
LBUF
 pECRB
*apa
LBUF`
LBUF`
u`u`
OBUF
`pLBUFOBUF
OBUF
BS01
Unknown
BS02
Dell
Sony
Sanyo
Panasonic
Sony
Samsung SDI
Motorola
Dynapack
Unknown
BS03
PbAc
LION
NiCd
NiMH
NiZn
ZnAR
Unknown
ECU0
iau`p
bpXPTBbb
bpECM8bb
ECG9
[#ECM1
ECWB
pECRW
 `p`
pECRW
pECRW
"bpb
pECU0BS01
pECRW
&cpXPTSccpc
pECRB
)cpECU0BS03ccpc
pECRB
(cpECU0BS02ccpc
['ECM1
ECGZ
[#ECM1
ECWB
pECRW
 `p`
pECRW
pECRW
"bpb
pECRW
>cpc
pECU0BS01
pECRW
&cpXPTSccpc
pECRB
)cpECU0BS03ccpc
pECRB
(cpECU0BS02ccpc
['ECM1
ECGA
pECRB
ECGB
pECRB
ECS1
ECWB
ECS2
ECWB
hEISC
ECS6
ECWB
ECS3
ECWB
/EC0A	pECRB
`apECRB
hBBWRh`bu`
ECS4
ECWB
ECS5
ECWB
B2B1
ph`z`
`r`a`
B2B2
ph`x`
`aya
ar`a`
IAECS7
_SB_PC00AWAC
_SB_PC00AWAC_STA
RB__
RD__
MO__
YE__
CN__
DATA
DATA
S___
DATA
M___
DATA
H___
DATA
D___
DATA
ACT_
DATA
ACE_
DATA
DCT_
DATA
DCE_pACWAACT_pACETACE_pDCWADCT_pDCETDCE_
ACT_
_SB_PC00AWACDAY_D___p\/
_SB_PC00AWACHOR_H___p\/
_SB_PC00AWACMIN_M___p\/
_SB_PC00AWACSEC_S___p\/
_SB_PC00AWACMON_MO__p\/
_SB_PC00AWACYEARYE__p\/
_SB_PC00AWACCNTYCN__p\/
_SB_PC00AWACREGBRB__p\/
_SB_PC00AWACREGDRD__{RB__
`{RB__
{H___
pB2B1D___D___{H___
H___pB2B1H___H___pB2B1M___M___pB2B1S___S___pB2B1MO__MO__pB2B1YE__YE__pB2B1CN__CN__rH___bH___pACWAc
drcS___cxc
<S___crcdcrcM___cxc
<M___crcH___cxc
H___crcD___c
MO__
xYE__
xCN__
YE__
YE__
D___c
D___c
$xMO__
drMO__ddxd
dxcdD___
xH___
H___byb
pB2B2D___D___pB2B2H___H___pB2B2M___M___pB2B2S___S___}bH___H___pH___\/
_SB_PC00AWACHORApM___\/
_SB_PC00AWACMINApS___\/
_SB_PC00AWACSECAp}{RD__
D___
_SB_PC00AWACREGDp}RB__
_SB_PC00AWACREGB
H.NEVT
pECG1`pECGDaprya
DDDR
_SB_PC00LPCBECDVDPNT
_SB_PC00LPCBECDVDPNT
EV13
EV3_
EV3_
EV3_
EV3_
pECRB
_SB_IETMDHIBd
pECG3cEV3_
pECBT
cpECRB
-dEV14cd
EV5_
EV15
ECG4GENS
	GENS
EV5_
EV5_
EV5_
pECRB
cEV9_
pECRB
_SB_PC00RP12PXSX
_SB_PC00RP12PXSXFDBO
\._SB_NPCF
_SB_PC00RP12PXSX
_SB_PC00RP12PXSX
_SB_PC00RP12PXSX
_SB_PC00RP12PXSX
EV10
PWCH["
dSPNT
SMIE
_SB_PR00CSTF
_SB_PR00CSTF
_SB_PR00DGFF["
dSPNT
pECRB
_SB_PC00RP12PXSXFDBO
\._SB_NPCF
PWCH
pECG5`
`APREa{`
+APRE
EV16
{APRE
bEV17
EV17
	bEV17
{APRE
bEV17
EV17
	bEV17
{APRE
	bEV17
	EV17
bEV17
\._SB_EEAC
pECG8c
EV17
EV17
EV17
EV17
EV17
SMEE
ph`pGENS
\._SB_OSID
EV6_
EV6_
pGENS
`EV18`
SMIE
pGENS
SMEE`
EV7_
EV11
EV8_
_SB_PC00LPCB
 EINI
pECG5APRE{APRE
+APRE
_GPE
_L18
pECG7`
pECG3aEV3_
aEV3_
9_SB_
PELD
PETB
PETB
`pECRB
@W_SB_
EEAC
EABF
EABF
ECST
EABF
ECPAphECSTpiECPApGENS
EABF
EABFEABFpECST`
\_SB_
(PPRW
EPRW
pEEAC
EPRW
EPRW[
8LID0
_HID
_LID
pECG3`
_PRW
PPRW
_PSW
EEAC
PBTN
_HID
=_STA
_SB_HIDDBTLD
S0ID
OSYS
^^.HIDDBTLD
_PRW
PPRW
_PSW
EEAC
SBTN
_HID
BTNV
_SB_HIDDBTLD
S0ID
OSYS
^.HIDDBTLD
ECBT
HIDD
HIDD
ECB1
PBTN
PBTN
PBTN
SBTN
piLIDS
_SB_PC00GFX0GLID
PC00GFX0GLIDi
LID0
\_SB_[
AC__
_HID
ACPI0003
_PCL
_SB_BAT0BAT1
%_PSR
pECG5`{`
`PWRSp`PWRSPNOT
	_STA
ACEV
AC__
PR00
DGFF
E.\_SB_[
BAT0
_HID
_UID
_PCL
_SB_
_STA
pECG5`{`
_BIF
BIF0
ECG9
BIF0
BIF0
_BIX
BIX0
ECGZ
BIX0
BIX0
_BST
BST0
ECG6
BST0
BST0
_BTP
SIME
BTP0
BTP0
CMD_
BTP0
INDX
BTP0
BTPDp
CMD_p
INDXphBTPDp^^/
PC00LPCBECDVECEXBTP0`}`
BAT1
_HID
_UID
_PCL
_SB_
*_STA
pEEAC
pECG5`{`
_BIF
BIF1
ECG9
BIF1
BIF1
_BIX
BIX1
ECGZ
BIX1
BIX1
_BST
BST1
ECG6
BST1
BST1
_BTP
BTP1
BTP1
CMD_
BTP1
INDX
BTP1
BTPDp
CMD_p
INDXphBTPDp^^/
PC00LPCBECDVECEXBTP1`}`
BTEV
_T_0
BAT0
BAT1
BAT0
BAT0
BAT1
BAT1
BAT0
BAT1
_T_0
_T_0
BAT0
_T_0
BAT1
BAT0
"CBAT
BAT0
BAT1
pECG5`{`
+APRE
G9_SB_[
RCTL
_HID
DELLABC6
_INI
OIDE
RCTL
_STA
OIDE
4GRBT
DWRC
ECG4p
DWRS
OIDE
pECGC`
ARBT
CRBT
NRCT
DWRS
OIDE
RCTL
INLA
DWRC
RCTL
C-HIDD
_HID
INTC1077
HBSY
HIDX
HMDE
HRDY
BTLD
BTS1
_STA
OIDE
'HDDM
DPKG
""""
3333
DDDD
DPKG
HDEM
HBSY
HMDE
HIDX
HMDE
HDMM
HMDE
HDSM	phHRDY
HPEM	p
HBSY
HMDE
phHIDX
phHIDX
HIDD
HBSY["
HBSY
HBSYp
HIDX
NRBT
OIDE
HRDY
HPEM
*BTNL
\._SB_PBTN
PBTN
BTLDpBTNCBTS1
BTNE	p}{h
BTS1
BTNS
BTS1
BTNC
AEAB
HEB2
HEBC
AHDB
HEB1
H2BC
AHDB
HEB1
HEEC
AHDB
HEB2
_DSM
_T_0
_T_0
_T_0
_T_0
BTNL
_T_0
HDMM
_T_0
HDSM
_T_0
HDEM
_T_0
BTNS
_T_0
BTNE
_T_0
HEBC
_T_0
PC00LPCBECDVVGBS
_T_0
H2BC
_GPE
._SB_PC00
UPRW
pGENS
_SB_PC00XHCI
_PRW
pUPRW`
_SB_PC00SAT0PRT1
_STA
pGENS
_EJ0
GENS
_SB_PC00LPCBECDV
._SB_PBTN[
DSMP
DSMP
DSPH IDMN
IDPC
DLPN(HFSE
TPPDH
BMID
HDRS
RDF0
RDF1
RDF6
WWRS
CDID
DSPT 
_SB_
DSPI
PS2D
_SB_PC00LPCB
P2KN
DLLK0CB2
PS2K
_HID
P2KN
_CID
	_STA
_CRS
_PRS
_SRS	
P2MN
DLL0CB2
PS2M
_HID
P2MN
_STA
PS2D
_CID
_CRS
_PRS
_SRS	
_SB_PC00LPCBECDV
CMFC
_T_2
_T_1
_T_0
RTVL
_T_0
_T_0
_T_1
_T_1
_T_2
_T_2
RTVL
RTVL
pIDMN
RTVL
pIDPC
RTVL
_T_2
RTVL
pzDLPN
RTVL
p{DLPN
RTVL
RTVL
RTVL
RTVL
RTVL
RTVL
RTVL
_SB_PC00I2C0
I2CN
I2CX
_INI
pSDS0I2CNp
I2CX[
O#TPL0
HID2
SBFB
\_SB.PC00.I2C0
SBFG
\_SB.GPI0
SBFI
SBFB
BADR
SBFB
SPED
SBFG
INT1
SBFI
INT2
_INI
OSYS
SRXOT0GI
pGNUMT0GIINT1pINUMT0GIINT2
TPLM
SHPOT0GI
TPPD
TPPD
_HID
CUST0000
_HIDpTPLHHID2pTPLBBADR
TPLS
SPED
TPLS
SPED
TPLS
SPED
_HID
XXXX0000
_CID
PNP0C50
_S0W
9_DSM
hHIDG
HIDDhijkHID2
hTP7G
TP7DhijkSBFBSBFG
8_STA
GGIV
TPLTp
I2CN
TPLT
{I2CN
_CRS
OSYS
SBFI
TPLM
I2CMI2CXBADRSPEDSBFG
I2CMI2CXBADRSPEDSBFI
_SB_PC00I2C3
I2CN
I2CX
_INI
pSDS3I2CNp
I2CX[
D%TPD0
HID2
SBFB
\_SB.PC00.I2C3
SBFG
\_SB.GPI0
SBFI
SBFB
BADR
SBFB
SPED
SBFG
INT1
SBFI
INT2
_INI
TPHD
OSYS
SRXOGPDI
pGNUMGPDIINT1pINUMGPDIINT2
TPDM
SHPOGPDI
TPHD
TPHD
ITPNpTPDHHID2pTPDBBADR
TPDS
SPED
TPDS
SPED
TPDS
SPED
\_OSI
ITPN
DELL0CB2
_HID
ITPN
_CID
PNP0C50
_S0W
DRDY
_DSM
DRDY
hHIDGp
DRDYEV12
hHIDG
HIDDhijkHID2
hTP7G
TP7DhijkSBFBSBFG
_STA
TPDT
{I2CN
_CRS
OSYS
SBFI
TPDM
I2CMI2CXBADRSPEDSBFG
I2CMI2CXBADRSPEDSBFI
WRTO
_SB_PC00RP07
BRST
pWBRS
BRST
pPBRS
BRST
RSTG
pPRST
RSTG
pWPRP
RSTG
PWRG
pWFCP
PWRG
pPFCP
PWRG
WAKG
pWWKPWAKG
SCLK
WKEN
WOFF
OFEN
ONEN
$_S0W
WRTO
WRTO
$_S4W
WRTO
WRTO
_DSW
ADBG
_DSW PCIe
ADBGSLOT
WKENADBG
PCIE Sx DisWak
WKENADBG
PCIE D3 EnWak
ADBG
PCIE D0 DisWak
WWEN
WRTO
F'PXP5
2_STA
VDID
ADBGs
_STA no RP 
SLOT
PSTA
_ON_
p[#WWMT
`ADBG
WWAN _ON WWMT Mutex:Acquired Try Done
ADBG
WWAN _ON WWMT Mutex:Acquired Done
VDID
ADBGs
_ON no RP 
SLOT
['WWMT
OFEN
ADBG
WWAN is already ON.
['WWMT
SHPOWAKG
PON5L23D
WOFF
WOFF
WOFF["TR2PADBGs
SLP TR2P 
TR2P
OFEN['WWMTADBG
WWAN _ON WWMT Mutex:Release Done
_OFF
p[#WWMT
`ADBG
WWAN _OFF WWMT Mutex:Acquired Try Done
ADBG
WWAN _OFF WWMT Mutex:Acquired Done
VDID
ADBGs
_OFF no RP
SLOT
['WWMT
OFEN
ADBG
WWAN is already OFF.
['WWMT
DL23POF5p
WKENp
OFEN['WWMTADBG
WWAN _OFF WWMT Mutex:Release Done
PON5
ADBGs
PON5 RP 
SLOT
PSD0SLOT
WOFF
WOFF
xt[3WOFF
`ADBGs
SLP TFDI 
TFDI
`TFDI["tTFDI`
PWRG
ADBG
WWAN PWR ON
\.PIN_ON__PWRG["TN2BADBGs
SLP TN2B 
TN2B
SCLK
SPCOSCLK
\.PIN_OFF_RSTG
POF5
ADBGs
POFF5 RP 
SLOT
\.PIN_ON__RSTG["
4PSD3SLOT
SCLK
SPCOSCLK
WKEN
["TB2FADBGs
TB2F 
TB2F
ADBG
WWAN PWR OFF
PWRG
\.PIN_OFF_PWRG
WOFF
p[3WOFF
WAKG
WAKG
WKENADBG
Enable WAKE
SHPOWAKG
ADBG
Disable WAKE
SHPOWAKG
PXSX
_PS0
ADBG
WWAN _PS0
LASX
ADBG
WWAN _PS0 LASX TO
u`ADBGs
_PS0 LASX Delay Time 
_PS3
ADBG
WWAN _PS3
PXP_
2_STA
VDID
ADBGs
_STA no RP 
SLOT
PSTA
_ON_
VDID
ADBGs
_ON no RP 
SLOT
ONEN
SHPOWAKG
WOFF
WOFF
xt[3WOFF
PON_L23D
WOFF
WOFF
WOFF["
OFENp
ONEN
_OFF
VDID
ADBGs
_OFF no RP
SLOT
OFEN
DL23POFF
WKEN
\.PIN_ON__BRST["
ADBG
WWAN PWR OFF
\.PIN_OFF_PWRG
WOFF
p[3WOFF
WAKG
WAKG
WKENADBG
Enable WAKE
SHPOWAKG
ADBG
Disable WAKE
SHPOWAKG
WKENp
OFENp
ONEN
PSTA
PWRG
\.PIN_STA_PWRGADBGs
PSTA OFF 
SLOT
(\.PIN_STA_RSTGADBGs
PSTA OFF 
SLOT
ADBGs
PSTA ON 
SLOT
PON_
ADBGs
PON RP 
SLOT
PSD0SLOT
WOFF
WOFF
PWRG
ADBG
WWAN PWR ON
\.PIN_ON__PWRG["PEP0ADBGs
PEP0 
PEP0
\.PIN_OFF_BRST["
SCLK
SPCOSCLK
WOFF
WOFF
d\.PIN_OFF_RSTG
POFF
ADBGs
POFF RP 
SLOT
\.PIN_ON__RSTGPSD3SLOT
SCLK
SPCOSCLK
WRTO
!_PR0
WWEN
PXP5
PXP_
WRTO
!_PR3
WWEN
PXP5
PXP_
_GPE
AL6F
\._SB_ISME
\._SB_SHPO
_SB_PC00RP07
\._SB_CAGS
WWDM
_SB_[
WADN
_HID
FIBO0001
_CID
FIBO0001
_STR
_INI
WWDM
_STA
WWRS
_DSM
SGOVWFCP
SGOVWFCP
._SB_PC00
HIDW
_T_0
_T_0
_T_0
_SB_HIDDHPEM
^^.HIDDHPEM
P8XH
_T_0
\._SB_SBTN
SBTN
P8XH
_T_0
\._SB_PBTN
PBTN
_T_0
\._SB_PBTN
PBTN
"HIWC
GBES
_SB_PC00GLAN
DUID
DMAK
_DSD
DMAP
ppU1)(e
DmaProperty
DUID
ppU1)(e
DmaProperty
DUID
PNOT
!TRST
\._SB_SGOV
_SB_[
ECMO
_HID
PNP0C14
_UID
WMEC
XSTA
MOBS
XWDG
ECSI
ECSIQECDB
_WDG
XWDG
"WMOA
WMFCj
WMVCj
WMFC	p^^/
PC00LPCBECDVFCEXh`
WMVC	WRMOhp
ECDBp
apECDBa
pECDBau`
pECDBau`
RDMO
WRMO	p
h`BUFLr`
wBUFL
IBUF[
MMIO
MOBS
MMIOPMBUF@
pIBUFMBUFp
BUFLp
IBUF
RDMO
MMIO
MOBS
MMIOPMBUF@
pBWRDMBUF
BUFF
BUFF
BUFLp`BUFLp
a`pBBRDMBUFa
BUFFra
MBUF
BUFF
K9EMIB
_T_3
_T_2
_T_1
_T_0
_T_0
_T_0
_T_1
_T_1
C0S0
C0S0
_T_1
C0S1
C0S1
_T_1
C0S2
|c{	
C0S2
_T_1
C0S3
C0S3
_T_1
C0S4
C0S4
_T_1
C0S5
C0S5
_T_0
_T_2
_T_2
C2S1
C2S1
_T_2
C2S3
C2S3
_T_0
_T_3
_T_3
C3S0
C3S0
_T_3
C3S2
C3S2
:EMIC
ECIB
ECOB
pEMIBhiECIBpWMOA
ECIBECOB
ECOB
ROEV	
POVR
OBUF
OBUF
OB00
OBUF
OB01
OBUF
OB02
OBUF
OB03
OBUF
OB04
OBUF
OB05pODV0OB00pODV1OB01pODV2OB02pODV3OB03pODV4OB04pODV5OB05p
POVR
pOBUF
POVR
POVR
WOEV	
_T_0
INDX
VAL_
INDX
_T_0
_T_0
pVAL_ODV0
_T_0
pVAL_ODV1
_T_0
pVAL_ODV2
_T_0
pVAL_ODV3
_T_0
pVAL_ODV4
_T_0
pVAL_ODV5
IETM
"WMBE
ROEVj
WOEVj
WQMO
FOMB
P2 $
e("Y
N`y0(!
Qc1<
)DIP.
8ICEc
Gz"Q
9xxO r
!<9x&O
3xX8
GuB'a
!^Q<
l@Nk
%1~7
n~>[
N|v0
Ix#=e
	{,0
?+O?*
yO5H
zCeAo
E=;Q
	x9F
PCHA
_SB_PC00SAT0
SATC	
ADBG
Win Sata DSM UUID : E4DB149B-FCFE-425b-A6D8-92357D78FC7F
SATD
_T_0
_T_0
_T_0
ADBG
Win Sata DSM fun 0
S0ID
PUIS
PRT0
GTF0
_SDD
GTF0
FEAT
GTF0
CMMD
W083
W086
{W083
{W086
FEATp
CMMD
_GTF
GTF0
PRT1
GTF0
_SDD
GTF0
FEAT
GTF0
CMMD
W083
W086
{W083
{W086
FEATp
CMMD
_GTF
GTF0
PRT2
GTF0
_SDD
GTF0
FEAT
GTF0
CMMD
W083
W086
{W083
{W086
FEATp
CMMD
_GTF
GTF0
PRT3
GTF0
_SDD
GTF0
FEAT
GTF0
CMMD
W083
W086
{W083
{W086
FEATp
CMMD
_GTF
GTF0
PRT4
GTF0
_SDD
GTF0
FEAT
GTF0
CMMD
W083
W086
{W083
{W086
FEATp
CMMD
_GTF
GTF0
PRT5
GTF0
_SDD
GTF0
FEAT
GTF0
CMMD
W083
W086
{W083
{W086
FEATp
CMMD
_GTF
GTF0
PRT6
PRT6
GTF0
_SDD
GTF0
FEAT
GTF0
CMMD
W083
W086
{W083
{W086
FEATp
CMMD
_GTF
GTF0
PRT7
PRT7
GTF0
_SDD
GTF0
FEAT
GTF0
CMMD
W083
W086
{W083
{W086
FEATp
CMMD
_GTF
GTF0
WFFD
_SB_
WFRT
p[#WWMT
`ADBG
WWAN Flash Reset Mutex: Acquired Try Done
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP01PXSXFHRF
PC00RP01PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP01PXSX
_SB_PC00RP01PXSXSHRF
PC00RP01PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP01PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP01PXSXDOSV
PC00RP01PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP02PXSXFHRF
PC00RP02PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP02PXSX
_SB_PC00RP02PXSXSHRF
PC00RP02PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP02PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP02PXSXDOSV
PC00RP02PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP03PXSXFHRF
PC00RP03PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP03PXSX
_SB_PC00RP03PXSXSHRF
PC00RP03PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP03PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP03PXSXDOSV
PC00RP03PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP04PXSXFHRF
PC00RP04PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP04PXSX
_SB_PC00RP04PXSXSHRF
PC00RP04PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP04PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP04PXSXDOSV
PC00RP04PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP05PXSXFHRF
PC00RP05PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP05PXSX
_SB_PC00RP05PXSXSHRF
PC00RP05PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP05PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP05PXSXDOSV
PC00RP05PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP06PXSXFHRF
PC00RP06PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP06PXSX
_SB_PC00RP06PXSXSHRF
PC00RP06PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP06PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP06PXSXDOSV
PC00RP06PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP07PXSXFHRF
PC00RP07PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP07PXSX
_SB_PC00RP07PXSXSHRF
PC00RP07PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP07PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP07PXSXDOSV
PC00RP07PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP08PXSXFHRF
PC00RP08PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP08PXSX
_SB_PC00RP08PXSXSHRF
PC00RP08PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP08PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP08PXSXDOSV
PC00RP08PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP09PXSXFHRF
PC00RP09PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP09PXSX
_SB_PC00RP09PXSXSHRF
PC00RP09PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP09PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP09PXSXDOSV
PC00RP09PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP10PXSXFHRF
PC00RP10PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP10PXSX
_SB_PC00RP10PXSXSHRF
PC00RP10PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP10PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP10PXSXDOSV
PC00RP10PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP11PXSXFHRF
PC00RP11PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP11PXSX
_SB_PC00RP11PXSXSHRF
PC00RP11PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP11PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP11PXSXDOSV
PC00RP11PXSXDOSV
WWRP
ADBG
Start WWAN Warm Reset
ADBG
Start WWAN Cold Reset
_SB_PC00RP12PXSXFHRF
PC00RP12PXSXFHRFh["iADBGs
WFRT Delay1  
PC00RP12PXSX
_SB_PC00RP12PXSXSHRF
PC00RP12PXSXSHRF["jADBGs
WFRT Delay2  
PC00RP12PXSX
ADBG
End WWAN Warm Reset
['WWMTp
`ADBG
WWAN Warm Reset Mutex: Release Done
_SB_PC00RP12PXSXDOSV
PC00RP12PXSXDOSV
['WWMT[
MFFD
_HID
INTC1073
_STR
_STA
WFFD
@	_DSM
ADBG
MFFD FLDR
WFRT
ADBG
MFFD PLDR
WFRT
_S0_
SS1_
_S1_
SS3_
_S3_
SS4_
_S4_
_S5_
	PTS_
WAK_
_SB_PC00XDCI
_SB_PC00XDCI
XDAT
F	EV1_
ECS1
ECS1hi
ECS7
ECS7hi
TRST
TRSThi
_SB_PC00GFX0IVD4
_SB_PC00GFX0IVD4hi
_SB_PC00RP12PXSXEVD7
_SB_PC00RP12PXSXEVD7hi
EV2_
\._SB_CBAT
\._SB_CBAThi
_SB_HIDDNRBT
_SB_HIDDNRBThi
\._SB_OSJG
\._SB_OSJGhi
_SB_PC00GFX0IVD3
_SB_PC00GFX0IVD3hi
_SB_PC00LPCBECDVECM9
_SB_PC00LPCBECDVECM9hi
_SB_PC00RP12PXSXNWAK
_SB_PC00RP12PXSXNWAKhi
_SB_RCTLNRCT
_SB_RCTLNRCThi
\._SB_SOS4
\._SB_SOS4hi
O	EV3_
\._SB_BTNV
\._SB_BTNVhi
_SB_PC00GFX0ILDE
_SB_PC00GFX0ILDEhi
_SB_PC00RP12PXSXEVD3
_SB_PC00RP12PXSXEVD3hi
\._SB_PELD
\._SB_PELDhi
EV4_
\._SB_DSCI
\._SB_DSCIhi
\._SB_DSFI
\._SB_DSFIhi
\._SB_DSNI
\._SB_DSNIhi
\._SB_DSPI
\._SB_DSPIhi
\._SB_OSJG
\._SB_OSJGhi
_SB_PC00GFX0DINI
_SB_PC00GFX0DINIhi
_SB_PC00GFX0VINI
_SB_PC00GFX0VINIhi
_SB_PC00LPCBEINI
_SB_PC00LPCBEINIhi
_SB_PC00RP12PXSXDINI
_SB_PC00RP12PXSXDINIhi
_SB_PC00RP12PXSXVINI
_SB_PC00RP12PXSXVINIhi
\._SB_SOS0
\._SB_SOS0hi
0EV5_
WMNF
WMNFhi
\._SB_PETB
\._SB_PETBhi
EV6_
_SB_PC00GFX0BRT6
_SB_PC00GFX0BRT6hi
_SB_PC00RP12PXSXBRT6
_SB_PC00RP12PXSXBRT6hi
EV7_
_SB_PC00GFX0IVD1
_SB_PC00GFX0IVD1hi
_SB_PC00RP12PXSXEVD1
_SB_PC00RP12PXSXEVD1hi
3EV8_
_SB_PC00GFX0IVD2
_SB_PC00GFX0IVD2hi
;EV9_
_SB_PC00RP12PXSXEVD6
_SB_PC00RP12PXSXEVD6hi
;EV10
_SB_PC00RP12PXSXEVD2
_SB_PC00RP12PXSXEVD2hi
!EV11
\._SB_PPCE
\._SB_PPCEhi
;EV12
_SB_PC00LPCBECDVEDPE
_SB_PC00LPCBECDVEDPEhi
EV13
_SB_HIDDNRBT
_SB_HIDDNRBThi
_SB_RCTLNRCT
_SB_RCTLNRCThi
EV14
+EV15
_SB_RCTLINLA
_SB_RCTLINLAhi
!EV16
\._SB_ACEV
\._SB_ACEVhi
!EV17
\._SB_BTEV
\._SB_BTEVhi
EV18
