module CLOCK(clk_50,CONST_9600,SAMPLE,CHANGE);
input clk_50,CHANGE;
output reg CONST_9600,SAMPLE;

reg [15:0]count;
reg [15:0]const;

always@(posedge clk_50)
begin
	if(CHANGE)
		begin
		if(count<5200)
			begin
			count=count+1;
			CLK=0;
			end
		else
			begin
			count=0;
			CLK=1;
			end
		end
	else
		begin
		if(count<1300)
			begin
			count=count+1;
			CLK=0;
			end
		else
			begin
			count=0;
			CLK=1;
			end
		end
		
	if(const<5200)
		begin
		const=const+1;
		CONST_9600=0;
		end
	else
		begin
		const=0;
		CONST_9600=1;
		end
end

endmodule