Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Sep  4 23:08:21 2023
| Host             : DESKTOP-MPMJC1F running 64-bit major release  (build 9200)
| Command          : report_power -file pipeline_cycle_power_routed.rpt -pb pipeline_cycle_power_summary_routed.pb -rpx pipeline_cycle_power_routed.rpx
| Design           : pipeline_cycle
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 15.407 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 15.161                           |
| Device Static (W)        | 0.247                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 11.4                             |
| Junction Temperature (C) | 98.6                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.857 |     4973 |       --- |             --- |
|   LUT as Logic           |     2.290 |     1663 |     20800 |            8.00 |
|   CARRY4                 |     0.225 |       89 |      8150 |            1.09 |
|   LUT as Distributed RAM |     0.175 |      512 |      9600 |            5.33 |
|   Register               |     0.125 |     1695 |     41600 |            4.07 |
|   F7/F8 Muxes            |     0.035 |      768 |     32600 |            2.36 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       10 |       --- |             --- |
| Signals                  |     5.968 |     3058 |       --- |             --- |
| I/O                      |     6.336 |       45 |       210 |           21.43 |
| Static Power             |     0.247 |          |           |                 |
| Total                    |    15.407 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     9.031 |       8.881 |      0.151 |
| Vccaux    |       1.800 |     0.259 |       0.230 |      0.029 |
| Vcco33    |       3.300 |     1.779 |       1.778 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| pipeline_cycle                    |    15.161 |
|   confreg0                        |     0.215 |
|   data_ram_4k                     |     0.305 |
|     U0                            |     0.305 |
|       synth_options.dist_mem_inst |     0.305 |
|   inst_rom_4k                     |     0.147 |
|     U0                            |     0.147 |
|       synth_options.dist_mem_inst |     0.147 |
|   mycpu0                          |     7.911 |
|     u_dmem_wd_mux2                |     0.091 |
|     u_in2_mux3                    |     0.048 |
|     u_in2_tmp_mux3                |     0.094 |
|     u_nop_detect                  |     0.013 |
|     u_pc                          |     0.437 |
|     u_reg_exe_mem                 |     3.355 |
|     u_reg_id_exe                  |     0.895 |
|     u_reg_if_id                   |     0.398 |
|     u_reg_mem_wb                  |     0.252 |
|     u_rf                          |     0.132 |
|     u_wd_mux2                     |     2.195 |
+-----------------------------------+-----------+


