<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)</text>
<text>Date: Tue May 28 17:57:00 2019
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>-40:25:100</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>IGL2_FIR_FILTER</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER\synthesis\IGL2_FIR_FILTER.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>6654</cell>
 <cell>12084</cell>
 <cell>55.06</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>5247</cell>
 <cell>12084</cell>
 <cell>43.42</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>414</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>9</cell>
 <cell>138</cell>
 <cell>6.52</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>9</cell>
 <cell>138</cell>
 <cell>6.52</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>65</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>12</cell>
 <cell>21</cell>
 <cell>57.14</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>20</cell>
 <cell>22</cell>
 <cell>90.91</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>7</cell>
 <cell>8</cell>
 <cell>87.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>5502</cell>
 <cell>4095</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>432</cell>
 <cell>432</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>720</cell>
 <cell>720</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>6654</cell>
 <cell>5247</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>21</cell>
</row>
<row>
 <cell>7</cell>
 <cell>3</cell>
</row>
<row>
 <cell>8</cell>
 <cell>4</cell>
</row>
<row>
 <cell>9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>10</cell>
 <cell>1</cell>
</row>
<row>
 <cell>11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>12</cell>
 <cell>2</cell>
</row>
<row>
 <cell>13</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>5</cell>
</row>
<row>
 <cell>17</cell>
 <cell>17</cell>
</row>
<row>
 <cell>27</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>57</cell>
</row>
</table>
<section><name>Detailed MACC Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>11</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>4</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>6</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 3</cell>
 <cell> 6</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 9</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>1553</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL2_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1551</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PB_logic_0_rstno</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PB_logic_0/rstno_RNII8K3/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1507</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL1_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1241</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SYSRESET_0_POWER_ON_RESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SYSRESET_0_POWER_ON_RESET_N_keep_RNICK88/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1230</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/divider_i_0[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/clkout_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>578</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_0/enum_g4.enum_fir_g4/datai_valid_wrap</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_data_valid/genblk1.delayLine[1]</cell>
</row>
<row>
 <cell>338</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_0/enum_g4.enum_fir_g4/coefi_valid_wrap</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_valid/genblk1.delayLine[1]</cell>
</row>
<row>
 <cell>196</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/en_p_join</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/symm_add_balance_0/genblk1.delayLine[0]</cell>
</row>
<row>
 <cell>108</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[0]</cell>
</row>
<row>
 <cell>107</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[3]</cell>
</row>
<row>
 <cell>98</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[4]</cell>
</row>
<row>
 <cell>85</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/PONG</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/smPong</cell>
</row>
<row>
 <cell>85</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_0/enum_g4.enum_fir_g4/coef_on_wrap</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_on/genblk1.delayLine[1]</cell>
</row>
<row>
 <cell>83</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[2]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>578</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_0/enum_g4.enum_fir_g4/datai_valid_wrap</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_data_valid/genblk1.delayLine[1]</cell>
</row>
<row>
 <cell>338</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>256</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_0/enum_g4.enum_fir_g4/coefi_valid_wrap</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_valid/genblk1.delayLine[1]</cell>
</row>
<row>
 <cell>196</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/en_p_join</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/symm_add_balance_0/genblk1.delayLine[0]</cell>
</row>
<row>
 <cell>108</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[0]</cell>
</row>
<row>
 <cell>107</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[3]</cell>
</row>
<row>
 <cell>98</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[4]</cell>
</row>
<row>
 <cell>85</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/PONG</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/smPong</cell>
</row>
<row>
 <cell>85</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIR_0/enum_g4.enum_fir_g4/coef_on_wrap</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_on/genblk1.delayLine[1]</cell>
</row>
<row>
 <cell>83</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[2]</cell>
</row>
</table>
</doc>
