
Loading design for application trce from file word00_word0.ncd.
Design name: topdiv00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Sep 05 09:05:01 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[22]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[22]  (to sclk +)

   Delay:              14.287ns  (42.4% logic, 57.6% route), 19 logic levels.

 Constraint Details:

     14.287ns physical path delay D01/SLICE_1 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.332ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21D.CLK to     R16C21D.Q1 D01/SLICE_1 (from sclk)
ROUTE         6     2.111     R16C21D.Q1 to     R14C19B.B1 D01/sdiv[22]
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 D01/SLICE_35
ROUTE         3     0.866     R14C19B.F1 to     R14C20D.A1 D01/sdiv50_6
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 D01/SLICE_30
ROUTE         1     0.384     R14C20D.F1 to     R14C20D.C0 D01/sdiv50lto22_1
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO D01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO D01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R16C21D.FCI to     R16C21D.F1 D01/SLICE_1
ROUTE         1     0.000     R16C21D.F1 to    R16C21D.DI1 D01/un1_sdiv[23] (to sclk)
                  --------
                   14.287   (42.4% logic, 57.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[22]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              14.235ns  (42.2% logic, 57.8% route), 19 logic levels.

 Constraint Details:

     14.235ns physical path delay D01/SLICE_1 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.384ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21D.CLK to     R16C21D.Q1 D01/SLICE_1 (from sclk)
ROUTE         6     2.111     R16C21D.Q1 to     R14C19B.B1 D01/sdiv[22]
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 D01/SLICE_35
ROUTE         3     0.866     R14C19B.F1 to     R14C20D.A1 D01/sdiv50_6
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 D01/SLICE_30
ROUTE         1     0.384     R14C20D.F1 to     R14C20D.C0 D01/sdiv50lto22_1
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO D01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO D01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 D01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 D01/un1_sdiv[22] (to sclk)
                  --------
                   14.235   (42.2% logic, 57.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[22]  (to sclk +)

   Delay:              14.185ns  (42.7% logic, 57.3% route), 19 logic levels.

 Constraint Details:

     14.185ns physical path delay D01/SLICE_7 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.434ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C20B.CLK to     R16C20B.Q1 D01/SLICE_7 (from sclk)
ROUTE         3     1.237     R16C20B.Q1 to     R15C20B.A1 D01/sdiv[10]
CTOF_DEL    ---     0.452     R15C20B.A1 to     R15C20B.F1 D01/SLICE_16
ROUTE         3     0.399     R15C20B.F1 to     R15C20B.C0 D01/N_3_14
CTOF_DEL    ---     0.452     R15C20B.C0 to     R15C20B.F0 D01/SLICE_16
ROUTE         1     1.623     R15C20B.F0 to     R14C20D.B0 D01/sdiv50lto14_i_a2_1
CTOF_DEL    ---     0.452     R14C20D.B0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO D01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO D01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R16C21D.FCI to     R16C21D.F1 D01/SLICE_1
ROUTE         1     0.000     R16C21D.F1 to    R16C21D.DI1 D01/un1_sdiv[23] (to sclk)
                  --------
                   14.185   (42.7% logic, 57.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C20B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.478ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[22]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:              14.141ns  (41.8% logic, 58.2% route), 18 logic levels.

 Constraint Details:

     14.141ns physical path delay D01/SLICE_1 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.478ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21D.CLK to     R16C21D.Q1 D01/SLICE_1 (from sclk)
ROUTE         6     2.111     R16C21D.Q1 to     R14C19B.B1 D01/sdiv[22]
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 D01/SLICE_35
ROUTE         3     0.866     R14C19B.F1 to     R14C20D.A1 D01/sdiv50_6
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 D01/SLICE_30
ROUTE         1     0.384     R14C20D.F1 to     R14C20D.C0 D01/sdiv50lto22_1
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO D01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 D01/SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 D01/un1_sdiv[21] (to sclk)
                  --------
                   14.141   (41.8% logic, 58.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.486ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              14.133ns  (42.5% logic, 57.5% route), 19 logic levels.

 Constraint Details:

     14.133ns physical path delay D01/SLICE_7 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.486ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C20B.CLK to     R16C20B.Q1 D01/SLICE_7 (from sclk)
ROUTE         3     1.237     R16C20B.Q1 to     R15C20B.A1 D01/sdiv[10]
CTOF_DEL    ---     0.452     R15C20B.A1 to     R15C20B.F1 D01/SLICE_16
ROUTE         3     0.399     R15C20B.F1 to     R15C20B.C0 D01/N_3_14
CTOF_DEL    ---     0.452     R15C20B.C0 to     R15C20B.F0 D01/SLICE_16
ROUTE         1     1.623     R15C20B.F0 to     R14C20D.B0 D01/sdiv50lto14_i_a2_1
CTOF_DEL    ---     0.452     R14C20D.B0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO D01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO D01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 D01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 D01/un1_sdiv[22] (to sclk)
                  --------
                   14.133   (42.5% logic, 57.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C20B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[22]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[19]  (to sclk +)

   Delay:              14.089ns  (41.6% logic, 58.4% route), 18 logic levels.

 Constraint Details:

     14.089ns physical path delay D01/SLICE_1 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.530ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21D.CLK to     R16C21D.Q1 D01/SLICE_1 (from sclk)
ROUTE         6     2.111     R16C21D.Q1 to     R14C19B.B1 D01/sdiv[22]
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 D01/SLICE_35
ROUTE         3     0.866     R14C19B.F1 to     R14C20D.A1 D01/sdiv50_6
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 D01/SLICE_30
ROUTE         1     0.384     R14C20D.F1 to     R14C20D.C0 D01/sdiv50lto22_1
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO D01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C21C.FCI to     R16C21C.F0 D01/SLICE_2
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 D01/un1_sdiv[20] (to sclk)
                  --------
                   14.089   (41.6% logic, 58.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.580ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:              14.039ns  (42.1% logic, 57.9% route), 18 logic levels.

 Constraint Details:

     14.039ns physical path delay D01/SLICE_7 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.580ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C20B.CLK to     R16C20B.Q1 D01/SLICE_7 (from sclk)
ROUTE         3     1.237     R16C20B.Q1 to     R15C20B.A1 D01/sdiv[10]
CTOF_DEL    ---     0.452     R15C20B.A1 to     R15C20B.F1 D01/SLICE_16
ROUTE         3     0.399     R15C20B.F1 to     R15C20B.C0 D01/N_3_14
CTOF_DEL    ---     0.452     R15C20B.C0 to     R15C20B.F0 D01/SLICE_16
ROUTE         1     1.623     R15C20B.F0 to     R14C20D.B0 D01/sdiv50lto14_i_a2_1
CTOF_DEL    ---     0.452     R14C20D.B0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO D01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 D01/SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 D01/un1_sdiv[21] (to sclk)
                  --------
                   14.039   (42.1% logic, 57.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C20B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.624ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[22]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[18]  (to sclk +)

   Delay:              13.995ns  (41.2% logic, 58.8% route), 17 logic levels.

 Constraint Details:

     13.995ns physical path delay D01/SLICE_1 to D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.624ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21D.CLK to     R16C21D.Q1 D01/SLICE_1 (from sclk)
ROUTE         6     2.111     R16C21D.Q1 to     R14C19B.B1 D01/sdiv[22]
CTOF_DEL    ---     0.452     R14C19B.B1 to     R14C19B.F1 D01/SLICE_35
ROUTE         3     0.866     R14C19B.F1 to     R14C20D.A1 D01/sdiv50_6
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 D01/SLICE_30
ROUTE         1     0.384     R14C20D.F1 to     R14C20D.C0 D01/sdiv50lto22_1
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R16C21B.FCI to     R16C21B.F1 D01/SLICE_3
ROUTE         1     0.000     R16C21B.F1 to    R16C21B.DI1 D01/un1_sdiv[19] (to sclk)
                  --------
                   13.995   (41.2% logic, 58.8% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.632ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[19]  (to sclk +)

   Delay:              13.987ns  (41.9% logic, 58.1% route), 18 logic levels.

 Constraint Details:

     13.987ns physical path delay D01/SLICE_7 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.632ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C20B.CLK to     R16C20B.Q1 D01/SLICE_7 (from sclk)
ROUTE         3     1.237     R16C20B.Q1 to     R15C20B.A1 D01/sdiv[10]
CTOF_DEL    ---     0.452     R15C20B.A1 to     R15C20B.F1 D01/SLICE_16
ROUTE         3     0.399     R15C20B.F1 to     R15C20B.C0 D01/N_3_14
CTOF_DEL    ---     0.452     R15C20B.C0 to     R15C20B.F0 D01/SLICE_16
ROUTE         1     1.623     R15C20B.F0 to     R14C20D.B0 D01/sdiv50lto14_i_a2_1
CTOF_DEL    ---     0.452     R14C20D.B0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO D01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C21C.FCI to     R16C21C.F0 D01/SLICE_2
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 D01/un1_sdiv[20] (to sclk)
                  --------
                   13.987   (41.9% logic, 58.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C20B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.651ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[6]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[22]  (to sclk +)

   Delay:              13.968ns  (43.3% logic, 56.7% route), 19 logic levels.

 Constraint Details:

     13.968ns physical path delay D01/SLICE_9 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.651ns

 Physical Path Details:

      Data path D01/SLICE_9 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 D01/SLICE_9 (from sclk)
ROUTE         2     1.261     R16C19D.Q1 to     R15C19C.B0 D01/sdiv[6]
CTOF_DEL    ---     0.452     R15C19C.B0 to     R15C19C.F0 D01/SLICE_39
ROUTE         3     0.625     R15C19C.F0 to     R15C19D.B0 D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R15C19D.B0 to     R15C19D.F0 D01/SLICE_32
ROUTE         2     1.156     R15C19D.F0 to     R14C20D.A0 D01/N_27_9
CTOF_DEL    ---     0.452     R14C20D.A0 to     R14C20D.F0 D01/SLICE_30
ROUTE         1     1.355     R14C20D.F0 to     R15C17D.B0 D01/sdiv50
CTOF_DEL    ---     0.452     R15C17D.B0 to     R15C17D.F0 D01/SLICE_27
ROUTE         2     1.261     R15C17D.F0 to     R15C18C.B0 D01/oscout_0_sqmuxa_6
CTOF_DEL    ---     0.452     R15C18C.B0 to     R15C18C.F0 D01/SLICE_22
ROUTE         2     1.106     R15C18C.F0 to     R14C18D.C0 D01/un1_sdiv77_7_4
CTOF_DEL    ---     0.452     R14C18D.C0 to     R14C18D.F0 D01/SLICE_17
ROUTE         1     1.149     R14C18D.F0 to     R16C19A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO D01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO D01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO D01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO D01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO D01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO D01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO D01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO D01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO D01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO D01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO D01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R16C21D.FCI to     R16C21D.F1 D01/SLICE_1
ROUTE         1     0.000     R16C21D.F1 to    R16C21D.DI1 D01/un1_sdiv[23] (to sclk)
                  --------
                   13.968   (43.3% logic, 56.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   69.266MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |    2.080 MHz|   69.266 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7236 paths, 1 nets, and 235 connections (81.60% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Sep 05 09:05:01 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[21]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_1 to D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21D.CLK to     R16C21D.Q0 D01/SLICE_1 (from sclk)
ROUTE         5     0.132     R16C21D.Q0 to     R16C21D.A0 D01/sdiv[21]
CTOF_DEL    ---     0.101     R16C21D.A0 to     R16C21D.F0 D01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 D01/un1_sdiv[22] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[17]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[17]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_3 to D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_3 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21B.CLK to     R16C21B.Q0 D01/SLICE_3 (from sclk)
ROUTE         8     0.132     R16C21B.Q0 to     R16C21B.A0 D01/sdiv[17]
CTOF_DEL    ---     0.101     R16C21B.A0 to     R16C21B.F0 D01/SLICE_3
ROUTE         1     0.000     R16C21B.F0 to    R16C21B.DI0 D01/un1_sdiv[18] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[22]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[22]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_1 to D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21D.CLK to     R16C21D.Q1 D01/SLICE_1 (from sclk)
ROUTE         6     0.132     R16C21D.Q1 to     R16C21D.A1 D01/sdiv[22]
CTOF_DEL    ---     0.101     R16C21D.A1 to     R16C21D.F1 D01/SLICE_1
ROUTE         1     0.000     R16C21D.F1 to    R16C21D.DI1 D01/un1_sdiv[23] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[15]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[15]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_4 to D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_4 to D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21A.CLK to     R16C21A.Q0 D01/SLICE_4 (from sclk)
ROUTE         5     0.132     R16C21A.Q0 to     R16C21A.A0 D01/sdiv[15]
CTOF_DEL    ---     0.101     R16C21A.A0 to     R16C21A.F0 D01/SLICE_4
ROUTE         1     0.000     R16C21A.F0 to    R16C21A.DI0 D01/un1_sdiv[16] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21A.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[2]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_11 to D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19B.CLK to     R16C19B.Q1 D01/SLICE_11 (from sclk)
ROUTE         2     0.132     R16C19B.Q1 to     R16C19B.A1 D01/sdiv[2]
CTOF_DEL    ---     0.101     R16C19B.A1 to     R16C19B.F1 D01/SLICE_11
ROUTE         1     0.000     R16C19B.F1 to    R16C19B.DI1 D01/un1_sdiv[3] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[18]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[18]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_3 to D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_3 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21B.CLK to     R16C21B.Q1 D01/SLICE_3 (from sclk)
ROUTE         8     0.132     R16C21B.Q1 to     R16C21B.A1 D01/sdiv[18]
CTOF_DEL    ---     0.101     R16C21B.A1 to     R16C21B.F1 D01/SLICE_3
ROUTE         1     0.000     R16C21B.F1 to    R16C21B.DI1 D01/un1_sdiv[19] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[3]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[3]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_10 to D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_10 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q0 D01/SLICE_10 (from sclk)
ROUTE         2     0.132     R16C19C.Q0 to     R16C19C.A0 D01/sdiv[3]
CTOF_DEL    ---     0.101     R16C19C.A0 to     R16C19C.F0 D01/SLICE_10
ROUTE         1     0.000     R16C19C.F0 to    R16C19C.DI0 D01/un1_sdiv[4] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/oscout  (from sclk +)
   Destination:    FF         Data in        D01/oscout  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_12 to D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_12 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C18D.CLK to     R16C18D.Q0 D01/SLICE_12 (from sclk)
ROUTE         2     0.132     R16C18D.Q0 to     R16C18D.A0 clk0_c
CTOF_DEL    ---     0.101     R16C18D.A0 to     R16C18D.F0 D01/SLICE_12
ROUTE         1     0.000     R16C18D.F0 to    R16C18D.DI0 D01/oscout_0 (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C18D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C18D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[10]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_7 to D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20B.CLK to     R16C20B.Q1 D01/SLICE_7 (from sclk)
ROUTE         3     0.132     R16C20B.Q1 to     R16C20B.A1 D01/sdiv[10]
CTOF_DEL    ---     0.101     R16C20B.A1 to     R16C20B.F1 D01/SLICE_7
ROUTE         1     0.000     R16C20B.F1 to    R16C20B.DI1 D01/un1_sdiv[11] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C20B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C20B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[12]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[12]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_6 to D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_6 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20C.CLK to     R16C20C.Q1 D01/SLICE_6 (from sclk)
ROUTE         5     0.132     R16C20C.Q1 to     R16C20C.A1 D01/sdiv[12]
CTOF_DEL    ---     0.101     R16C20C.A1 to     R16C20C.F1 D01/SLICE_6
ROUTE         1     0.000     R16C20C.F1 to    R16C20C.DI1 D01/un1_sdiv[13] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCinst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C20C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCinst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C20C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7236 paths, 1 nets, and 235 connections (81.60% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

