<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>dot_matrix</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.060</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>55261511</Best-caseLatency>
<Average-caseLatency>55261511</Average-caseLatency>
<Worst-caseLatency>55261511</Worst-caseLatency>
<Interval-min>55261512</Interval-min>
<Interval-max>55261512</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<i_cycle>
<TripCount>5</TripCount>
<Latency>55261510</Latency>
<IterationLatency>11052302</IterationLatency>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
<j_cycle>
<TripCount>300</TripCount>
<Latency>184200</Latency>
<IterationLatency>614</IterationLatency>
<k_cycle>
<TripCount>300</TripCount>
<Latency>609</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>12</PipelineDepth>
</k_cycle>
</j_cycle>
</i_cycle>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>258</BRAM_18K>
<DSP48E>60</DSP48E>
<FF>25198</FF>
<LUT>33698</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_control_AWVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_AWADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_WSTRB</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_ARADDR</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RDATA</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_RRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BVALID</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BREADY</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_control_BRESP</name>
<Object>control</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>dot_matrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>dot_matrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>dot_matrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWADDR</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWLEN</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWSIZE</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWBURST</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWLOCK</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWCACHE</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWPROT</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWQOS</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWREGION</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_AWUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_WVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_WREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_WDATA</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_WSTRB</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_WLAST</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_WID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_WUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARADDR</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARLEN</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARSIZE</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARBURST</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARLOCK</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARCACHE</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARPROT</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARQOS</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARREGION</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_ARUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_RVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_RREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_RDATA</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_RLAST</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_RID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_RUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_RRESP</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_BVALID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_BREADY</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_BRESP</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_BID</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_gmem_BUSER</name>
<Object>gmem</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
