<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jan 17 14:15:09 2026" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="virtexuplusHBM" BOARD="xilinx.com:au55c:part0:1.0" DEVICE="xcu55c" NAME="ulp" PACKAGE="fsvh2892" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="38" NAME="BLP_M_AXI_DATA_C2H_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="BLP_M_AXI_DATA_C2H_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="38" NAME="BLP_M_AXI_DATA_C2H_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="BLP_M_AXI_DATA_C2H_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="BLP_M_AXI_DATA_C2H_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="BLP_M_AXI_DATA_C2H_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="BLP_M_AXI_DATA_C2H_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_M_AXI_DATA_C2H_00_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_MGMT_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_00_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_MGMT_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_MGMT_01_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_00_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_01_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_02_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_03_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_03_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_03_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_03_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_03_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_03_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_03_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_03_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_03_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_CTRL_USER_03_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="BLP_S_AXI_DATA_H2C_00_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="blp_m_data_hbm_temp_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_hbm_temp_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_data_hbm_temp_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="blp_m_data_hbm_temp_01" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_hbm_temp_01">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_data_hbm_temp_01"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_data_memory_calib_complete_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_memory_calib_complete_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_data_memory_calib_complete_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="blp_m_irq_cu_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_cu_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_irq_cu_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="blp_m_irq_hbm_cattrip_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_hbm_cattrip_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_m_irq_hbm_cattrip_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50000000" DIR="I" NAME="blp_s_aclk_ctrl_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_ctrl_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="blp_s_aclk_freerun_ref_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_freerun_ref_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_freerun_ref_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="250000000" DIR="I" NAME="blp_s_aclk_pcie_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aclk_pcie_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_ctrl_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_ctrl_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aresetn_ctrl_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pcie_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pcie_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_aresetn_pcie_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="blp_s_data_satellite_ctrl_data_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_satellite_ctrl_data_00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ii_level0_wire" PORT="blp_s_data_satellite_ctrl_data_00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="io_clk_qsfp0_refclka_00_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="io_clk_qsfp0_refclka_00_clk_p" SIGIS="undef"/>
    <PORT DIR="I" NAME="io_clk_qsfp1_refclka_00_clk_n" SIGIS="undef"/>
    <PORT DIR="I" NAME="io_clk_qsfp1_refclka_00_clk_p" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="io_gt_qsfp0_00_grx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="io_gt_qsfp0_00_grx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="io_gt_qsfp0_00_gtx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="io_gt_qsfp0_00_gtx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="io_gt_qsfp1_00_grx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="io_gt_qsfp1_00_grx_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="io_gt_qsfp1_00_gtx_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="io_gt_qsfp1_00_gtx_p" RIGHT="0" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="cmac_0_gt_serial_port0" NAME="io_gt_qsfp0_00" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="grx_n" PHYSICAL="io_gt_qsfp0_00_grx_n"/>
        <PORTMAP LOGICAL="grx_p" PHYSICAL="io_gt_qsfp0_00_grx_p"/>
        <PORTMAP LOGICAL="gtx_n" PHYSICAL="io_gt_qsfp0_00_gtx_n"/>
        <PORTMAP LOGICAL="gtx_p" PHYSICAL="io_gt_qsfp0_00_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="io_gt_qsfp1_00" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="grx_n" PHYSICAL="io_gt_qsfp1_00_grx_n"/>
        <PORTMAP LOGICAL="grx_p" PHYSICAL="io_gt_qsfp1_00_grx_p"/>
        <PORTMAP LOGICAL="gtx_n" PHYSICAL="io_gt_qsfp1_00_gtx_n"/>
        <PORTMAP LOGICAL="gtx_p" PHYSICAL="io_gt_qsfp1_00_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_io_clk_qsfp0_refclka_00" NAME="io_clk_qsfp0_refclka_00" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="io_clk_qsfp0_refclka_00_clk_n"/>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="io_clk_qsfp0_refclka_00_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="io_clk_qsfp1_refclka_00" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="clk_n" PHYSICAL="io_clk_qsfp1_refclka_00_clk_n"/>
        <PORTMAP LOGICAL="clk_p" PHYSICAL="io_clk_qsfp1_refclka_00_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00" DATAWIDTH="512" NAME="BLP_M_AXI_DATA_C2H_00" TYPE="MASTER">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_M_AXI_DATA_C2H_00_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arburst"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arlen"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awburst"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awlen"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_M_AXI_DATA_C2H_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_MGMT_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_MGMT_00" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x00800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00FFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_MGMT_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_MGMT_00"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_MGMT_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_MGMT_01" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x011FFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_MGMT_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_MGMT_01"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_00" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x00800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00BFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_00"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_01" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x00C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00FFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_01"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_02" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x013FFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_02"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_03" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_03" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_03_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_03_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_03_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_03_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_03_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_03_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_03_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_03_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_03_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="UNKNOWN_SEGMENTS_00" BASENAME="C_BASEADDR" BASEVALUE="0x01400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x015FFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_CTRL_USER_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_CTRL_USER_03"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="BLP_S_AXI_DATA_H2C_00" TYPE="SLAVE">
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="64"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_araddr"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlen"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awaddr"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlen"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM_00" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM_00" BASENAME="C_BASEADDR" BASEVALUE="0x400000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40001FFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM_01" BASENAME="C_BASEADDR" BASEVALUE="0x400400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40041FFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM_02" BASENAME="C_BASEADDR" BASEVALUE="0x401000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40101FFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM_03" BASENAME="C_BASEADDR" BASEVALUE="0x401400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40141FFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM_04" BASENAME="C_BASEADDR" BASEVALUE="0x402000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40201FFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM_05" BASENAME="C_BASEADDR" BASEVALUE="0x402400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x40241FFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
        <MEMRANGE ADDRESSBLOCK="HOST_MEM_00" BASENAME="C_BASEADDR" BASEVALUE="0x2000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x23FFFFFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
        <MEMRANGE ADDRESSBLOCK="PROFILE_MEM_00" BASENAME="C_BASEADDR" BASEVALUE="0x2400000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x24000FFFFF" INSTANCE="ii_level0_wire" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="BLP_S_AXI_DATA_H2C_00"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ii_level0_wire"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="31" FULLNAME="/SLR0/axi_gpio_null" HWVERSION="2.0" INSTANCE="SLR0_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_gpio_null_0"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00BFF000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00BFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR0_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/SLR0/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="SLR0_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_ctrl_userpf_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR0_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORT_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="30" FULLNAME="/SLR0/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="SLR0_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_interconnect_axilite_user_0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR0_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR0_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/SLR0/regslice_control_userpf" HWVERSION="2.1" INSTANCE="SLR0_regslice_control_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_control_userpf_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR0_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR0_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/SLR1/axi_gpio_null" HWVERSION="2.0" INSTANCE="SLR1_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_gpio_null_1"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00FFF000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00FFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/SLR1/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="SLR1_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_ctrl_userpf_1"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR1_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORT_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="30" FULLNAME="/SLR1/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="SLR1_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_interconnect_axilite_user_1"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="NUM_MI" VALUE="4"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXILITE_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIL_nl_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="s_axi_control_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR1_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/SLR1/regslice_control_userpf" HWVERSION="2.1" INSTANCE="SLR1_regslice_control_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_control_userpf_1"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR1_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR1_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/SLR2/axi_gpio_null" HWVERSION="2.0" INSTANCE="SLR2_axi_gpio_null" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_gpio_null_2"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x013FF000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x013FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR2_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/SLR2/axi_vip_ctrl_userpf" HWVERSION="1.1" INSTANCE="SLR2_axi_vip_ctrl_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_ctrl_userpf_2"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR2_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORT_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="30" FULLNAME="/SLR2/interconnect_axilite_user" HWVERSION="2.1" INSTANCE="SLR2_interconnect_axilite_user" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_interconnect_axilite_user_2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="4"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR2_axi_gpio_null_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR2_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR2_interconnect_axilite_user_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="29" FULLNAME="/SLR2/regslice_control_userpf" HWVERSION="2.1" INSTANCE="SLR2_regslice_control_userpf" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="7"/>
        <PARAMETER NAME="C_RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_regslice_control_userpf_2"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_READ_THREADS" VALUE="0"/>
        <PARAMETER NAME="NUM_SLR_CROSSINGS" VALUE="0"/>
        <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
        <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MASTER_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_MIDDLE_W" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AR" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_AW" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_B" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_R" VALUE="0"/>
        <PARAMETER NAME="PIPELINES_SLAVE_W" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="REG_R" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="7"/>
        <PARAMETER NAME="RESERVE_MODE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="USE_AUTOPIPELINING" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="SLR2_interconnect_axilite_user_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR2_regslice_control_userpf_M_AXI" DATAWIDTH="32" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR2_axi_vip_ctrl_userpf_M_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="30" FULLNAME="/axi_ic_ctrl_mgmt_slr1" HWVERSION="2.1" INSTANCE="axi_ic_ctrl_mgmt_slr1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_ic_ctrl_mgmt_slr1_0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="s_axi_ctrl_mgmt_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_mgmt_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="15" FULLNAME="/axi_vip_data" HWVERSION="1.1" INSTANCE="axi_vip_data" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_axi_vip_data_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="0"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
        <PARAMETER NAME="HAS_PROT" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="0"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="m_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_DATA_H2C_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_data_M_AXI" DATAWIDTH="512" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORT_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hmss_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/cmac_0" HWVERSION="1.0" INSTANCE="cmac_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cmac_0" VLNV="xilinx.com:RTLKernel:cmac_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AXIL_CTRL_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="AXIL_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_cmac_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="511" NAME="M_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_eth2nl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_AXIS_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_eth2nl_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_tlast" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_eth2nl_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_tready" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_eth2nl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_tvalid" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_eth2nl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="S_AXILITE_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXILITE_arready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXILITE_arvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="S_AXILITE_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXILITE_awready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXILITE_awvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXILITE_bready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXILITE_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXILITE_bvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXILITE_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXILITE_rready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXILITE_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXILITE_rvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXILITE_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXILITE_wready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXILITE_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXILITE_wvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2eth_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXIS_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2eth_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_tlast" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2eth_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_tready" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2eth_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_tvalid" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2eth_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_gt_freerun" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="cmac_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="M_AXIS_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="networklayer_0_M_AXIS_nl2eth" NAME="S_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="S_AXIS_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M01_AXI" DATAWIDTH="32" NAME="S_AXILITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXILITE_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXILITE_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXILITE_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXILITE_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXILITE_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXILITE_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXILITE_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXILITE_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXILITE_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXILITE_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXILITE_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXILITE_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXILITE_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXILITE_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXILITE_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXILITE_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXILITE_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cmac_0_gt_serial_port0" NAME="gt_serial_port0" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS/>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_io_clk_qsfp0_refclka_00" NAME="gt_refclk0" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS/>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_hmss_0_0" BDTYPE="SBD" COREREVISION="9" DRIVERMODE="CORE" FULLNAME="/hmss_0" HWVERSION="2.0" INSTANCE="hmss_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hbm_memory_subsystem" SIM_BD="ulp_hmss_0_0" VLNV="xilinx.com:ip:hbm_memory_subsystem:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="NULL NULL"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_hmss_0_0"/>
        <PARAMETER NAME="DISABLE_HBM_REF_CLK_BUFG" VALUE="true"/>
        <PARAMETER NAME="ECC_EN" VALUE="true"/>
        <PARAMETER NAME="ECC_SCRUB_EN" VALUE="true"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI_ARESETN" VALUE="1"/>
        <PARAMETER NAME="NUM_SI_CLKS" VALUE="1"/>
        <PARAMETER NAME="S00_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="S00_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S00_RA" VALUE="0"/>
        <PARAMETER NAME="S00_SLR" VALUE="SLR2"/>
        <PARAMETER NAME="S00_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S01_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S01_RA" VALUE="0"/>
        <PARAMETER NAME="S01_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S01_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S02_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S02_RA" VALUE="0"/>
        <PARAMETER NAME="S02_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S02_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S03_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S03_RA" VALUE="0"/>
        <PARAMETER NAME="S03_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S03_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S04_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S04_RA" VALUE="0"/>
        <PARAMETER NAME="S04_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S04_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S05_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S05_RA" VALUE="0"/>
        <PARAMETER NAME="S05_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S05_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S06_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S06_RA" VALUE="0"/>
        <PARAMETER NAME="S06_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S06_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S07_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S07_RA" VALUE="0"/>
        <PARAMETER NAME="S07_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S07_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S08_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S08_RA" VALUE="0"/>
        <PARAMETER NAME="S08_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S08_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S09_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S09_RA" VALUE="0"/>
        <PARAMETER NAME="S09_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S09_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S10_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S10_RA" VALUE="0"/>
        <PARAMETER NAME="S10_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S10_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S11_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S11_RA" VALUE="0"/>
        <PARAMETER NAME="S11_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S11_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S12_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S12_RA" VALUE="0"/>
        <PARAMETER NAME="S12_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S12_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S13_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S13_RA" VALUE="0"/>
        <PARAMETER NAME="S13_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S13_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S14_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S14_RA" VALUE="0"/>
        <PARAMETER NAME="S14_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S14_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S15_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S15_RA" VALUE="0"/>
        <PARAMETER NAME="S15_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S15_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S16_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S16_RA" VALUE="0"/>
        <PARAMETER NAME="S16_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S16_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S17_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S17_RA" VALUE="0"/>
        <PARAMETER NAME="S17_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S17_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S18_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S18_RA" VALUE="0"/>
        <PARAMETER NAME="S18_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S18_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S19_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S19_RA" VALUE="0"/>
        <PARAMETER NAME="S19_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S19_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S20_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S20_RA" VALUE="0"/>
        <PARAMETER NAME="S20_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S20_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S21_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S21_RA" VALUE="0"/>
        <PARAMETER NAME="S21_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S21_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S22_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S22_RA" VALUE="0"/>
        <PARAMETER NAME="S22_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S22_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S23_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S23_RA" VALUE="0"/>
        <PARAMETER NAME="S23_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S23_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S24_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S24_RA" VALUE="0"/>
        <PARAMETER NAME="S24_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S24_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S25_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S25_RA" VALUE="0"/>
        <PARAMETER NAME="S25_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S25_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S26_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S26_RA" VALUE="0"/>
        <PARAMETER NAME="S26_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S26_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S27_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S27_RA" VALUE="0"/>
        <PARAMETER NAME="S27_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S27_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S28_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S28_RA" VALUE="0"/>
        <PARAMETER NAME="S28_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S28_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S29_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S29_RA" VALUE="0"/>
        <PARAMETER NAME="S29_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S29_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S30_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S30_RA" VALUE="0"/>
        <PARAMETER NAME="S30_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S30_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S31_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S31_RA" VALUE="0"/>
        <PARAMETER NAME="S31_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S31_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="S32_MEM" VALUE="HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31"/>
        <PARAMETER NAME="S32_RA" VALUE="0"/>
        <PARAMETER NAME="S32_SLR" VALUE="SLR0"/>
        <PARAMETER NAME="S32_WT" VALUE="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x3E0000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x3FFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="6" NAME="DRAM_0_STAT_TEMP" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_DRAM_0_STAT_TEMP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_data_hbm_temp_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="DRAM_1_STAT_TEMP" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_DRAM_1_STAT_TEMP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_data_hbm_temp_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DRAM_STAT_CATTRIP" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hmss_0_DRAM_STAT_CATTRIP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_irq_hbm_cattrip_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="22" NAME="S_AXI_CTRL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_arready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="22" NAME="S_AXI_CTRL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_awready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_bready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_CTRL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_rready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_CTRL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_wready" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_MGMT_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="ctrl_aclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ctrl_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="450000000" DIR="I" NAME="hbm_aclk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_hbm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_hbm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hbm_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_hbm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_hbm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hbm_mc_init_seq_complete" SIGIS="undef" SIGNAME="hmss_0_hbm_mc_init_seq_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_data_memory_calib_complete_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="hbm_ref_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_00" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="23"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CTRL_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CTRL_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CTRL_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CTRL_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CTRL_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CTRL_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CTRL_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CTRL_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CTRL_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CTRL_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CTRL_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CTRL_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CTRL_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CTRL_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CTRL_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CTRL_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vip_data_M_AXI" DATAWIDTH="512" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="34"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ii_level0_wire" HWVERSION="1.0" INSTANCE="ii_level0_wire" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ii_level0_wire" VLNV="xilinx.com:ip:ii_level0_wire:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_0"/>
        <PARAMETER NAME="INTERFACE_UUID" VALUE="b7ac1abe1e3e1cb686d5a81232452676"/>
        <PARAMETER NAME="IPDEF.P4CL" VALUE="3432022"/>
        <PARAMETER NAME="PARAMSET_UUID" VALUE="E1262378D8FCB0C19EF487AC3A19B783"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x2400000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x24000FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="38" NAME="BLP_M_AXI_DATA_C2H_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="BLP_M_AXI_DATA_C2H_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="BLP_M_AXI_DATA_C2H_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="BLP_M_AXI_DATA_C2H_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="BLP_M_AXI_DATA_C2H_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="BLP_M_AXI_DATA_C2H_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="BLP_M_AXI_DATA_C2H_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_M_AXI_DATA_C2H_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="BLP_M_AXI_DATA_C2H_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_M_AXI_DATA_C2H_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_M_AXI_DATA_C2H_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_MGMT_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_MGMT_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_MGMT_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_MGMT_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_MGMT_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_MGMT_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_MGMT_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_MGMT_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_MGMT_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_MGMT_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_01_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_02_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_03_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_03_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="BLP_S_AXI_CTRL_USER_03_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="BLP_S_AXI_CTRL_USER_03_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_03_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_03_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_CTRL_USER_03_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BLP_S_AXI_CTRL_USER_03_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_CTRL_USER_03_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_CTRL_USER_03_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_CTRL_USER_03_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_CTRL_USER_03_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_CTRL_USER_03_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="BLP_S_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="BLP_S_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BLP_S_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="BLP_S_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="BLP_S_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BLP_S_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="BLP_S_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BLP_S_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_BLP_S_AXI_DATA_H2C_00_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_imp" PORT="BLP_S_AXI_DATA_H2C_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_MGMT_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_arready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_arvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_MGMT_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_awready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_awvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_bready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_MGMT_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_bvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_MGMT_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_rready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_MGMT_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_rvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_MGMT_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_00_wready" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_00_wvalid" SIGIS="undef" SIGNAME="hmss_0_S_AXI_CTRL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="S_AXI_CTRL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_MGMT_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_MGMT_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_arready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_arvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_MGMT_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_MGMT_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_awready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_awvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_bready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_MGMT_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_bvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_MGMT_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_rready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_MGMT_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_rvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_MGMT_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_MGMT_01_wready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_MGMT_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_MGMT_01_wvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_arready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_arvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_awready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_awvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_bready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_bvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_rready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_rvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_00_wready" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_00_wvalid" SIGIS="undef" SIGNAME="SLR0_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="SLR1_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="SLR2_axi_vip_ctrl_userpf_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_03_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_03_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_03_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_03_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="24" NAME="ULP_M_AXI_CTRL_USER_03_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ULP_M_AXI_CTRL_USER_03_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_03_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_03_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_03_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_03_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_03_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_03_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_03_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_CTRL_USER_03_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_03_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ULP_M_AXI_CTRL_USER_03_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_CTRL_USER_03_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_CTRL_USER_03_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_CTRL_USER_03_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_cmp" PORT="s_axi_ctrl_user_debug_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="ULP_M_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="ULP_M_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ULP_M_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="ULP_M_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ULP_M_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="ULP_M_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="ULP_M_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ULP_M_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ULP_M_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ULP_M_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="axi_vip_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_data" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="ULP_S_AXI_DATA_C2H_00_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ULP_S_AXI_DATA_C2H_00_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ULP_S_AXI_DATA_C2H_00_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ULP_S_AXI_DATA_C2H_00_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ULP_S_AXI_DATA_C2H_00_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="ULP_S_AXI_DATA_C2H_00_arvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="38" NAME="ULP_S_AXI_DATA_C2H_00_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ULP_S_AXI_DATA_C2H_00_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="ULP_S_AXI_DATA_C2H_00_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="ULP_S_AXI_DATA_C2H_00_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ULP_S_AXI_DATA_C2H_00_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="ULP_S_AXI_DATA_C2H_00_awvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ULP_S_AXI_DATA_C2H_00_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ULP_S_AXI_DATA_C2H_00_bready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ULP_S_AXI_DATA_C2H_00_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ULP_S_AXI_DATA_C2H_00_bvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="511" NAME="ULP_S_AXI_DATA_C2H_00_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ULP_S_AXI_DATA_C2H_00_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ULP_S_AXI_DATA_C2H_00_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="ULP_S_AXI_DATA_C2H_00_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="ULP_S_AXI_DATA_C2H_00_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ULP_S_AXI_DATA_C2H_00_rvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="ULP_S_AXI_DATA_C2H_00_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ULP_S_AXI_DATA_C2H_00_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="ULP_S_AXI_DATA_C2H_00_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="ULP_S_AXI_DATA_C2H_00_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="ULP_S_AXI_DATA_C2H_00_wvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="6" NAME="blp_m_data_hbm_temp_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_hbm_temp_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_data_hbm_temp_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="blp_m_data_hbm_temp_01" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_hbm_temp_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_data_hbm_temp_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_data_memory_calib_complete_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_blp_m_data_memory_calib_complete_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_data_memory_calib_complete_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="blp_m_irq_cu_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_cu_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_irq_cu_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="blp_m_irq_hbm_cattrip_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_blp_m_irq_hbm_cattrip_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_m_irq_hbm_cattrip_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="blp_s_aclk_ctrl_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="blp_s_aclk_freerun_ref_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="blp_s_aclk_pcie_00" SIGIS="clk" SIGNAME="External_Ports_blp_s_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_ctrl_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="blp_s_aresetn_pcie_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_blp_s_aresetn_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_aresetn_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="blp_s_data_satellite_ctrl_data_00" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_blp_s_data_satellite_ctrl_data_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="blp_s_data_satellite_ctrl_data_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="ulp_m_aclk_ctrl_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_ctrl"/>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="ulp_cmp" PORT="aclk_ctrl"/>
            <CONNECTION INSTANCE="hmss_0" PORT="ctrl_aclk"/>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr2" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ulp_m_aclk_freerun_ref_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_freerun"/>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_hbm_refclk"/>
            <CONNECTION INSTANCE="hmss_0" PORT="hbm_ref_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_freerun_slr0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_freerun_slr1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_freerun_slr2" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="cmac_0" PORT="clk_gt_freerun"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="ulp_m_aclk_pcie_00" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_pcie"/>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="ACLK"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="ACLK"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="aclk"/>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="ACLK"/>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="hmss_0" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_vip_data" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ulp_m_aresetn_ctrl_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_ctrl"/>
            <CONNECTION INSTANCE="ulp_cmp" PORT="aresetn_ctrl"/>
            <CONNECTION INSTANCE="proc_sys_reset_freerun_slr0" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="proc_sys_reset_freerun_slr1" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="proc_sys_reset_freerun_slr2" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ulp_m_aresetn_pcie_00" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_pcie"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ulp_m_data_satellite_ctrl_data_00" RIGHT="0" SIGIS="data" SIGNAME="ii_level0_wire_ulp_m_data_satellite_ctrl_data_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="satellite_gpio_slice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ulp_s_data_hbm_temp_00" RIGHT="0" SIGIS="data" SIGNAME="hmss_0_DRAM_0_STAT_TEMP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="DRAM_0_STAT_TEMP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="ulp_s_data_hbm_temp_01" RIGHT="0" SIGIS="data" SIGNAME="hmss_0_DRAM_1_STAT_TEMP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="DRAM_1_STAT_TEMP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ulp_s_data_memory_calib_complete_00" RIGHT="0" SIGIS="data" SIGNAME="hmss_0_hbm_mc_init_seq_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="hbm_mc_init_seq_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="ulp_s_irq_cu_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ulp_s_irq_hbm_cattrip_00" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hmss_0_DRAM_STAT_CATTRIP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="DRAM_STAT_CATTRIP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ii_level0_wire_BLP_M_AXI_DATA_C2H_00" DATAWIDTH="512" NAME="BLP_M_AXI_DATA_C2H_00" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_M_AXI_DATA_C2H_00_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arburst"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awburst"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_M_AXI_DATA_C2H_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_M_AXI_DATA_C2H_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_MGMT_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_MGMT_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_MGMT_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_MGMT_01" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_MGMT_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_01" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_02" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_02_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_CTRL_USER_03" DATAWIDTH="32" NAME="BLP_S_AXI_CTRL_USER_03" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_03_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_03_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_CTRL_USER_03_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="BLP_S_AXI_CTRL_USER_03_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_03_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_03_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_CTRL_USER_03_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_CTRL_USER_03_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_CTRL_USER_03_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_CTRL_USER_03_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_CTRL_USER_03_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_BLP_S_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="BLP_S_AXI_DATA_H2C_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_araddr"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awaddr"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="BLP_S_AXI_DATA_H2C_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_00" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_MGMT_00" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_MGMT_01" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_MGMT_01" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_MGMT_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_00" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_00_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_00_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_01" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_01_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_01_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_01_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_01_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_02" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_02_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_02_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_02_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_02_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03" DATAWIDTH="32" NAME="ULP_M_AXI_CTRL_USER_03" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_03_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_03_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_03_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_03_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_CTRL_USER_03_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="ULP_M_AXI_CTRL_USER_03_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_03_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_03_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_03_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_03_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_03_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_03_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_03_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_CTRL_USER_03_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_03_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_CTRL_USER_03_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_CTRL_USER_03_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_CTRL_USER_03_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_CTRL_USER_03_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_DATA_H2C_00" DATAWIDTH="512" NAME="ULP_M_AXI_DATA_H2C_00" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_00_araddr"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awaddr"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_M_AXI_DATA_H2C_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="512" NAME="ULP_S_AXI_DATA_C2H_00" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_pcie_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="32"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="2"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR2"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="ULP_S_AXI_DATA_C2H_00_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="ULP_S_AXI_DATA_C2H_00_arburst"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="ULP_S_AXI_DATA_C2H_00_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="ULP_S_AXI_DATA_C2H_00_arlen"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="ULP_S_AXI_DATA_C2H_00_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="ULP_S_AXI_DATA_C2H_00_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="ULP_S_AXI_DATA_C2H_00_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="ULP_S_AXI_DATA_C2H_00_awburst"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="ULP_S_AXI_DATA_C2H_00_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="ULP_S_AXI_DATA_C2H_00_awlen"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="ULP_S_AXI_DATA_C2H_00_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="ULP_S_AXI_DATA_C2H_00_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="ULP_S_AXI_DATA_C2H_00_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="ULP_S_AXI_DATA_C2H_00_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="ULP_S_AXI_DATA_C2H_00_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="ULP_S_AXI_DATA_C2H_00_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="ULP_S_AXI_DATA_C2H_00_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="ULP_S_AXI_DATA_C2H_00_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="ULP_S_AXI_DATA_C2H_00_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="ULP_S_AXI_DATA_C2H_00_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="ULP_S_AXI_DATA_C2H_00_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="ULP_S_AXI_DATA_C2H_00_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="ULP_S_AXI_DATA_C2H_00_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="ULP_S_AXI_DATA_C2H_00_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="ULP_S_AXI_DATA_C2H_00_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="ULP_S_AXI_DATA_C2H_00_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="ULP_S_AXI_DATA_C2H_00_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_CTRL00" BASENAME="C_BASEADDR" BASEVALUE="0x00800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00BFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_MGMT_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00BFF000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00BFFFFF" INSTANCE="SLR0_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_CTRL01" BASENAME="C_BASEADDR" BASEVALUE="0x00C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00FFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_MGMT_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00C0FFFF" INSTANCE="cmac_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXILITE"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00C1FFFF" INSTANCE="networklayer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXIL_nl"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x00C20000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x00C2FFFF" INSTANCE="krnl_proj_split_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00FFF000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00FFFFFF" INSTANCE="SLR1_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0101FFFF" INSTANCE="ulp_ucs" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_MGMT_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl_mgmt"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01020000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x01020FFF" INSTANCE="ulp_cmp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_MGMT_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl_mgmt"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x013FF000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x013FFFFF" INSTANCE="SLR2_axi_gpio_null" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_02" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x01400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0140FFFF" INSTANCE="ulp_cmp" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_CTRL_USER_03" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_ctrl_user_debug"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x20000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x40000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x5FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM03" BASENAME="C_BASEADDR" BASEVALUE="0x60000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x7FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM04" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x9FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM05" BASENAME="C_BASEADDR" BASEVALUE="0xA0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM06" BASENAME="C_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xDFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM07" BASENAME="C_BASEADDR" BASEVALUE="0xE0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xFFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM08" BASENAME="C_BASEADDR" BASEVALUE="0x100000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x11FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM09" BASENAME="C_BASEADDR" BASEVALUE="0x120000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x13FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM10" BASENAME="C_BASEADDR" BASEVALUE="0x140000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x15FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM11" BASENAME="C_BASEADDR" BASEVALUE="0x160000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x17FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM12" BASENAME="C_BASEADDR" BASEVALUE="0x180000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x19FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM13" BASENAME="C_BASEADDR" BASEVALUE="0x1A0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1BFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM14" BASENAME="C_BASEADDR" BASEVALUE="0x1C0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1DFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM15" BASENAME="C_BASEADDR" BASEVALUE="0x1E0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1FFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM16" BASENAME="C_BASEADDR" BASEVALUE="0x200000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x21FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM17" BASENAME="C_BASEADDR" BASEVALUE="0x220000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x23FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM18" BASENAME="C_BASEADDR" BASEVALUE="0x240000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x25FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM19" BASENAME="C_BASEADDR" BASEVALUE="0x260000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x27FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM20" BASENAME="C_BASEADDR" BASEVALUE="0x280000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x29FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM21" BASENAME="C_BASEADDR" BASEVALUE="0x2A0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2BFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM22" BASENAME="C_BASEADDR" BASEVALUE="0x2C0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2DFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM23" BASENAME="C_BASEADDR" BASEVALUE="0x2E0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x2FFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM24" BASENAME="C_BASEADDR" BASEVALUE="0x300000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x31FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM25" BASENAME="C_BASEADDR" BASEVALUE="0x320000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x33FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM26" BASENAME="C_BASEADDR" BASEVALUE="0x340000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x35FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM27" BASENAME="C_BASEADDR" BASEVALUE="0x360000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x37FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM28" BASENAME="C_BASEADDR" BASEVALUE="0x380000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x39FFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM29" BASENAME="C_BASEADDR" BASEVALUE="0x3A0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3BFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM30" BASENAME="C_BASEADDR" BASEVALUE="0x3C0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3DFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="HBM_MEM31" BASENAME="C_BASEADDR" BASEVALUE="0x3E0000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x3FFFFFFFF" INSTANCE="hmss_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ULP_M_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x2000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x23FFFFFFFF" INSTANCE="BLP_M_AXI_DATA_C2H_00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="BLP_M_AXI_DATA_C2H_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="BLP_M_AXI_DATA_C2H_00"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hmss_0"/>
        <PERIPHERAL INSTANCE="SLR0_axi_gpio_null"/>
        <PERIPHERAL INSTANCE="cmac_0"/>
        <PERIPHERAL INSTANCE="networklayer_0"/>
        <PERIPHERAL INSTANCE="krnl_proj_split_0"/>
        <PERIPHERAL INSTANCE="SLR1_axi_gpio_null"/>
        <PERIPHERAL INSTANCE="ulp_ucs"/>
        <PERIPHERAL INSTANCE="ulp_cmp"/>
        <PERIPHERAL INSTANCE="SLR2_axi_gpio_null"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_s_irq_cu_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" HWVERSION="2.1" INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="irq_const_tieoff" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/irq_const_tieoff" HWVERSION="1.1" INSTANCE="irq_const_tieoff" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_irq_const_tieoff_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="irq_const_tieoff_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In0"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In2"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In3"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In4"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In5"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In6"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In7"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In8"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In9"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In10"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In11"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In12"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In13"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In14"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In15"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In16"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In17"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In18"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In19"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In20"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In21"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In22"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In23"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In24"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In25"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In26"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In27"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In28"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In29"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In30"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In31"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In0"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In1"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In2"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In3"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In4"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In5"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In6"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In7"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In8"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In9"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In10"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In11"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In12"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In13"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In14"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In15"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In16"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In17"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In18"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In19"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In20"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In21"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In22"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In23"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In24"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In25"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In26"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In27"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In28"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In29"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In30"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1" PORT="In31"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In0"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In1"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In2"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In3"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In4"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In5"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In6"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In7"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In8"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In9"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In10"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In11"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In12"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In13"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In14"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In15"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In16"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In17"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In18"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In19"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In20"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In21"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In22"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In23"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In24"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In25"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In26"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In27"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In28"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In29"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In30"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2" PORT="In31"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In0"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In1"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In2"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In3"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In4"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In5"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In6"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In7"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In8"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In9"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In10"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In11"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In12"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In13"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In14"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In15"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In16"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In17"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In18"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In19"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In20"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In21"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In22"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In23"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In24"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In25"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In26"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In27"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In28"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In29"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In30"/>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3" PORT="In31"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2114440093" FULLNAME="/krnl_proj_split_0" HWVERSION="1.0" INSTANCE="krnl_proj_split_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="krnl_proj_split" VLNV="xilinx.com:hls:krnl_proj_split:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_krnl_proj_split_0_0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="clk_period" VALUE="3.333"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="undef"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x00C20000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x00C2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="input_stream_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2sk_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input_stream_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2sk_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="input_stream_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2sk_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="input_stream_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2sk_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="input_stream_TREADY" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2sk_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="input_stream_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2sk_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="input_stream_TVALID" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="M_AXIS_nl2sk_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="krnl_proj_split_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="output_stream_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_sk2nl_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_stream_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_sk2nl_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="output_stream_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_sk2nl_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="output_stream_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_sk2nl_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="output_stream_TREADY" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_sk2nl_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="output_stream_TVALID" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="networklayer_0" PORT="S_AXIS_sk2nl_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M03_AXI" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="networklayer_0_M_AXIS_nl2sk" NAME="input_stream" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="16"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="input_stream_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="input_stream_TDEST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="input_stream_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="input_stream_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="input_stream_TREADY"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="input_stream_TUSER"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="input_stream_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="krnl_proj_split_0_output_stream" NAME="output_stream" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="16"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="output_stream_TDATA"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="output_stream_TDEST"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="output_stream_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="output_stream_TLAST"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="output_stream_TREADY"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="output_stream_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/networklayer_0" HWVERSION="1.0" INSTANCE="networklayer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="networklayer" VLNV="xilinx.com:RTLKernel:networklayer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AXIL_CTRL_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="AXIL_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="AXIS_TDATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="STREAMING_TDEST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="STREAMING_TUSER_WIDTH" VALUE="96"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_networklayer_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00C10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00C1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="511" NAME="M_AXIS_nl2eth_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_AXIS_nl2eth_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXIS_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_nl2eth_tlast" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_nl2eth_tready" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_nl2eth_tvalid" SIGIS="undef" SIGNAME="cmac_0_S_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M_AXIS_nl2sk_tdata" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="input_stream_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXIS_nl2sk_tdest" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="input_stream_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_AXIS_nl2sk_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="input_stream_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_nl2sk_tlast" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="input_stream_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_nl2sk_tready" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="input_stream_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="M_AXIS_nl2sk_tuser" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="input_stream_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_nl2sk_tvalid" SIGIS="undef" SIGNAME="krnl_proj_split_0_input_stream_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="input_stream_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_AXIL_nl_araddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIL_nl_arready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIL_nl_arvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_AXIL_nl_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIL_nl_awready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIL_nl_awvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIL_nl_bready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXIL_nl_bresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIL_nl_bvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXIL_nl_rdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIL_nl_rready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXIL_nl_rresp" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIL_nl_rvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXIL_nl_wdata" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIL_nl_wready" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXIL_nl_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIL_nl_wvalid" SIGIS="undef" SIGNAME="SLR1_interconnect_axilite_user_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S_AXIS_eth2nl_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="M_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXIS_eth2nl_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="M_AXIS_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_eth2nl_tlast" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="M_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_eth2nl_tready" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="M_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_eth2nl_tvalid" SIGIS="undef" SIGNAME="cmac_0_M_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="M_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="S_AXIS_sk2nl_tdata" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="output_stream_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_AXIS_sk2nl_tdest" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="output_stream_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S_AXIS_sk2nl_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="output_stream_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_sk2nl_tlast" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="output_stream_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXIS_sk2nl_tready" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="output_stream_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXIS_sk2nl_tvalid" SIGIS="undef" SIGNAME="krnl_proj_split_0_output_stream_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="output_stream_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="networklayer_0_M_AXIS_nl2eth" NAME="M_AXIS_nl2eth" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_nl2eth_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="M_AXIS_nl2eth_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_nl2eth_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_nl2eth_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_nl2eth_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="networklayer_0_M_AXIS_nl2sk" NAME="M_AXIS_nl2sk" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="16"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="96"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_nl2sk_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="M_AXIS_nl2sk_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="M_AXIS_nl2sk_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_nl2sk_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_nl2sk_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="M_AXIS_nl2sk_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_nl2sk_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cmac_0_M_AXIS" NAME="S_AXIS_eth2nl" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_eth2nl_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="S_AXIS_eth2nl_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_eth2nl_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_eth2nl_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_eth2nl_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="krnl_proj_split_0_output_stream" NAME="S_AXIS_sk2nl" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="16"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_sk2nl_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="S_AXIS_sk2nl_tdest"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="S_AXIS_sk2nl_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_sk2nl_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_sk2nl_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_sk2nl_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="SLR1_interconnect_axilite_user_M02_AXI" DATAWIDTH="32" NAME="S_AXIL_nl" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_aclk_kernel_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT" VALUE="SLR1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXIL_nl_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXIL_nl_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXIL_nl_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXIL_nl_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXIL_nl_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXIL_nl_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXIL_nl_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXIL_nl_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXIL_nl_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXIL_nl_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXIL_nl_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXIL_nl_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXIL_nl_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXIL_nl_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXIL_nl_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXIL_nl_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXIL_nl_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_ctrl_slr0" HWVERSION="5.0" INSTANCE="proc_sys_reset_ctrl_slr0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_ctrl_slr0_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_ctrl_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="hmss_0" PORT="ctrl_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_ctrl_slr1" HWVERSION="5.0" INSTANCE="proc_sys_reset_ctrl_slr1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_ctrl_slr1_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_ctrl_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_ctrl_slr2" HWVERSION="5.0" INSTANCE="proc_sys_reset_ctrl_slr2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_ctrl_slr2_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_ctrl_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_ctrl_slr2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_gpio_null" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_freerun_slr0" HWVERSION="5.0" INSTANCE="proc_sys_reset_freerun_slr0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_freerun_slr0_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_freerun_slr1" HWVERSION="5.0" INSTANCE="proc_sys_reset_freerun_slr1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_freerun_slr1_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_freerun_slr2" HWVERSION="5.0" INSTANCE="proc_sys_reset_freerun_slr2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_freerun_slr2_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_kernel2_slr0" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel2_slr0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel2_slr0_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_01_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel_01_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_01"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_kernel2_slr1" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel2_slr1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel2_slr1_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_01_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel_01_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_01"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_kernel2_slr2" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel2_slr2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel2_slr2_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_01_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel_01_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_01"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_kernel_slr0" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel_slr0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel_slr0_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_00_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel_00_slr0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_kernel_slr1" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel_slr1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel_slr1_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_00_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel_00_slr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_kernel_slr1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cmac_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="networklayer_0" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/proc_sys_reset_kernel_slr2" HWVERSION="5.0" INSTANCE="proc_sys_reset_kernel_slr2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplusHBM"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_proc_sys_reset_kernel_slr2_0"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_00_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aresetn_kernel_00_slr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="aclk_kernel_00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/satellite_gpio_slice_1" HWVERSION="1.0" INSTANCE="satellite_gpio_slice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_satellite_gpio_slice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ulp_m_data_satellite_ctrl_data_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_data_satellite_ctrl_data_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="satellite_gpio_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ulp_ucs" PORT="shutdown_clocks"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="ulp_ulp_cmp_0" BDTYPE="SBD" COREREVISION="6" DRIVERMODE="SUBCORE" FULLNAME="/ulp_cmp" HWVERSION="3.0" INSTANCE="ulp_cmp" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_cmp_subsystem" SIM_BD="ulp_ulp_cmp_0" VLNV="xilinx.com:ip:shell_cmp_subsystem:3.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ulp_cmp_0"/>
        <PARAMETER NAME="DESIGN_TYPE" VALUE="1RP"/>
        <PARAMETER NAME="ENABLE_FULL_ADDRESS_ASSIGNMENTS" VALUE="true"/>
        <PARAMETER NAME="EP_CMP_BUILD_INFO_00_OFFSET" VALUE="0x00000000"/>
        <PARAMETER NAME="EP_CMP_BUILD_INFO_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_DDR_MEM_CALIB_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_DDR_MEM_CALIB_00_OFFSET" VALUE="0x00003000"/>
        <PARAMETER NAME="EP_DDR_MEM_CALIB_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_DDR_MEM_CALIB_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_DDR_MEM_CALIB_00_REGABS" VALUE="xilinx.com:reg_abs:cmp_ddr_calib:1.0"/>
        <PARAMETER NAME="EP_DDR_MEM_SRSR_GATE_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_DDR_MEM_SRSR_GATE_00_OFFSET" VALUE="0x00004000"/>
        <PARAMETER NAME="EP_DDR_MEM_SRSR_GATE_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_DDR_MEM_SRSR_GATE_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_DDR_MEM_SRSR_GATE_00_REGABS" VALUE="xilinx.com:reg_abs:gpio_srsr_gate:1.0"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_MGMT_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_MGMT_00_OFFSET" VALUE="0x00010000"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_MGMT_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_MGMT_00_RANGE" VALUE="64k"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_MGMT_00_REGABS" VALUE="xilinx.com:reg_abs:debug_bridge:1.0"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_USER_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_USER_00_OFFSET" VALUE="0x00000000"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_USER_00_PF" VALUE="0x1"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_USER_00_RANGE" VALUE="64k"/>
        <PARAMETER NAME="EP_DEBUG_BSCAN_USER_00_REGABS" VALUE="xilinx.com:reg_abs:debug_bridge:1.0"/>
        <PARAMETER NAME="EP_FPGA_CONFIGURATION_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_FPGA_CONFIGURATION_00_INTERRUPT_ALIAS" VALUE="interrupt_fpga_configuration_00"/>
        <PARAMETER NAME="EP_FPGA_CONFIGURATION_00_MSIX_END" VALUE="0x1"/>
        <PARAMETER NAME="EP_FPGA_CONFIGURATION_00_MSIX_START" VALUE="0x1"/>
        <PARAMETER NAME="EP_FPGA_CONFIGURATION_00_OFFSET" VALUE="0x00008000"/>
        <PARAMETER NAME="EP_FPGA_CONFIGURATION_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_FPGA_CONFIGURATION_00_RANGE" VALUE="32k"/>
        <PARAMETER NAME="EP_FPGA_CONFIGURATION_00_REGABS" VALUE="xilinx.com:reg_abs:axi_hwicap:1.0"/>
        <PARAMETER NAME="EP_ICAP_ARB_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_ICAP_ARB_00_OFFSET" VALUE="0x00001000"/>
        <PARAMETER NAME="EP_ICAP_ARB_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_ICAP_ARB_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_ICAP_ARB_00_REGABS" VALUE="xilinx.com:reg_abs:icap_arb:1.0"/>
        <PARAMETER NAME="EP_UUID_ROM_PLP_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_UUID_ROM_PLP_00_OFFSET" VALUE="0x00002000"/>
        <PARAMETER NAME="EP_UUID_ROM_PLP_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_UUID_ROM_PLP_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_UUID_ROM_PLP_00_REGABS" VALUE="xilinx.com:reg_abs:uuid_rom:1.0"/>
        <PARAMETER NAME="HAS_AXI_HWICAP" VALUE="false"/>
        <PARAMETER NAME="HAS_AXI_ICAP_ARB" VALUE="false"/>
        <PARAMETER NAME="HAS_DDR4_RESET_GATE" VALUE="false"/>
        <PARAMETER NAME="HAS_JTAG_AXI_MASTER" VALUE="false"/>
        <PARAMETER NAME="HAS_MEMORY_CALIB_STATUS" VALUE="false"/>
        <PARAMETER NAME="HAS_MGMT_DEBUG" VALUE="false"/>
        <PARAMETER NAME="HAS_USER_DEBUG" VALUE="true"/>
        <PARAMETER NAME="HAS_UUID_ROM" VALUE="false"/>
        <PARAMETER NAME="INIT_LOGIC_UUID" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="MGMT_PF_BASE_ADDRESS_BLP" VALUE="0x01E80000"/>
        <PARAMETER NAME="MGMT_PF_BASE_ADDRESS_PLP" VALUE="0x00060000"/>
        <PARAMETER NAME="MGMT_PF_BASE_ADDRESS_ULP" VALUE="0x01020000"/>
        <PARAMETER NAME="NUM_MB_DEBUG_PORTS" VALUE="2"/>
        <PARAMETER NAME="NUM_MEMORY_CALIB" VALUE="1"/>
        <PARAMETER NAME="OFFSET_MDM_SEG" VALUE="0x01F40000"/>
        <PARAMETER NAME="PARTITION_NAME" VALUE="ULP"/>
        <PARAMETER NAME="RANGE_MDM_SEG" VALUE="4k"/>
        <PARAMETER NAME="REGSLICE_AXI_HWICAP" VALUE="NONE"/>
        <PARAMETER NAME="REGSLICE_DDR4_RESET_GATE" VALUE="NONE"/>
        <PARAMETER NAME="REGSLICE_MEMORY_CALIB_STATUS" VALUE="NONE"/>
        <PARAMETER NAME="REGSLICE_MGMT_DEBUG" VALUE="NONE"/>
        <PARAMETER NAME="REGSLICE_USER_DEBUG_BRIDGE" VALUE="NONE"/>
        <PARAMETER NAME="REGSLICE_UUID_ROM" VALUE="NONE"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="SUPPORT_NEW_INTERRUPT_SCHEMA" VALUE="true"/>
        <PARAMETER NAME="USER_PF_BASE_ADDRESS_ULP" VALUE="0x01400000"/>
        <PARAMETER NAME="USE_MDM_UART" VALUE="0"/>
        <PARAMETER NAME="VERSION.CORE_REVISION" VALUE="6"/>
        <PARAMETER NAME="VERSION.MAJOR_VERSION" VALUE="3"/>
        <PARAMETER NAME="VERSION.MINOR_VERSION" VALUE="0"/>
        <PARAMETER NAME="VERSION.PATCH_REVISION" VALUE="0"/>
        <PARAMETER NAME="VERSION.PERFORCE_CL" VALUE="3478949"/>
        <PARAMETER NAME="VERSION.RESERVED_TAG" VALUE="0x00000000"/>
        <PARAMETER NAME="VERSION.SUBSYSTEM_ID" VALUE="0x03"/>
        <PARAMETER NAME="VERSION.VIV_VERSION" VALUE="0x202210"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01400000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0140FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk_ctrl" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_ctrl" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_ctrl_mgmt_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_arready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_arvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_ctrl_mgmt_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_awready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_awvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_bready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_bvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_mgmt_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_rready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_rvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_mgmt_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_mgmt_wready" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_mgmt_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_mgmt_wvalid" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_ctrl_user_debug_araddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_user_debug_arprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_user_debug_arready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_user_debug_arvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_ctrl_user_debug_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_user_debug_awprot" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_user_debug_awready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_user_debug_awvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_user_debug_bready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_user_debug_bresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_user_debug_bvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_user_debug_rdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_user_debug_rready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_user_debug_rresp" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_user_debug_rvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_user_debug_wdata" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_ctrl_user_debug_wready" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_user_debug_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_ctrl_user_debug_wvalid" SIGIS="undef" SIGNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ULP_M_AXI_CTRL_USER_03_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_slr1_M01_AXI" DATAWIDTH="32" NAME="s_axi_ctrl_mgmt" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_mgmt_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_mgmt_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_mgmt_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_mgmt_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_mgmt_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_mgmt_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_mgmt_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_mgmt_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_mgmt_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_mgmt_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_mgmt_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_mgmt_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_mgmt_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_mgmt_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_mgmt_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_mgmt_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_mgmt_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ii_level0_wire_ULP_M_AXI_CTRL_USER_03" DATAWIDTH="32" NAME="s_axi_ctrl_user_debug" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ASSOCIATED_BUSIF" VALUE="S_AXI"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_user_debug_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_ctrl_user_debug_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_user_debug_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_user_debug_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_user_debug_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_ctrl_user_debug_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_user_debug_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_user_debug_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_user_debug_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_user_debug_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_user_debug_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_user_debug_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_user_debug_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_user_debug_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_user_debug_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_user_debug_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_user_debug_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_user_debug_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_user_debug_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="ulp_ulp_ucs_0" BDTYPE="SBD" COREREVISION="5" DRIVERMODE="SUBCORE" FULLNAME="/ulp_ucs" HWVERSION="3.0" INSTANCE="ulp_ucs" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shell_ucs_subsystem" SIM_BD="ulp_ulp_ucs_0" VLNV="xilinx.com:ip:shell_ucs_subsystem:3.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_DOMAIN_ACLK_KERNEL_00" VALUE="cd_aclk_kernel_00"/>
        <PARAMETER NAME="CLK_DOMAIN_ACLK_KERNEL_01" VALUE="cd_aclk_kernel_01"/>
        <PARAMETER NAME="CLK_DOMAIN_ACLK_KERNEL_02" VALUE="cd_aclk_kernel_02"/>
        <PARAMETER NAME="CLK_DOMAIN_ACLK_KERNEL_03" VALUE="cd_aclk_kernel_03"/>
        <PARAMETER NAME="CLK_DOMAIN_ACLK_KERNEL_04" VALUE="cd_aclk_kernel_04"/>
        <PARAMETER NAME="CLK_DOMAIN_ACLK_KERNEL_05" VALUE="cd_aclk_kernel_05"/>
        <PARAMETER NAME="CLK_DOMAIN_CLK_HBM" VALUE="cd_aclk_hbm_00"/>
        <PARAMETER NAME="Component_Name" VALUE="ulp_ulp_ucs_0"/>
        <PARAMETER NAME="DISABLE_MGMT_JSON_METADATA" VALUE="false"/>
        <PARAMETER NAME="DISABLE_THROTTLING" VALUE="false"/>
        <PARAMETER NAME="EDGE_ALIGNED_KERNEL_CLOCK_DIVISOR_00" VALUE="1"/>
        <PARAMETER NAME="EDGE_ALIGNED_KERNEL_CLOCK_DIVISOR_01" VALUE="1"/>
        <PARAMETER NAME="EDGE_ALIGNED_KERNEL_CLOCK_DIVISOR_02" VALUE="1"/>
        <PARAMETER NAME="EDGE_ALIGNED_KERNEL_CLOCK_DIVISOR_03" VALUE="1"/>
        <PARAMETER NAME="EDGE_ALIGNED_KERNEL_CLOCK_DIVISOR_04" VALUE="1"/>
        <PARAMETER NAME="EDGE_ALIGNED_KERNEL_CLOCK_DIVISOR_05" VALUE="1"/>
        <PARAMETER NAME="ENABLE_CONT_KERNEL_CLOCK_00" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CONT_KERNEL_CLOCK_01" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CONT_KERNEL_CLOCK_02" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CONT_KERNEL_CLOCK_03" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CONT_KERNEL_CLOCK_04" VALUE="false"/>
        <PARAMETER NAME="ENABLE_CONT_KERNEL_CLOCK_05" VALUE="false"/>
        <PARAMETER NAME="ENABLE_FULL_ADDRESS_ASSIGNMENTS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_SCALABLE_KERNEL_CLOCK_00" VALUE="true"/>
        <PARAMETER NAME="ENABLE_SCALABLE_KERNEL_CLOCK_01" VALUE="true"/>
        <PARAMETER NAME="ENABLE_SCALABLE_KERNEL_CLOCK_02" VALUE="true"/>
        <PARAMETER NAME="ENABLE_SCALABLE_KERNEL_CLOCK_03" VALUE="true"/>
        <PARAMETER NAME="ENABLE_SCALABLE_KERNEL_CLOCK_04" VALUE="true"/>
        <PARAMETER NAME="ENABLE_SCALABLE_KERNEL_CLOCK_05" VALUE="true"/>
        <PARAMETER NAME="ENABLE_SHUTDOWN_CLOCKS" VALUE="true"/>
        <PARAMETER NAME="ENABLE_THROTTLING_KERNEL_CLOCK_00" VALUE="true"/>
        <PARAMETER NAME="ENABLE_THROTTLING_KERNEL_CLOCK_01" VALUE="true"/>
        <PARAMETER NAME="ENABLE_THROTTLING_KERNEL_CLOCK_02" VALUE="true"/>
        <PARAMETER NAME="ENABLE_THROTTLING_KERNEL_CLOCK_03" VALUE="true"/>
        <PARAMETER NAME="ENABLE_THROTTLING_KERNEL_CLOCK_04" VALUE="true"/>
        <PARAMETER NAME="ENABLE_THROTTLING_KERNEL_CLOCK_05" VALUE="true"/>
        <PARAMETER NAME="EP_ACLK_HBM_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_HBM_00_OFFSET" VALUE="0x0000F000"/>
        <PARAMETER NAME="EP_ACLK_HBM_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_HBM_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_ACLK_HBM_00_REGABS" VALUE="xilinx.com:reg_abs:clkwiz:1.0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_00_OFFSET" VALUE="0x00003000"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_00_REGABS" VALUE="xilinx.com:reg_abs:clkwiz:1.0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_01_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_01_OFFSET" VALUE="0x00004000"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_01_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_01_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_01_REGABS" VALUE="xilinx.com:reg_abs:clkwiz:1.0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_02_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_02_OFFSET" VALUE="0x00005000"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_02_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_02_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_02_REGABS" VALUE="xilinx.com:reg_abs:clkwiz:1.0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_03_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_03_OFFSET" VALUE="0x00006000"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_03_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_03_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_03_REGABS" VALUE="xilinx.com:reg_abs:clkwiz:1.0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_04_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_04_OFFSET" VALUE="0x00007000"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_04_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_04_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_04_REGABS" VALUE="xilinx.com:reg_abs:clkwiz:1.0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_05_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_05_OFFSET" VALUE="0x00008000"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_05_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_05_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_ACLK_KERNEL_05_REGABS" VALUE="xilinx.com:reg_abs:clkwiz:1.0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_00_OFFSET" VALUE="0x00011000"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_00_REGABS" VALUE="xilinx.com:reg_abs:frequency_counter:1.0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_HBM_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_HBM_00_OFFSET" VALUE="0x00010000"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_HBM_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_HBM_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_HBM_00_REGABS" VALUE="xilinx.com:reg_abs:frequency_counter:1.0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_00_OFFSET" VALUE="0x00009000"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_00_REGABS" VALUE="xilinx.com:reg_abs:frequency_counter:1.0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_01_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_01_OFFSET" VALUE="0x0000A000"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_01_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_01_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_01_REGABS" VALUE="xilinx.com:reg_abs:frequency_counter:1.0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_02_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_02_OFFSET" VALUE="0x0000B000"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_02_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_02_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_02_REGABS" VALUE="xilinx.com:reg_abs:frequency_counter:1.0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_03_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_03_OFFSET" VALUE="0x0000C000"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_03_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_03_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_03_REGABS" VALUE="xilinx.com:reg_abs:frequency_counter:1.0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_04_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_04_OFFSET" VALUE="0x0000D000"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_04_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_04_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_04_REGABS" VALUE="xilinx.com:reg_abs:frequency_counter:1.0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_05_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_05_OFFSET" VALUE="0x0000E000"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_05_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_05_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_FREQ_CNT_ACLK_KERNEL_05_REGABS" VALUE="xilinx.com:reg_abs:frequency_counter:1.0"/>
        <PARAMETER NAME="EP_GAPPING_DEMAND_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_GAPPING_DEMAND_00_OFFSET" VALUE="0x00001000"/>
        <PARAMETER NAME="EP_GAPPING_DEMAND_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_GAPPING_DEMAND_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_GAPPING_DEMAND_00_REGABS" VALUE="xilinx.com:reg_abs:ucs_gapping_demand:1.0"/>
        <PARAMETER NAME="EP_UCS_BUILD_INFO_00_OFFSET" VALUE="0x00000000"/>
        <PARAMETER NAME="EP_UCS_BUILD_INFO_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_UCS_CONTROL_STATUS_00_BAR" VALUE="0x0"/>
        <PARAMETER NAME="EP_UCS_CONTROL_STATUS_00_OFFSET" VALUE="0x00002000"/>
        <PARAMETER NAME="EP_UCS_CONTROL_STATUS_00_PF" VALUE="0x0"/>
        <PARAMETER NAME="EP_UCS_CONTROL_STATUS_00_RANGE" VALUE="4k"/>
        <PARAMETER NAME="EP_UCS_CONTROL_STATUS_00_REGABS" VALUE="xilinx.com:reg_abs:ucs_control_status:1.0"/>
        <PARAMETER NAME="FREQ_CNT_REF_CLK_HZ" VALUE="100000"/>
        <PARAMETER NAME="FREQ_HZ_KERNEL_CLOCK_00" VALUE="300"/>
        <PARAMETER NAME="FREQ_HZ_KERNEL_CLOCK_01" VALUE="500"/>
        <PARAMETER NAME="FREQ_HZ_KERNEL_CLOCK_02" VALUE="0"/>
        <PARAMETER NAME="FREQ_HZ_KERNEL_CLOCK_03" VALUE="0"/>
        <PARAMETER NAME="FREQ_HZ_KERNEL_CLOCK_04" VALUE="0"/>
        <PARAMETER NAME="FREQ_HZ_KERNEL_CLOCK_05" VALUE="0"/>
        <PARAMETER NAME="HAS_HBM_CLK" VALUE="3"/>
        <PARAMETER NAME="MGMT_PF_BASE_ADDRESS" VALUE="0x01000000"/>
        <PARAMETER NAME="MULTIPLE_MMCM_GROUP_KERNEL_CLOCK_00" VALUE="0"/>
        <PARAMETER NAME="MULTIPLE_MMCM_GROUP_KERNEL_CLOCK_01" VALUE="0"/>
        <PARAMETER NAME="MULTIPLE_MMCM_GROUP_KERNEL_CLOCK_02" VALUE="0"/>
        <PARAMETER NAME="MULTIPLE_MMCM_GROUP_KERNEL_CLOCK_03" VALUE="0"/>
        <PARAMETER NAME="MULTIPLE_MMCM_GROUP_KERNEL_CLOCK_04" VALUE="0"/>
        <PARAMETER NAME="MULTIPLE_MMCM_GROUP_KERNEL_CLOCK_05" VALUE="0"/>
        <PARAMETER NAME="NUM_RESET_FANOUT_FLOPS_SLR0" VALUE="4"/>
        <PARAMETER NAME="NUM_RESET_FANOUT_FLOPS_SLR1" VALUE="4"/>
        <PARAMETER NAME="NUM_RESET_FANOUT_FLOPS_SLR2" VALUE="4"/>
        <PARAMETER NAME="NUM_RESET_FANOUT_FLOPS_SLR3" VALUE="4"/>
        <PARAMETER NAME="NUM_SLR" VALUE="3"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="SUPPORT_NEW_INTERRUPT_SCHEMA" VALUE="true"/>
        <PARAMETER NAME="VERSION.CORE_REVISION" VALUE="5"/>
        <PARAMETER NAME="VERSION.MAJOR_VERSION" VALUE="3"/>
        <PARAMETER NAME="VERSION.MINOR_VERSION" VALUE="0"/>
        <PARAMETER NAME="VERSION.PATCH_REVISION" VALUE="0"/>
        <PARAMETER NAME="VERSION.PERFORCE_CL" VALUE="3478949"/>
        <PARAMETER NAME="VERSION.RESERVED_TAG" VALUE="0x00000000"/>
        <PARAMETER NAME="VERSION.SUBSYSTEM_ID" VALUE="0x07"/>
        <PARAMETER NAME="VERSION.VIV_VERSION" VALUE="0x202210"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x01000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0101FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk_ctrl" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk_freerun" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="450000000" DIR="O" NAME="aclk_hbm" SIGIS="clk" SIGNAME="ulp_ucs_aclk_hbm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="hbm_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk_hbm_refclk" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_freerun_ref_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_freerun_ref_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="aclk_kernel_00" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr2" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="cmac_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="networklayer_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="krnl_proj_split_0" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="aclk_kernel_01" SIGIS="clk" SIGNAME="ulp_ucs_aclk_kernel_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr2" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="aclk_pcie" SIGIS="clk" SIGNAME="ii_level0_wire_ulp_m_aclk_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aclk_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_ctrl" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_ctrl_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_ctrl_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_ctrl_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_ctrl_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_ctrl_slr2" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_ctrl_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_ctrl_slr2" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_hbm" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_hbm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hmss_0" PORT="hbm_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_00_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_00_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_00_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_00_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_00_slr2" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_00_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel_slr2" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_01_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_01_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_01_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_01_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr1" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_kernel_01_slr2" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_kernel_01_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_kernel2_slr2" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn_pcie" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ii_level0_wire_ulp_m_aresetn_pcie_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ii_level0_wire" PORT="ulp_m_aresetn_pcie_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_pcie_slr0" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR0_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="SLR0_regslice_control_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="SLR0_interconnect_axilite_user" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="hmss_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_vip_data" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_pcie_slr1" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR1_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="SLR1_regslice_control_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="SLR1_interconnect_axilite_user" PORT="S00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="aresetn_pcie_slr2" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="ulp_ucs_aresetn_pcie_slr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SLR2_axi_vip_ctrl_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="SLR2_regslice_control_userpf" PORT="aresetn"/>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="ARESETN"/>
            <CONNECTION INSTANCE="SLR2_interconnect_axilite_user" PORT="S00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_ctrl_mgmt_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_mgmt_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_arready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="24" NAME="s_axi_ctrl_mgmt_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_ctrl_mgmt_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_awready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_bready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_ctrl_mgmt_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_rready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_ctrl_mgmt_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_ctrl_mgmt_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ctrl_mgmt_wready" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_ctrl_mgmt_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_ctrl_mgmt_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_ic_ctrl_mgmt_slr1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="shutdown_clocks" SIGIS="undef" SIGNAME="satellite_gpio_slice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="satellite_gpio_slice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_ic_ctrl_mgmt_slr1_M00_AXI" DATAWIDTH="32" NAME="s_axi_ctrl_mgmt" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="25"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="cd_ctrl_00"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_ctrl_mgmt_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_ctrl_mgmt_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_ctrl_mgmt_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_ctrl_mgmt_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_ctrl_mgmt_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_ctrl_mgmt_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_ctrl_mgmt_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_ctrl_mgmt_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_ctrl_mgmt_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_ctrl_mgmt_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_ctrl_mgmt_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_ctrl_mgmt_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_ctrl_mgmt_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_ctrl_mgmt_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_ctrl_mgmt_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_ctrl_mgmt_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_ctrl_mgmt_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_ctrl_mgmt_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_ctrl_mgmt_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
