

================================================================
== Vitis HLS Report for 'DebayerRandBatG'
================================================================
* Date:           Thu May  8 10:10:44 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.881 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max   |   Type  |
    +---------+---------+-----------+----------+-----+---------+---------+
    |       11|  2086331|  44.000 ns|  8.345 ms|   11|  2086331|       no|
    +---------+---------+-----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max   | min |  max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144  |DebayerRandBatG_Pipeline_VITIS_LOOP_836_2  |        7|     1927|  28.000 ns|  7.708 us|    7|  1927|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_833_1  |       10|  2086330|  10 ~ 1930|          -|          -|  1 ~ 1081|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     125|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1356|    1842|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      71|    -|
|Register         |        -|     -|     335|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     0|    1691|    2038|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144  |DebayerRandBatG_Pipeline_VITIS_LOOP_836_2  |        0|   0|  1356|  1842|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                           |        0|   0|  1356|  1842|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lineBuffer_val_V_U    |DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1921|   30|     1|        57630|
    |lineBuffer_val_V_2_U  |DebayerRandBatG_lineBuffer_val_V_RAM_AUTO_1R1W  |        4|  0|   0|    0|  1921|   30|     1|        57630|
    +----------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                                |        8|  0|   0|    0|  3842|   60|     2|       115260|
    +----------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln833_fu_205_p2     |         +|   0|  0|  18|          11|           1|
    |loopHeight_fu_185_p2    |         +|   0|  0|  18|          11|           1|
    |out_y_i_fu_305_p2       |         +|   0|  0|  19|          12|           2|
    |y_6_fu_228_p2           |         +|   0|  0|  18|          11|           1|
    |cmp202_i_fu_294_p2      |      icmp|   0|  0|  11|          11|           1|
    |cmp58_i_fu_289_p2       |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln833_fu_223_p2    |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |out_y_cast_i_fu_274_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_i_fu_284_p2         |       xor|   0|  0|  15|          15|          15|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 125|          95|          46|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  26|          5|    1|          5|
    |ap_done             |   9|          2|    1|          2|
    |bayerPhase_c_blk_n  |   9|          2|    1|          2|
    |imgRB_read          |   9|          2|    1|          2|
    |imgRgb_write        |   9|          2|    1|          2|
    |y_fu_66             |   9|          2|   11|         22|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  71|         15|   16|         35|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln833_reg_415                                                  |  11|   0|   11|          0|
    |ap_CS_fsm                                                          |   4|   0|    4|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |cmp202_i_reg_498                                                   |   1|   0|    1|          0|
    |cmp58_i_reg_493                                                    |   1|   0|    1|          0|
    |grp_DebayerRandBatG_Pipeline_VITIS_LOOP_836_2_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_400                                                 |  11|   0|   11|          0|
    |out_y_i_reg_503                                                    |  12|   0|   12|          0|
    |p_0_0_01228_224022422_lcssa2458_i_fu_114                           |  10|   0|   10|          0|
    |p_0_0_01228_224022422_lcssa2458_i_load_reg_483                     |  10|   0|   10|          0|
    |p_0_0_01229_224002420_lcssa2456_i_fu_110                           |  10|   0|   10|          0|
    |p_0_0_01229_224002420_lcssa2456_i_load_reg_478                     |  10|   0|   10|          0|
    |p_0_0_01230_223982418_lcssa2454_i_fu_106                           |  10|   0|   10|          0|
    |p_0_0_01230_223982418_lcssa2454_i_load_reg_473                     |  10|   0|   10|          0|
    |p_0_0_0_0_011942411_lcssa2448_i_fu_94                              |  10|   0|   10|          0|
    |p_0_0_0_0_011942411_lcssa2448_i_load_reg_458                       |  10|   0|   10|          0|
    |p_0_0_0_0_01231_12329_lcssa2371_i_fu_70                            |  10|   0|   10|          0|
    |p_0_0_0_0_01231_12329_lcssa2371_i_load_reg_428                     |  10|   0|   10|          0|
    |p_0_1_0_0_011952413_lcssa2450_i_fu_98                              |  10|   0|   10|          0|
    |p_0_1_0_0_011952413_lcssa2450_i_load_reg_463                       |  10|   0|   10|          0|
    |p_0_1_0_0_01232_12332_lcssa2373_i_fu_74                            |  10|   0|   10|          0|
    |p_0_1_0_0_01232_12332_lcssa2373_i_load_reg_433                     |  10|   0|   10|          0|
    |p_0_2_0_0_011962415_lcssa2452_i_fu_102                             |  10|   0|   10|          0|
    |p_0_2_0_0_011962415_lcssa2452_i_load_reg_468                       |  10|   0|   10|          0|
    |p_0_2_0_0_01233_12335_lcssa2375_i_fu_78                            |  10|   0|   10|          0|
    |p_0_2_0_0_01233_12335_lcssa2375_i_load_reg_438                     |  10|   0|   10|          0|
    |p_lcssa24082442_i_fu_82                                            |  10|   0|   10|          0|
    |p_lcssa24082442_i_load_reg_443                                     |  10|   0|   10|          0|
    |p_lcssa24092444_i_fu_86                                            |  10|   0|   10|          0|
    |p_lcssa24092444_i_load_reg_448                                     |  10|   0|   10|          0|
    |p_lcssa24102446_i_fu_90                                            |  10|   0|   10|          0|
    |p_lcssa24102446_i_load_reg_453                                     |  10|   0|   10|          0|
    |trunc_ln825_1_i_reg_410                                            |  15|   0|   15|          0|
    |x_phase_reg_405                                                    |   1|   0|    1|          0|
    |xor_i_reg_488                                                      |  15|   0|   15|          0|
    |y_fu_66                                                            |  11|   0|   11|          0|
    |zext_ln833_reg_420                                                 |  11|   0|   12|          1|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 335|   0|  336|          1|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  DebayerRandBatG|  return value|
|imgRB_dout                   |   in|   30|     ap_fifo|            imgRB|       pointer|
|imgRB_num_data_valid         |   in|    2|     ap_fifo|            imgRB|       pointer|
|imgRB_fifo_cap               |   in|    2|     ap_fifo|            imgRB|       pointer|
|imgRB_empty_n                |   in|    1|     ap_fifo|            imgRB|       pointer|
|imgRB_read                   |  out|    1|     ap_fifo|            imgRB|       pointer|
|imgRgb_din                   |  out|   30|     ap_fifo|           imgRgb|       pointer|
|imgRgb_num_data_valid        |   in|    2|     ap_fifo|           imgRgb|       pointer|
|imgRgb_fifo_cap              |   in|    2|     ap_fifo|           imgRgb|       pointer|
|imgRgb_full_n                |   in|    1|     ap_fifo|           imgRgb|       pointer|
|imgRgb_write                 |  out|    1|     ap_fifo|           imgRgb|       pointer|
|height                       |   in|   11|   ap_stable|           height|        scalar|
|width                        |   in|   11|   ap_stable|            width|        scalar|
|bayerPhase_c_dout            |   in|   16|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_num_data_valid  |   in|    2|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_fifo_cap        |   in|    2|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_empty_n         |   in|    1|     ap_fifo|     bayerPhase_c|       pointer|
|bayerPhase_c_read            |  out|    1|     ap_fifo|     bayerPhase_c|       pointer|
+-----------------------------+-----+-----+------------+-----------------+--------------+

