#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
read_verilog $::env(RTL_FILES)
Loading db file '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/S-2021.06-SP3/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading verilog file '/afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v
Warning:  /afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v:124: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v:125: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v:139: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v:140: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v:260: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v:261: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v:360: signed to unsigned conversion occurs. (VER-318)
Warning: Could not open default SVF file /afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/synthesis/svf/default.svf for writing.

Statistics for case statements in always block at line 148 in file
	'/afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           153            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 234 in file
	'/afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           235            |     no/auto      |
===============================================

Statistics for case statements in always block at line 407 in file
	'/afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           408            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 469 in file
	'/afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           470            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 524 in file
	'/afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           525            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MyDesign line 148 in file
		'/afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 234 in file
		'/afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/dut.v'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
| weights_sram_read_address_reg  | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|          mac0_reg_reg          | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|  temp_max_pool_reg_array_reg   | Flip-flop |  248  |  Y  | N  | N  | N  | N  | N  | N  |
|  even_max_pool_valid_bit_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        k_reg_array_reg         | Flip-flop |  72   |  Y  | N  | N  | N  | N  | N  | N  |
|  output_sram_write_enable_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   odd_max_pool_valid_bit_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     conv_odd_col_index_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|       conv_row_index_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      static_base_addr_reg      | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_even_col_index_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|          dut_busy_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      output_sram_addr_reg      | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|   max_pool_reg_read_ind_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   max_pool_reg_write_ind_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|          mac1_reg_reg          | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         ip_end_reg_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      current_size_reg_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   temp_even_max_pool_reg_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       kernel_counter_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   temp_odd_max_pool_reg_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| output_sram_write_addresss_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|   output_sram_write_data_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==========================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   MyDesign/137   |   32   |    8    |      5       |
======================================================
Presto compilation completed successfully.
Current design is now '/afs/unity.ncsu.edu/users/s/srajend4/Documents/proj_564/projectFall2022/rtl/MyDesign.db:MyDesign'
Loaded 1 design.
Current design is 'MyDesign'.
MyDesign
