Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Mon Jun 13 15:02:37 2016
| Host         : Dries007-Arch running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk_1k_reg/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: keyboard0/ps2_keyboard_0/ps2_clk_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 704 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.952        0.000                      0                 1717        0.047        0.000                      0                 1717        3.000        0.000                       0                   713  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clk                        {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider    {0.000 27.778}       55.556          18.000          
  clk_cpu_ClockDivider     {0.000 55.556}       111.111         9.000           
  clk_vga_ClockDivider     {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider    {0.000 25.000}       50.000          20.000          
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clk_2cpu_ClockDivider_1  {0.000 27.778}       55.556          18.000          
  clk_cpu_ClockDivider_1   {0.000 55.556}       111.111         9.000           
  clk_vga_ClockDivider_1   {0.000 4.630}        9.259           108.000         
  clkfbout_ClockDivider_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider                                                                                                                                                     27.278        0.000                       0                    25  
  clk_cpu_ClockDivider          59.686        0.000                      0                 1416        0.215        0.000                      0                 1416       55.056        0.000                       0                   626  
  clk_vga_ClockDivider           0.952        0.000                      0                  129        0.206        0.000                      0                  129        4.130        0.000                       0                    58  
  clkfbout_ClockDivider                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_2cpu_ClockDivider_1                                                                                                                                                   27.278        0.000                       0                    25  
  clk_cpu_ClockDivider_1        59.696        0.000                      0                 1416        0.215        0.000                      0                 1416       55.056        0.000                       0                   626  
  clk_vga_ClockDivider_1         0.954        0.000                      0                  129        0.206        0.000                      0                  129        4.130        0.000                       0                    58  
  clkfbout_ClockDivider_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider         49.967        0.000                      0                  172        0.065        0.000                      0                  172  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider         49.976        0.000                      0                  172        0.075        0.000                      0                  172  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider          45.019        0.000                      0                    8        0.389        0.000                      0                    8  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider          45.019        0.000                      0                    8        0.389        0.000                      0                    8  
clk_cpu_ClockDivider_1   clk_cpu_ClockDivider          59.686        0.000                      0                 1416        0.047        0.000                      0                 1416  
clk_vga_ClockDivider_1   clk_vga_ClockDivider           0.952        0.000                      0                  129        0.090        0.000                      0                  129  
clk_cpu_ClockDivider     clk_2cpu_ClockDivider_1       49.967        0.000                      0                  172        0.065        0.000                      0                  172  
clk_cpu_ClockDivider_1   clk_2cpu_ClockDivider_1       49.976        0.000                      0                  172        0.075        0.000                      0                  172  
clk_2cpu_ClockDivider    clk_cpu_ClockDivider_1        45.029        0.000                      0                    8        0.398        0.000                      0                    8  
clk_cpu_ClockDivider     clk_cpu_ClockDivider_1        59.686        0.000                      0                 1416        0.047        0.000                      0                 1416  
clk_2cpu_ClockDivider_1  clk_cpu_ClockDivider_1        45.029        0.000                      0                    8        0.398        0.000                      0                    8  
clk_vga_ClockDivider     clk_vga_ClockDivider_1         0.952        0.000                      0                  129        0.090        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider
Waveform(ns):       { 0.000 27.778 }
Period(ns):         55.556
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB18_X1Y8      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB18_X1Y8      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB18_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       55.556      157.804    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       59.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.686ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.970ns  (logic 17.189ns (33.723%)  route 33.781ns (66.277%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           2.059    50.005    keyboard0_n_52
    DSP48_X1Y1           DSP48E1                                      r  money2__1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y1           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.168   110.053    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.691    money2__1
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -50.005    
  -------------------------------------------------------------------
                         slack                                 59.686    

Slack (MET) :             59.827ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__3/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.829ns  (logic 17.189ns (33.817%)  route 33.640ns (66.183%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.918    49.863    keyboard0_n_52
    DSP48_X1Y3           DSP48E1                                      r  money2__3/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__3/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.690    money2__3
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.863    
  -------------------------------------------------------------------
                         slack                                 59.827    

Slack (MET) :             59.877ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.781ns  (logic 17.189ns (33.849%)  route 33.592ns (66.151%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 109.659 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.870    49.815    keyboard0_n_52
    DSP48_X1Y0           DSP48E1                                      r  money2__2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.543   109.659    clk_cpu
    DSP48_X1Y0           DSP48E1                                      r  money2__2/CLK
                         clock pessimism              0.564   110.222    
                         clock uncertainty           -0.168   110.054    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.692    money2__2
  -------------------------------------------------------------------
                         required time                        109.692    
                         arrival time                         -49.815    
  -------------------------------------------------------------------
                         slack                                 59.877    

Slack (MET) :             60.017ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__4/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.640ns  (logic 17.189ns (33.944%)  route 33.451ns (66.056%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.728    49.674    keyboard0_n_52
    DSP48_X1Y2           DSP48E1                                      r  money2__4/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y2           DSP48E1                                      r  money2__4/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.168   110.053    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.691    money2__4
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -49.674    
  -------------------------------------------------------------------
                         slack                                 60.017    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.225ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.431ns  (logic 17.305ns (34.314%)  route 33.126ns (65.686%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.156    49.466    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.466    
  -------------------------------------------------------------------
                         slack                                 60.225    

Slack (MET) :             60.281ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.375ns  (logic 16.391ns (32.538%)  route 33.984ns (67.462%))
  Logic Levels:           76  (CARRY4=51 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=11 LUT6=4)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 f  money2_i_118/O
                         net (fo=3, routed)           0.598    44.718    aD2M4dsP[11]
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.326    45.044 r  money2_i_87/O
                         net (fo=15, routed)          1.028    46.072    keyboard0/input_max_reg[12]
    SLICE_X39Y24         LUT6 (Prop_lut6_I1_O)        0.124    46.196 f  keyboard0/money2_i_68/O
                         net (fo=2, routed)           0.730    46.926    keyboard0/money2_i_68_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.124    47.050 r  keyboard0/money2_i_16/O
                         net (fo=7, routed)           2.359    49.410    keyboard0_n_62
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.410    
  -------------------------------------------------------------------
                         slack                                 60.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rng_seed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.690%)  route 0.126ns (37.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    clk_cpu
    SLICE_X64Y54         FDRE                                         r  rng_seed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  rng_seed_reg[15]/Q
                         net (fo=1, routed)           0.126    -0.298    prng0/Q[15]
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.048    -0.250 r  prng0/tmp_a[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    prng0/tmp_a[15]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[15]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.107    -0.465    prng0/tmp_a_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 keyboard0/control_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/control_r_reg/Q
                         net (fo=2, routed)           0.121    -0.362    keyboard0/ps2_keyboard_0/control_r_reg_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I4_O)        0.045    -0.317 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.317    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.242    -0.624    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.092    -0.532    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.832%)  route 0.134ns (51.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y55         FDRE                                         r  prng0/tmp_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  prng0/tmp_a_reg[8]/Q
                         net (fo=2, routed)           0.134    -0.326    prng0/p_0_in[9]
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.861    -0.828    prng0/clk_cpu
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[9]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.009    -0.544    prng0/rnd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X33Y64         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.311    keyboard0/ascii_reg_n_0_[5]
    SLICE_X33Y61         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X33Y61         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.256    -0.606    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.066    -0.540    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.093%)  route 0.186ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y55         FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.186    -0.261    prng0/p_0_in[8]
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.861    -0.828    prng0/clk_cpu
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[8]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.063    -0.490    prng0/rnd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rng_seed_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.187ns (52.650%)  route 0.168ns (47.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    clk_cpu
    SLICE_X63Y55         FDRE                                         r  rng_seed_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rng_seed_en_reg/Q
                         net (fo=17, routed)          0.168    -0.279    prng0/seed_en
    SLICE_X62Y55         LUT3 (Prop_lut3_I2_O)        0.046    -0.233 r  prng0/tmp_a[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    prng0/tmp_a[9]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[9]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.107    -0.468    prng0/tmp_a_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.102    -0.359    prng0/p_0_in[3]
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.098    -0.261 r  prng0/tmp_a[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    prng0/tmp_a[3]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[3]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.092    -0.496    prng0/tmp_a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rng_seed_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.129%)  route 0.200ns (51.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.592    -0.589    clk_cpu
    SLICE_X61Y55         FDRE                                         r  rng_seed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rng_seed_reg[14]/Q
                         net (fo=1, routed)           0.200    -0.248    prng0/Q[14]
    SLICE_X62Y55         LUT3 (Prop_lut3_I0_O)        0.045    -0.203 r  prng0/tmp_a[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    prng0/tmp_a[14]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[14]/C
                         clock pessimism              0.275    -0.551    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.107    -0.444    prng0/tmp_a_reg[14]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  prng0/tmp_a_reg[5]/Q
                         net (fo=2, routed)           0.170    -0.277    prng0/p_0_in[6]
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.042    -0.235 r  prng0/tmp_a[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    prng0/tmp_a[6]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[6]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.107    -0.481    prng0/tmp_a_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.551    -0.630    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=3, routed)           0.115    -0.388    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.098    -0.290 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.290    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.819    -0.871    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.092    -0.538    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y4       money2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y1       money2__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y0       money2__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y3       money2__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y2       money2__4/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y6       money2/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y50     B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y48     bet_higher_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X52Y60     bets_reg[10][kind][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X47Y59     bets_reg[11][kind][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X47Y60     bets_reg[15][kind][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X47Y60     bets_reg[15][kind][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X47Y60     bets_reg[15][kind][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X49Y57     bets_reg[16][kind][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y60     bets_reg[18][kind][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y60     bets_reg[18][kind][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y60     bets_reg[18][kind][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y60     bets_reg[18][kind][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y9      bet_money_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y13     bet_money_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y13     bet_money_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y13     bet_money_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y13     bet_money_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X39Y9      bet_money_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X33Y42     fb_a_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X33Y42     fb_a_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X33Y42     fb_a_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X51Y58     bets_reg[10][kind][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 1.988ns (24.355%)  route 6.174ns (75.645%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 7.708 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.895     2.048    vga0/h_count[10]_i_1_n_0
    SLICE_X5Y14          LUT3 (Prop_lut3_I0_O)        0.124     2.172 r  vga0/g0_b0_i_1/O
                         net (fo=97, routed)          1.356     3.529    vga0/sel[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124     3.653 r  vga0/g25_b1/O
                         net (fo=1, routed)           0.000     3.653    vga0/g25_b1_n_0
    SLICE_X2Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     3.900 r  vga0/vgaRed_reg[0]_i_88/O
                         net (fo=1, routed)           0.000     3.900    vga0/vgaRed_reg[0]_i_88_n_0
    SLICE_X2Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     3.998 r  vga0/vgaRed_reg[0]_i_28/O
                         net (fo=1, routed)           0.718     4.716    vga0/vgaRed_reg[0]_i_28_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.319     5.035 r  vga0/vgaRed[0]_i_10/O
                         net (fo=1, routed)           0.817     5.852    vga0/vgaRed[0]_i_10_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.976 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.893     6.868    vga0/vgaRed[0]_i_4_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.992 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.165     7.157    vga0/vgaRed[0]_i_3_n_0
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.124     7.281 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.281    vga0/vgaRed[0]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.444     7.708    vga0/clk_vga
    SLICE_X8Y15          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.272    
                         clock uncertainty           -0.116     8.156    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.077     8.233    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 2.769ns (40.769%)  route 4.023ns (59.231%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.872     2.025    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.149 r  vga0/v_count[6]_i_1/O
                         net (fo=2, routed)           0.765     2.914    vga0/v_count3_out[6]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.299 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.299    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.633 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.504     4.137    vga0/v_count_reg[8]_0[2]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     4.838 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.838    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.060 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.552     5.611    vga0/fbOutAddr0[13]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.299     5.910 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.910    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X6Y12          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.513     7.777    vga0/clk_vga
    SLICE_X6Y12          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.577     8.354    
                         clock uncertainty           -0.116     8.238    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077     8.315    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.508ns (39.324%)  route 3.870ns (60.676%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.872     2.025    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.149 r  vga0/v_count[6]_i_1/O
                         net (fo=2, routed)           0.765     2.914    vga0/v_count3_out[6]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.299 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.299    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.633 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.504     4.137    vga0/v_count_reg[8]_0[2]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     4.792 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.399     5.190    vga0/fbOutAddr0[12]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.306     5.496 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.496    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X7Y11          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.029     8.268    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.756ns (43.773%)  route 3.540ns (56.227%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.405 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.405    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.627 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.489     5.117    vga0/fbOutAddr0[9]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.299     5.416 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.416    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081     8.320    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 2.872ns (46.167%)  route 3.349ns (53.833%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.405 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.405    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.739 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.298     5.037    vga0/fbOutAddr0[10]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.303     5.340 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.340    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079     8.318    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.747ns (44.307%)  route 3.453ns (55.693%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.297 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.565     3.862    vga0/v_count_reg[8]_0[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     4.715 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.303     5.017    vga0/fbOutAddr0[11]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.302     5.319 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.319    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077     8.316    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 2.388ns (40.513%)  route 3.506ns (59.487%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.252 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.455     4.708    vga0/fbOutAddr0[8]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.306     5.014 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.014    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.693ns (30.855%)  route 3.794ns (69.145%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419    -0.463 f  vga0/h_count_reg[2]/Q
                         net (fo=23, routed)          0.933     0.471    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.299     0.770 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.904     1.673    vga0/h_count[7]_i_2_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     1.797 r  vga0/h_count[10]_i_5/O
                         net (fo=4, routed)           1.319     3.116    vga0/h_count[10]_i_5_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.240 r  vga0/fbOutAddr[8]_i_6/O
                         net (fo=1, routed)           0.000     3.240    vga0/fbOutAddr0[5]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.664 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.638     4.302    vga0/fbOutAddr0[6]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.303     4.605 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.605    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.029     8.269    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.032ns (37.149%)  route 3.438ns (62.851%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.884 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.443     3.327    vga0/fbOutAddr1_0[7]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.303     3.630 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     3.630    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.878 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.410     4.287    vga0/fbOutAddr0[7]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.302     4.589 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.589    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.090ns (22.441%)  route 3.767ns (77.559%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419    -0.463 f  vga0/h_count_reg[2]/Q
                         net (fo=23, routed)          0.933     0.471    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.299     0.770 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.904     1.673    vga0/h_count[7]_i_2_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     1.797 r  vga0/h_count[10]_i_5/O
                         net (fo=4, routed)           0.449     2.246    vga0/h_count[10]_i_5_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124     2.370 f  vga0/char[7]_i_3/O
                         net (fo=13, routed)          0.792     3.162    vga0/char[7]_i_3_n_0
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     3.286 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=4, routed)           0.689     3.976    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524     7.716    vga0/fbOutAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  3.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.981%)  route 0.300ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.149    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.009%)  route 0.146ns (43.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga0/h_count_reg[10]/Q
                         net (fo=5, routed)           0.146    -0.305    vga0/h_count_reg_n_0_[10]
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    vga0/h_count[10]_i_2_n_0
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092    -0.500    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.140%)  route 0.316ns (65.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.316    -0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.127%)  route 0.317ns (65.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.317    -0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.560    -0.621    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.182    -0.299    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.059    -0.549    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.169    -0.282    vga0/h_count_reg_n_0_[3]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga0/h_count[7]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[7]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091    -0.488    vga0/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga0/char_reg[7]/Q
                         net (fo=2, routed)           0.177    -0.252    vga0/char[7]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  vga0/char[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    vga0/char[7]_i_2_n_0
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.120    -0.472    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.016%)  route 0.348ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.348    -0.078    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/v_count_reg[7]/Q
                         net (fo=7, routed)           0.185    -0.264    vga0/v_count_reg_n_0_[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.219 r  vga0/v_count[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.219    vga0/v_count3_out[7]
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092    -0.498    vga0/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.734%)  route 0.230ns (55.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga0/v_count_reg[5]/Q
                         net (fo=7, routed)           0.230    -0.220    vga0/v_count_reg_n_0_[5]
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.045    -0.175 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga0/vSync_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.274    -0.551    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.091    -0.460    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y14      vga0/char_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y14      vga0/char_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y14      vga0/char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y14      vga0/char_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y14      vga0/char_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y14      vga0/char_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y14      vga0/char_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y11      vga0/fbOutAddr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y11      vga0/fbOutAddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y9       vga0/fbOutAddr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y9       vga0/fbOutAddr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y9       vga0/fbOutAddr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y10      vga0/hSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y11      vga0/vSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y15      vga0/vgaRed_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider
  To Clock:  clkfbout_ClockDivider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       27.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2cpu_ClockDivider_1
Waveform(ns):       { 0.000 27.778 }
Period(ns):         55.556
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y2      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB18_X1Y8      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB18_X1Y8      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         55.556      52.980     RAMB36_X1Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB18_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         55.556      52.980     RAMB36_X2Y1      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       55.556      157.804    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X46Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y7      rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         27.778      27.278     SLICE_X45Y10     rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       59.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.696ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.970ns  (logic 17.189ns (33.723%)  route 33.781ns (66.277%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           2.059    50.005    keyboard0_n_52
    DSP48_X1Y1           DSP48E1                                      r  money2__1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y1           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.158   110.063    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.701    money2__1
  -------------------------------------------------------------------
                         required time                        109.701    
                         arrival time                         -50.005    
  -------------------------------------------------------------------
                         slack                                 59.696    

Slack (MET) :             59.837ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__3/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.829ns  (logic 17.189ns (33.817%)  route 33.640ns (66.183%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.918    49.863    keyboard0_n_52
    DSP48_X1Y3           DSP48E1                                      r  money2__3/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__3/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.700    money2__3
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -49.863    
  -------------------------------------------------------------------
                         slack                                 59.837    

Slack (MET) :             59.887ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.781ns  (logic 17.189ns (33.849%)  route 33.592ns (66.151%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 109.659 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.870    49.815    keyboard0_n_52
    DSP48_X1Y0           DSP48E1                                      r  money2__2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.543   109.659    clk_cpu
    DSP48_X1Y0           DSP48E1                                      r  money2__2/CLK
                         clock pessimism              0.564   110.222    
                         clock uncertainty           -0.158   110.064    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.702    money2__2
  -------------------------------------------------------------------
                         required time                        109.702    
                         arrival time                         -49.815    
  -------------------------------------------------------------------
                         slack                                 59.887    

Slack (MET) :             60.027ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__4/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.640ns  (logic 17.189ns (33.944%)  route 33.451ns (66.056%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.728    49.674    keyboard0_n_52
    DSP48_X1Y2           DSP48E1                                      r  money2__4/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y2           DSP48E1                                      r  money2__4/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.158   110.063    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.701    money2__4
  -------------------------------------------------------------------
                         required time                        109.701    
                         arrival time                         -49.674    
  -------------------------------------------------------------------
                         slack                                 60.027    

Slack (MET) :             60.199ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.199    

Slack (MET) :             60.199ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.199    

Slack (MET) :             60.199ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.199    

Slack (MET) :             60.199ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.199    

Slack (MET) :             60.234ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.431ns  (logic 17.305ns (34.314%)  route 33.126ns (65.686%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.156    49.466    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -49.466    
  -------------------------------------------------------------------
                         slack                                 60.234    

Slack (MET) :             60.290ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.375ns  (logic 16.391ns (32.538%)  route 33.984ns (67.462%))
  Logic Levels:           76  (CARRY4=51 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=11 LUT6=4)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 f  money2_i_118/O
                         net (fo=3, routed)           0.598    44.718    aD2M4dsP[11]
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.326    45.044 r  money2_i_87/O
                         net (fo=15, routed)          1.028    46.072    keyboard0/input_max_reg[12]
    SLICE_X39Y24         LUT6 (Prop_lut6_I1_O)        0.124    46.196 f  keyboard0/money2_i_68/O
                         net (fo=2, routed)           0.730    46.926    keyboard0/money2_i_68_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.124    47.050 r  keyboard0/money2_i_16/O
                         net (fo=7, routed)           2.359    49.410    keyboard0_n_62
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.158   110.062    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362   109.700    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.700    
                         arrival time                         -49.410    
  -------------------------------------------------------------------
                         slack                                 60.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rng_seed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.690%)  route 0.126ns (37.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    clk_cpu
    SLICE_X64Y54         FDRE                                         r  rng_seed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  rng_seed_reg[15]/Q
                         net (fo=1, routed)           0.126    -0.298    prng0/Q[15]
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.048    -0.250 r  prng0/tmp_a[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    prng0/tmp_a[15]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[15]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.107    -0.465    prng0/tmp_a_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 keyboard0/control_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/control_r_reg/Q
                         net (fo=2, routed)           0.121    -0.362    keyboard0/ps2_keyboard_0/control_r_reg_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I4_O)        0.045    -0.317 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.317    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.242    -0.624    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.092    -0.532    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.832%)  route 0.134ns (51.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y55         FDRE                                         r  prng0/tmp_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  prng0/tmp_a_reg[8]/Q
                         net (fo=2, routed)           0.134    -0.326    prng0/p_0_in[9]
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.861    -0.828    prng0/clk_cpu
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[9]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.009    -0.544    prng0/rnd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X33Y64         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.311    keyboard0/ascii_reg_n_0_[5]
    SLICE_X33Y61         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X33Y61         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.256    -0.606    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.066    -0.540    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.093%)  route 0.186ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y55         FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.186    -0.261    prng0/p_0_in[8]
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.861    -0.828    prng0/clk_cpu
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[8]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.063    -0.490    prng0/rnd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rng_seed_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.187ns (52.650%)  route 0.168ns (47.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    clk_cpu
    SLICE_X63Y55         FDRE                                         r  rng_seed_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rng_seed_en_reg/Q
                         net (fo=17, routed)          0.168    -0.279    prng0/seed_en
    SLICE_X62Y55         LUT3 (Prop_lut3_I2_O)        0.046    -0.233 r  prng0/tmp_a[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    prng0/tmp_a[9]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[9]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.107    -0.468    prng0/tmp_a_reg[9]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.102    -0.359    prng0/p_0_in[3]
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.098    -0.261 r  prng0/tmp_a[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    prng0/tmp_a[3]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[3]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.092    -0.496    prng0/tmp_a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rng_seed_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.129%)  route 0.200ns (51.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.592    -0.589    clk_cpu
    SLICE_X61Y55         FDRE                                         r  rng_seed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rng_seed_reg[14]/Q
                         net (fo=1, routed)           0.200    -0.248    prng0/Q[14]
    SLICE_X62Y55         LUT3 (Prop_lut3_I0_O)        0.045    -0.203 r  prng0/tmp_a[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    prng0/tmp_a[14]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[14]/C
                         clock pessimism              0.275    -0.551    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.107    -0.444    prng0/tmp_a_reg[14]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  prng0/tmp_a_reg[5]/Q
                         net (fo=2, routed)           0.170    -0.277    prng0/p_0_in[6]
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.042    -0.235 r  prng0/tmp_a[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    prng0/tmp_a[6]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[6]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.107    -0.481    prng0/tmp_a_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.551    -0.630    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=3, routed)           0.115    -0.388    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.098    -0.290 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.290    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.819    -0.871    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.241    -0.630    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.092    -0.538    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_ClockDivider_1
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    clock0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y4       money2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y1       money2__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y0       money2__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y3       money2__3/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y2       money2__4/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         111.111     108.957    DSP48_X1Y6       money2/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X39Y50     B[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y48     bet_higher_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X52Y60     bets_reg[10][kind][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X47Y59     bets_reg[11][kind][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X47Y60     bets_reg[15][kind][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X47Y60     bets_reg[15][kind][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X47Y60     bets_reg[15][kind][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X49Y57     bets_reg[16][kind][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y60     bets_reg[18][kind][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y60     bets_reg[18][kind][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y60     bets_reg[18][kind][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X50Y60     bets_reg[18][kind][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y9      bet_money_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y13     bet_money_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y13     bet_money_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y13     bet_money_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X37Y13     bet_money_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X39Y9      bet_money_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X33Y42     fb_a_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X33Y42     fb_a_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X33Y42     fb_a_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X51Y58     bets_reg[10][kind][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 1.988ns (24.355%)  route 6.174ns (75.645%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 7.708 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.895     2.048    vga0/h_count[10]_i_1_n_0
    SLICE_X5Y14          LUT3 (Prop_lut3_I0_O)        0.124     2.172 r  vga0/g0_b0_i_1/O
                         net (fo=97, routed)          1.356     3.529    vga0/sel[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124     3.653 r  vga0/g25_b1/O
                         net (fo=1, routed)           0.000     3.653    vga0/g25_b1_n_0
    SLICE_X2Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     3.900 r  vga0/vgaRed_reg[0]_i_88/O
                         net (fo=1, routed)           0.000     3.900    vga0/vgaRed_reg[0]_i_88_n_0
    SLICE_X2Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     3.998 r  vga0/vgaRed_reg[0]_i_28/O
                         net (fo=1, routed)           0.718     4.716    vga0/vgaRed_reg[0]_i_28_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.319     5.035 r  vga0/vgaRed[0]_i_10/O
                         net (fo=1, routed)           0.817     5.852    vga0/vgaRed[0]_i_10_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.976 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.893     6.868    vga0/vgaRed[0]_i_4_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.992 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.165     7.157    vga0/vgaRed[0]_i_3_n_0
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.124     7.281 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.281    vga0/vgaRed[0]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.444     7.708    vga0/clk_vga
    SLICE_X8Y15          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.272    
                         clock uncertainty           -0.114     8.158    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.077     8.235    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 2.769ns (40.769%)  route 4.023ns (59.231%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.872     2.025    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.149 r  vga0/v_count[6]_i_1/O
                         net (fo=2, routed)           0.765     2.914    vga0/v_count3_out[6]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.299 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.299    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.633 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.504     4.137    vga0/v_count_reg[8]_0[2]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     4.838 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.838    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.060 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.552     5.611    vga0/fbOutAddr0[13]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.299     5.910 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.910    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X6Y12          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.513     7.777    vga0/clk_vga
    SLICE_X6Y12          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.577     8.354    
                         clock uncertainty           -0.114     8.240    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077     8.317    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.508ns (39.324%)  route 3.870ns (60.676%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.872     2.025    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.149 r  vga0/v_count[6]_i_1/O
                         net (fo=2, routed)           0.765     2.914    vga0/v_count3_out[6]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.299 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.299    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.633 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.504     4.137    vga0/v_count_reg[8]_0[2]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     4.792 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.399     5.190    vga0/fbOutAddr0[12]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.306     5.496 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.496    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X7Y11          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.114     8.241    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.029     8.270    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.756ns (43.773%)  route 3.540ns (56.227%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.405 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.405    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.627 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.489     5.117    vga0/fbOutAddr0[9]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.299     5.416 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.416    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.114     8.241    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081     8.322    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 2.872ns (46.167%)  route 3.349ns (53.833%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.405 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.405    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.739 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.298     5.037    vga0/fbOutAddr0[10]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.303     5.340 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.340    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.114     8.241    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079     8.320    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.747ns (44.307%)  route 3.453ns (55.693%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.297 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.565     3.862    vga0/v_count_reg[8]_0[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     4.715 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.303     5.017    vga0/fbOutAddr0[11]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.302     5.319 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.319    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.114     8.241    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077     8.318    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.998    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 2.388ns (40.513%)  route 3.506ns (59.487%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.252 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.455     4.708    vga0/fbOutAddr0[8]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.306     5.014 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.014    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031     8.273    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.693ns (30.855%)  route 3.794ns (69.145%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419    -0.463 f  vga0/h_count_reg[2]/Q
                         net (fo=23, routed)          0.933     0.471    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.299     0.770 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.904     1.673    vga0/h_count[7]_i_2_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     1.797 r  vga0/h_count[10]_i_5/O
                         net (fo=4, routed)           1.319     3.116    vga0/h_count[10]_i_5_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.240 r  vga0/fbOutAddr[8]_i_6/O
                         net (fo=1, routed)           0.000     3.240    vga0/fbOutAddr0[5]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.664 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.638     4.302    vga0/fbOutAddr0[6]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.303     4.605 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.605    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.029     8.271    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.032ns (37.149%)  route 3.438ns (62.851%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.884 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.443     3.327    vga0/fbOutAddr1_0[7]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.303     3.630 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     3.630    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.878 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.410     4.287    vga0/fbOutAddr0[7]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.302     4.589 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.589    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031     8.273    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.090ns (22.441%)  route 3.767ns (77.559%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419    -0.463 f  vga0/h_count_reg[2]/Q
                         net (fo=23, routed)          0.933     0.471    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.299     0.770 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.904     1.673    vga0/h_count[7]_i_2_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     1.797 r  vga0/h_count[10]_i_5/O
                         net (fo=4, routed)           0.449     2.246    vga0/h_count[10]_i_5_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124     2.370 f  vga0/char[7]_i_3/O
                         net (fo=13, routed)          0.792     3.162    vga0/char[7]_i_3_n_0
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     3.286 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=4, routed)           0.689     3.976    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.114     8.242    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524     7.718    vga0/fbOutAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.718    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  3.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.981%)  route 0.300ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.149    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.009%)  route 0.146ns (43.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga0/h_count_reg[10]/Q
                         net (fo=5, routed)           0.146    -0.305    vga0/h_count_reg_n_0_[10]
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    vga0/h_count[10]_i_2_n_0
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092    -0.500    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.140%)  route 0.316ns (65.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.316    -0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.127%)  route 0.317ns (65.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.317    -0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.560    -0.621    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.182    -0.299    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.059    -0.549    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.169    -0.282    vga0/h_count_reg_n_0_[3]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga0/h_count[7]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[7]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091    -0.488    vga0/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga0/char_reg[7]/Q
                         net (fo=2, routed)           0.177    -0.252    vga0/char[7]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  vga0/char[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    vga0/char[7]_i_2_n_0
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.120    -0.472    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.016%)  route 0.348ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.348    -0.078    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.356    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/v_count_reg[7]/Q
                         net (fo=7, routed)           0.185    -0.264    vga0/v_count_reg_n_0_[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.219 r  vga0/v_count[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.219    vga0/v_count3_out[7]
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092    -0.498    vga0/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.734%)  route 0.230ns (55.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga0/v_count_reg[5]/Q
                         net (fo=7, routed)           0.230    -0.220    vga0/v_count_reg_n_0_[5]
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.045    -0.175 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga0/vSync_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.274    -0.551    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.091    -0.460    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_ClockDivider_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clock0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y3      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    clock0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y14      vga0/char_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y14      vga0/char_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y14      vga0/char_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y14      vga0/char_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y14      vga0/char_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y14      vga0/char_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y14      vga0/char_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y11      vga0/fbOutAddr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y11      vga0/fbOutAddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y10      vga0/fbOutAddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y9       vga0/fbOutAddr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y9       vga0/fbOutAddr_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y9       vga0/fbOutAddr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y10      vga0/hSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y11      vga0/vSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y15      vga0/vgaRed_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y14      vga0/char_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockDivider_1
  To Clock:  clkfbout_ClockDivider_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockDivider_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clock0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       49.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.967ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.704ns (14.960%)  route 4.002ns (85.040%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 54.048 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.555    -0.957    clk_cpu
    SLICE_X40Y50         FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_en_reg/Q
                         net (fo=9, routed)           2.093     1.592    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.716 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.844     2.560    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.684 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.064     3.749    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.488    54.048    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.446    
                         clock uncertainty           -0.288    54.158    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.715    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.715    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 49.967    

Slack (MET) :             49.983ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.580ns (12.374%)  route 4.107ns (87.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.565    -0.947    clk_cpu
    SLICE_X39Y46         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  rom_addr_reg[12]/Q
                         net (fo=9, routed)           2.988     2.498    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I1_O)        0.124     2.622 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.119     3.741    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.723    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.723    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                 49.983    

Slack (MET) :             49.998ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.456ns (10.026%)  route 4.092ns (89.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y44         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           4.092     3.603    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                 49.998    

Slack (MET) :             50.064ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.456ns (10.175%)  route 4.026ns (89.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.026     3.536    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                 50.064    

Slack (MET) :             50.075ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.456ns (10.199%)  route 4.015ns (89.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           4.015     3.525    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 50.075    

Slack (MET) :             50.093ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.456ns (10.240%)  route 3.997ns (89.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y45         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.997     3.508    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.508    
  -------------------------------------------------------------------
                         slack                                 50.093    

Slack (MET) :             50.140ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.456ns (10.353%)  route 3.948ns (89.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y45         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.948     3.459    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 50.140    

Slack (MET) :             50.172ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.456ns (10.431%)  route 3.916ns (89.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y44         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           3.916     3.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                 50.172    

Slack (MET) :             50.239ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.456ns (10.591%)  route 3.849ns (89.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           3.849     3.360    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 50.239    

Slack (MET) :             50.257ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.456ns (10.638%)  route 3.831ns (89.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           3.831     3.341    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 50.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.998%)  route 0.740ns (84.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.740     0.265    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.921%)  route 0.804ns (85.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.804     0.329    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.206    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.889%)  route 0.874ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X31Y44         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.874     0.397    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.787%)  route 0.882ns (86.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X39Y46         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           0.882     0.404    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.141ns (13.416%)  route 0.910ns (86.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.910     0.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.288     0.027    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.210    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.141ns (13.301%)  route 0.919ns (86.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X37Y46         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           0.919     0.442    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.206    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.141ns (12.047%)  route 1.029ns (87.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.029     0.552    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.141ns (13.079%)  route 0.937ns (86.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X40Y45         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.937     0.460    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.931%)  route 0.949ns (87.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.562    -0.619    clk_cpu
    SLICE_X33Y42         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.949     0.471    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.141ns (12.730%)  route 0.967ns (87.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X31Y43         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[11]/Q
                         net (fo=3, routed)           0.967     0.489    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       49.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.976ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.704ns (14.960%)  route 4.002ns (85.040%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 54.048 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.555    -0.957    clk_cpu
    SLICE_X40Y50         FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_en_reg/Q
                         net (fo=9, routed)           2.093     1.592    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.716 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.844     2.560    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.684 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.064     3.749    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.488    54.048    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.446    
                         clock uncertainty           -0.278    54.168    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.725    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.725    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 49.976    

Slack (MET) :             49.993ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.580ns (12.374%)  route 4.107ns (87.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.565    -0.947    clk_cpu
    SLICE_X39Y46         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  rom_addr_reg[12]/Q
                         net (fo=9, routed)           2.988     2.498    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I1_O)        0.124     2.622 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.119     3.741    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.733    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.733    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                 49.993    

Slack (MET) :             50.008ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.456ns (10.026%)  route 4.092ns (89.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y44         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           4.092     3.603    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                 50.008    

Slack (MET) :             50.074ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.456ns (10.175%)  route 4.026ns (89.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.026     3.536    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                 50.074    

Slack (MET) :             50.085ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.456ns (10.199%)  route 4.015ns (89.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           4.015     3.525    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 50.085    

Slack (MET) :             50.103ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.456ns (10.240%)  route 3.997ns (89.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y45         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.997     3.508    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.508    
  -------------------------------------------------------------------
                         slack                                 50.103    

Slack (MET) :             50.149ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.456ns (10.353%)  route 3.948ns (89.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y45         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.948     3.459    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 50.149    

Slack (MET) :             50.182ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.456ns (10.431%)  route 3.916ns (89.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y44         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           3.916     3.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                 50.182    

Slack (MET) :             50.248ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.456ns (10.591%)  route 3.849ns (89.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           3.849     3.360    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 50.248    

Slack (MET) :             50.267ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.456ns (10.638%)  route 3.831ns (89.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           3.831     3.341    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 50.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.998%)  route 0.740ns (84.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.740     0.265    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.921%)  route 0.804ns (85.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.804     0.329    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.889%)  route 0.874ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X31Y44         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.874     0.397    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.787%)  route 0.882ns (86.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X39Y46         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           0.882     0.404    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.141ns (13.416%)  route 0.910ns (86.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.910     0.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.278     0.017    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.141ns (13.301%)  route 0.919ns (86.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X37Y46         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           0.919     0.442    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.141ns (12.047%)  route 1.029ns (87.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.029     0.552    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.141ns (13.079%)  route 0.937ns (86.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X40Y45         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.937     0.460    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.931%)  route 0.949ns (87.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.562    -0.619    clk_cpu
    SLICE_X33Y42         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.949     0.471    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.141ns (12.730%)  route 0.967ns (87.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X31Y43         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[11]/Q
                         net (fo=3, routed)           0.967     0.489    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.019ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        10.030ns  (logic 3.074ns (30.649%)  route 6.956ns (69.351%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.192    58.303    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.427 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.238    59.665    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.789 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.163    61.952    douta[3]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.076 r  fb_a_dat_in[3]_i_12/O
                         net (fo=1, routed)           0.928    63.005    fb_a_dat_in[3]_i_12_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.129 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           1.435    64.563    fb_a_dat_in[3]_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124    64.687 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    64.687    fb_a_dat_in[3]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.451   109.567    clk_cpu
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X48Y45         FDRE (Setup_fdre_C_D)        0.029   109.707    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.707    
                         arrival time                         -64.687    
  -------------------------------------------------------------------
                         slack                                 45.019    

Slack (MET) :             45.085ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        10.014ns  (logic 3.074ns (30.696%)  route 6.940ns (69.304%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 109.568 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.335    58.446    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    58.570 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.003    59.573    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124    59.697 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.278    61.975    douta[1]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.099 r  fb_a_dat_in[1]_i_17/O
                         net (fo=1, routed)           1.147    63.246    fb_a_dat_in[1]_i_17_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.370 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           1.177    64.547    fb_a_dat_in[1]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    64.671 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    64.671    fb_a_dat_in[1]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.452   109.568    clk_cpu
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.966    
                         clock uncertainty           -0.288   109.679    
    SLICE_X50Y45         FDRE (Setup_fdre_C_D)        0.077   109.756    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.756    
                         arrival time                         -64.671    
  -------------------------------------------------------------------
                         slack                                 45.085    

Slack (MET) :             45.997ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        9.052ns  (logic 3.074ns (33.961%)  route 5.978ns (66.039%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.354    58.465    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.589 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.249    59.838    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X46Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.962 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.022    61.984    douta[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.108 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.492    62.601    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    62.725 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.861    63.585    fb_a_dat_in[2]_i_4_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.124    63.709 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    63.709    fb_a_dat_in[2]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.451   109.567    clk_cpu
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.029   109.707    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.707    
                         arrival time                         -63.709    
  -------------------------------------------------------------------
                         slack                                 45.997    

Slack (MET) :             46.326ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.723ns  (logic 2.950ns (33.820%)  route 5.773ns (66.180%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 109.564 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.083    58.193    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    58.317 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.241    59.559    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.124    59.683 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.332    62.014    douta[6]
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124    62.138 r  fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           1.117    63.255    fb_a_dat_in[6]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    63.379 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.379    fb_a_dat_in[6]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.448   109.564    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.962    
                         clock uncertainty           -0.288   109.675    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031   109.706    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.706    
                         arrival time                         -63.379    
  -------------------------------------------------------------------
                         slack                                 46.326    

Slack (MET) :             46.529ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.564ns  (logic 3.074ns (35.895%)  route 5.490ns (64.105%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.536    58.648    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.772 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.002    59.773    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.897 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.840    61.737    douta[0]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    61.861 r  fb_a_dat_in[0]_i_11/O
                         net (fo=1, routed)           0.445    62.306    fb_a_dat_in[0]_i_11_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    62.430 r  fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.667    63.097    fb_a_dat_in[0]_i_3_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    63.221 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    63.221    fb_a_dat_in[0]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.447   109.563    clk_cpu
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.288   109.674    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)        0.077   109.751    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.751    
                         arrival time                         -63.221    
  -------------------------------------------------------------------
                         slack                                 46.529    

Slack (MET) :             46.833ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.253ns  (logic 3.395ns (41.134%)  route 4.858ns (58.866%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 54.652 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.608    54.652    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.106 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.287    58.393    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[4]
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.124    58.517 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.806    59.323    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7
    SLICE_X49Y12         LUT5 (Prop_lut5_I2_O)        0.124    59.447 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.180    61.627    douta[4]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.150    61.777 r  fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.585    62.362    fb_a_dat_in[4]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.326    62.688 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000    62.688    keyboard0/fb_index_reg[0]_rep__0_13
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    62.905 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    62.905    keyboard0_n_33
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.447   109.563    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.288   109.674    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.064   109.738    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.738    
                         arrival time                         -62.905    
  -------------------------------------------------------------------
                         slack                                 46.833    

Slack (MET) :             47.280ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.800ns  (logic 3.167ns (40.600%)  route 4.633ns (59.400%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 54.656 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.612    54.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.110 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.186    58.296    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124    58.420 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.013    59.433    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I4_O)        0.124    59.557 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.760    61.317    douta[5]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.441 r  fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.674    62.115    fb_a_dat_in[5]_i_8_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124    62.239 r  fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.000    62.239    keyboard0/msg_index_reg[1]_2
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    62.456 r  keyboard0/fb_a_dat_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    62.456    keyboard0_n_32
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.445   109.561    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.288   109.672    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.064   109.736    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.736    
                         arrival time                         -62.456    
  -------------------------------------------------------------------
                         slack                                 47.280    

Slack (MET) :             48.069ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        6.977ns  (logic 2.826ns (40.507%)  route 4.151ns (59.493%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.593    58.703    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[7]
    SLICE_X47Y8          LUT6 (Prop_lut6_I3_O)        0.124    58.827 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.031    59.858    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124    59.982 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.527    61.509    douta[7]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.124    61.633 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    61.633    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.445   109.561    clk_cpu
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.288   109.672    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.031   109.703    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.703    
                         arrival time                         -61.633    
  -------------------------------------------------------------------
                         slack                                 48.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.231ns (21.290%)  route 0.854ns (78.710%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.289    -0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y13         LUT5 (Prop_lut5_I3_O)        0.045    -0.145 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.565     0.421    douta[7]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.466 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.466    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.832    -0.858    clk_cpu
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.288    -0.015    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     0.077    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.276ns (15.946%)  route 1.455ns (84.054%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.158    -0.320    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.045    -0.275 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.907     0.632    douta[6]
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.677 r  fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           0.390     1.067    fb_a_dat_in[6]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.112 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.112    fb_a_dat_in[6]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.288    -0.013    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.092     0.079    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.341ns (18.441%)  route 1.508ns (81.559%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.566     0.088    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y14         LUT5 (Prop_lut5_I3_O)        0.045     0.133 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.712     0.845    douta[5]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.890 r  fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.230     1.120    fb_a_dat_in[5]_i_8_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.165 r  fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.000     1.165    keyboard0/msg_index_reg[1]_2
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I1_O)      0.065     1.230 r  keyboard0/fb_a_dat_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.230    keyboard0_n_32
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.832    -0.858    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.288    -0.015    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     0.090    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.404ns (21.330%)  route 1.490ns (78.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.392    -0.086    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.041 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.900     0.859    douta[4]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.046     0.905 r  fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.198     1.103    fb_a_dat_in[4]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.107     1.210 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000     1.210    keyboard0/fb_index_reg[0]_rep__0_13
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.065     1.275 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.275    keyboard0_n_33
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.833    -0.857    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.288    -0.014    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     0.091    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.321ns (16.667%)  route 1.605ns (83.333%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.441    -0.037    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.045     0.008 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.744     0.751    douta[0]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.796 r  fb_a_dat_in[0]_i_11/O
                         net (fo=1, routed)           0.167     0.963    fb_a_dat_in[0]_i_11_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.253     1.262    fb_a_dat_in[0]_i_3_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    fb_a_dat_in[0]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.833    -0.857    clk_cpu
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.288    -0.014    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     0.106    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.321ns (15.655%)  route 1.730ns (84.345%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.360    -0.119    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.074 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.811     0.737    douta[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.782 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.185     0.968    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.013 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.374     1.386    fb_a_dat_in[2]_i_4_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.431 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.431    fb_a_dat_in[2]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.836    -0.854    clk_cpu
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.288    -0.011    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.091     0.080    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.321ns (13.915%)  route 1.986ns (86.085%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.221    -0.258    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.863     0.651    douta[3]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.696 r  fb_a_dat_in[3]_i_12/O
                         net (fo=1, routed)           0.322     1.018    fb_a_dat_in[3]_i_12_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.063 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.580     1.643    fb_a_dat_in[3]_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.688 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.688    fb_a_dat_in[3]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.836    -0.854    clk_cpu
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.288    -0.011    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.091     0.080    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.834ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.321ns (12.521%)  route 2.243ns (87.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.378    -0.101    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.056 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.953     0.898    douta[1]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.943 r  fb_a_dat_in[1]_i_17/O
                         net (fo=1, routed)           0.405     1.348    fb_a_dat_in[1]_i_17_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.507     1.899    fb_a_dat_in[1]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    fb_a_dat_in[1]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.837    -0.853    clk_cpu
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.120     0.110    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.834    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       45.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.019ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        10.030ns  (logic 3.074ns (30.649%)  route 6.956ns (69.351%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.192    58.303    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.427 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.238    59.665    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.789 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.163    61.952    douta[3]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.076 r  fb_a_dat_in[3]_i_12/O
                         net (fo=1, routed)           0.928    63.005    fb_a_dat_in[3]_i_12_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.129 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           1.435    64.563    fb_a_dat_in[3]_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124    64.687 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    64.687    fb_a_dat_in[3]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.451   109.567    clk_cpu
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X48Y45         FDRE (Setup_fdre_C_D)        0.029   109.707    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.707    
                         arrival time                         -64.687    
  -------------------------------------------------------------------
                         slack                                 45.019    

Slack (MET) :             45.085ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        10.014ns  (logic 3.074ns (30.696%)  route 6.940ns (69.304%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 109.568 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.335    58.446    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    58.570 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.003    59.573    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124    59.697 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.278    61.975    douta[1]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.099 r  fb_a_dat_in[1]_i_17/O
                         net (fo=1, routed)           1.147    63.246    fb_a_dat_in[1]_i_17_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.370 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           1.177    64.547    fb_a_dat_in[1]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    64.671 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    64.671    fb_a_dat_in[1]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.452   109.568    clk_cpu
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.966    
                         clock uncertainty           -0.288   109.679    
    SLICE_X50Y45         FDRE (Setup_fdre_C_D)        0.077   109.756    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.756    
                         arrival time                         -64.671    
  -------------------------------------------------------------------
                         slack                                 45.085    

Slack (MET) :             45.997ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        9.052ns  (logic 3.074ns (33.961%)  route 5.978ns (66.039%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.354    58.465    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.589 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.249    59.838    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X46Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.962 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.022    61.984    douta[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.108 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.492    62.601    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    62.725 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.861    63.585    fb_a_dat_in[2]_i_4_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.124    63.709 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    63.709    fb_a_dat_in[2]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.451   109.567    clk_cpu
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.288   109.678    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.029   109.707    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.707    
                         arrival time                         -63.709    
  -------------------------------------------------------------------
                         slack                                 45.997    

Slack (MET) :             46.326ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.723ns  (logic 2.950ns (33.820%)  route 5.773ns (66.180%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 109.564 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.083    58.193    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    58.317 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.241    59.559    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.124    59.683 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.332    62.014    douta[6]
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124    62.138 r  fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           1.117    63.255    fb_a_dat_in[6]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    63.379 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.379    fb_a_dat_in[6]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.448   109.564    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.962    
                         clock uncertainty           -0.288   109.675    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031   109.706    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.706    
                         arrival time                         -63.379    
  -------------------------------------------------------------------
                         slack                                 46.326    

Slack (MET) :             46.529ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.564ns  (logic 3.074ns (35.895%)  route 5.490ns (64.105%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.536    58.648    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.772 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.002    59.773    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.897 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.840    61.737    douta[0]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    61.861 r  fb_a_dat_in[0]_i_11/O
                         net (fo=1, routed)           0.445    62.306    fb_a_dat_in[0]_i_11_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    62.430 r  fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.667    63.097    fb_a_dat_in[0]_i_3_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    63.221 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    63.221    fb_a_dat_in[0]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.447   109.563    clk_cpu
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.288   109.674    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)        0.077   109.751    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.751    
                         arrival time                         -63.221    
  -------------------------------------------------------------------
                         slack                                 46.529    

Slack (MET) :             46.833ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.253ns  (logic 3.395ns (41.134%)  route 4.858ns (58.866%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 54.652 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.608    54.652    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.106 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.287    58.393    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[4]
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.124    58.517 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.806    59.323    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7
    SLICE_X49Y12         LUT5 (Prop_lut5_I2_O)        0.124    59.447 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.180    61.627    douta[4]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.150    61.777 r  fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.585    62.362    fb_a_dat_in[4]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.326    62.688 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000    62.688    keyboard0/fb_index_reg[0]_rep__0_13
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    62.905 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    62.905    keyboard0_n_33
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.447   109.563    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.288   109.674    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.064   109.738    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.738    
                         arrival time                         -62.905    
  -------------------------------------------------------------------
                         slack                                 46.833    

Slack (MET) :             47.280ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.800ns  (logic 3.167ns (40.600%)  route 4.633ns (59.400%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 54.656 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.612    54.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.110 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.186    58.296    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124    58.420 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.013    59.433    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I4_O)        0.124    59.557 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.760    61.317    douta[5]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.441 r  fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.674    62.115    fb_a_dat_in[5]_i_8_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124    62.239 r  fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.000    62.239    keyboard0/msg_index_reg[1]_2
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    62.456 r  keyboard0/fb_a_dat_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    62.456    keyboard0_n_32
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.445   109.561    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.288   109.672    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.064   109.736    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.736    
                         arrival time                         -62.456    
  -------------------------------------------------------------------
                         slack                                 47.280    

Slack (MET) :             48.069ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        6.977ns  (logic 2.826ns (40.507%)  route 4.151ns (59.493%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.593    58.703    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[7]
    SLICE_X47Y8          LUT6 (Prop_lut6_I3_O)        0.124    58.827 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.031    59.858    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124    59.982 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.527    61.509    douta[7]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.124    61.633 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    61.633    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.445   109.561    clk_cpu
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.288   109.672    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.031   109.703    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.703    
                         arrival time                         -61.633    
  -------------------------------------------------------------------
                         slack                                 48.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.231ns (21.290%)  route 0.854ns (78.710%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.289    -0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y13         LUT5 (Prop_lut5_I3_O)        0.045    -0.145 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.565     0.421    douta[7]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.466 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.466    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.832    -0.858    clk_cpu
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.288    -0.015    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     0.077    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.276ns (15.946%)  route 1.455ns (84.054%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.158    -0.320    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.045    -0.275 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.907     0.632    douta[6]
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.677 r  fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           0.390     1.067    fb_a_dat_in[6]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.112 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.112    fb_a_dat_in[6]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.288    -0.013    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.092     0.079    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.341ns (18.441%)  route 1.508ns (81.559%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.566     0.088    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y14         LUT5 (Prop_lut5_I3_O)        0.045     0.133 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.712     0.845    douta[5]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.890 r  fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.230     1.120    fb_a_dat_in[5]_i_8_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.165 r  fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.000     1.165    keyboard0/msg_index_reg[1]_2
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I1_O)      0.065     1.230 r  keyboard0/fb_a_dat_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.230    keyboard0_n_32
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.832    -0.858    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.288    -0.015    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     0.090    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.404ns (21.330%)  route 1.490ns (78.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.392    -0.086    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.041 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.900     0.859    douta[4]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.046     0.905 r  fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.198     1.103    fb_a_dat_in[4]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.107     1.210 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000     1.210    keyboard0/fb_index_reg[0]_rep__0_13
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.065     1.275 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.275    keyboard0_n_33
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.833    -0.857    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.288    -0.014    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     0.091    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.321ns (16.667%)  route 1.605ns (83.333%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.441    -0.037    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.045     0.008 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.744     0.751    douta[0]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.796 r  fb_a_dat_in[0]_i_11/O
                         net (fo=1, routed)           0.167     0.963    fb_a_dat_in[0]_i_11_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.253     1.262    fb_a_dat_in[0]_i_3_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    fb_a_dat_in[0]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.833    -0.857    clk_cpu
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.288    -0.014    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     0.106    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.321ns (15.655%)  route 1.730ns (84.345%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.360    -0.119    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.074 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.811     0.737    douta[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.782 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.185     0.968    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.013 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.374     1.386    fb_a_dat_in[2]_i_4_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.431 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.431    fb_a_dat_in[2]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.836    -0.854    clk_cpu
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.288    -0.011    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.091     0.080    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.321ns (13.915%)  route 1.986ns (86.085%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.221    -0.258    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.863     0.651    douta[3]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.696 r  fb_a_dat_in[3]_i_12/O
                         net (fo=1, routed)           0.322     1.018    fb_a_dat_in[3]_i_12_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.063 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.580     1.643    fb_a_dat_in[3]_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.688 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.688    fb_a_dat_in[3]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.836    -0.854    clk_cpu
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.288    -0.011    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.091     0.080    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.834ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.321ns (12.521%)  route 2.243ns (87.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.378    -0.101    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.056 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.953     0.898    douta[1]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.943 r  fb_a_dat_in[1]_i_17/O
                         net (fo=1, routed)           0.405     1.348    fb_a_dat_in[1]_i_17_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.507     1.899    fb_a_dat_in[1]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    fb_a_dat_in[1]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.837    -0.853    clk_cpu
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.288    -0.010    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.120     0.110    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.834    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack       59.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.686ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.970ns  (logic 17.189ns (33.723%)  route 33.781ns (66.277%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           2.059    50.005    keyboard0_n_52
    DSP48_X1Y1           DSP48E1                                      r  money2__1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y1           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.168   110.053    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.691    money2__1
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -50.005    
  -------------------------------------------------------------------
                         slack                                 59.686    

Slack (MET) :             59.827ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__3/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.829ns  (logic 17.189ns (33.817%)  route 33.640ns (66.183%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.918    49.863    keyboard0_n_52
    DSP48_X1Y3           DSP48E1                                      r  money2__3/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__3/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.690    money2__3
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.863    
  -------------------------------------------------------------------
                         slack                                 59.827    

Slack (MET) :             59.877ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.781ns  (logic 17.189ns (33.849%)  route 33.592ns (66.151%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 109.659 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.870    49.815    keyboard0_n_52
    DSP48_X1Y0           DSP48E1                                      r  money2__2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.543   109.659    clk_cpu
    DSP48_X1Y0           DSP48E1                                      r  money2__2/CLK
                         clock pessimism              0.564   110.222    
                         clock uncertainty           -0.168   110.054    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.692    money2__2
  -------------------------------------------------------------------
                         required time                        109.692    
                         arrival time                         -49.815    
  -------------------------------------------------------------------
                         slack                                 59.877    

Slack (MET) :             60.017ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__4/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.640ns  (logic 17.189ns (33.944%)  route 33.451ns (66.056%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.728    49.674    keyboard0_n_52
    DSP48_X1Y2           DSP48E1                                      r  money2__4/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y2           DSP48E1                                      r  money2__4/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.168   110.053    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.691    money2__4
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -49.674    
  -------------------------------------------------------------------
                         slack                                 60.017    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.225ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.431ns  (logic 17.305ns (34.314%)  route 33.126ns (65.686%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.156    49.466    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.466    
  -------------------------------------------------------------------
                         slack                                 60.225    

Slack (MET) :             60.281ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider rise@111.111ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        50.375ns  (logic 16.391ns (32.538%)  route 33.984ns (67.462%))
  Logic Levels:           76  (CARRY4=51 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=11 LUT6=4)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 f  money2_i_118/O
                         net (fo=3, routed)           0.598    44.718    aD2M4dsP[11]
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.326    45.044 r  money2_i_87/O
                         net (fo=15, routed)          1.028    46.072    keyboard0/input_max_reg[12]
    SLICE_X39Y24         LUT6 (Prop_lut6_I1_O)        0.124    46.196 f  keyboard0/money2_i_68/O
                         net (fo=2, routed)           0.730    46.926    keyboard0/money2_i_68_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.124    47.050 r  keyboard0/money2_i_16/O
                         net (fo=7, routed)           2.359    49.410    keyboard0_n_62
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.410    
  -------------------------------------------------------------------
                         slack                                 60.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rng_seed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.690%)  route 0.126ns (37.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    clk_cpu
    SLICE_X64Y54         FDRE                                         r  rng_seed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  rng_seed_reg[15]/Q
                         net (fo=1, routed)           0.126    -0.298    prng0/Q[15]
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.048    -0.250 r  prng0/tmp_a[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    prng0/tmp_a[15]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[15]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.168    -0.405    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.107    -0.298    prng0/tmp_a_reg[15]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 keyboard0/control_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/control_r_reg/Q
                         net (fo=2, routed)           0.121    -0.362    keyboard0/ps2_keyboard_0/control_r_reg_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I4_O)        0.045    -0.317 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.317    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.242    -0.624    
                         clock uncertainty            0.168    -0.457    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.092    -0.365    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.832%)  route 0.134ns (51.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y55         FDRE                                         r  prng0/tmp_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  prng0/tmp_a_reg[8]/Q
                         net (fo=2, routed)           0.134    -0.326    prng0/p_0_in[9]
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.861    -0.828    prng0/clk_cpu
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[9]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.168    -0.386    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.009    -0.377    prng0/rnd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X33Y64         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.311    keyboard0/ascii_reg_n_0_[5]
    SLICE_X33Y61         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X33Y61         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.256    -0.606    
                         clock uncertainty            0.168    -0.439    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.066    -0.373    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.093%)  route 0.186ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y55         FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.186    -0.261    prng0/p_0_in[8]
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.861    -0.828    prng0/clk_cpu
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[8]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.168    -0.386    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.063    -0.323    prng0/rnd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rng_seed_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.187ns (52.650%)  route 0.168ns (47.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    clk_cpu
    SLICE_X63Y55         FDRE                                         r  rng_seed_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rng_seed_en_reg/Q
                         net (fo=17, routed)          0.168    -0.279    prng0/seed_en
    SLICE_X62Y55         LUT3 (Prop_lut3_I2_O)        0.046    -0.233 r  prng0/tmp_a[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    prng0/tmp_a[9]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[9]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.168    -0.408    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.107    -0.301    prng0/tmp_a_reg[9]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.102    -0.359    prng0/p_0_in[3]
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.098    -0.261 r  prng0/tmp_a[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    prng0/tmp_a[3]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[3]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.168    -0.421    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.092    -0.329    prng0/tmp_a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rng_seed_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.129%)  route 0.200ns (51.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.592    -0.589    clk_cpu
    SLICE_X61Y55         FDRE                                         r  rng_seed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rng_seed_reg[14]/Q
                         net (fo=1, routed)           0.200    -0.248    prng0/Q[14]
    SLICE_X62Y55         LUT3 (Prop_lut3_I0_O)        0.045    -0.203 r  prng0/tmp_a[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    prng0/tmp_a[14]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[14]/C
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.168    -0.384    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.107    -0.277    prng0/tmp_a_reg[14]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  prng0/tmp_a_reg[5]/Q
                         net (fo=2, routed)           0.170    -0.277    prng0/p_0_in[6]
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.042    -0.235 r  prng0/tmp_a[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    prng0/tmp_a[6]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[6]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.168    -0.421    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.107    -0.314    prng0/tmp_a_reg[6]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.551    -0.630    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=3, routed)           0.115    -0.388    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.098    -0.290 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.290    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.819    -0.871    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.241    -0.630    
                         clock uncertainty            0.168    -0.463    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.092    -0.371    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider_1
  To Clock:  clk_vga_ClockDivider

Setup :            0  Failing Endpoints,  Worst Slack        0.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 1.988ns (24.355%)  route 6.174ns (75.645%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 7.708 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.895     2.048    vga0/h_count[10]_i_1_n_0
    SLICE_X5Y14          LUT3 (Prop_lut3_I0_O)        0.124     2.172 r  vga0/g0_b0_i_1/O
                         net (fo=97, routed)          1.356     3.529    vga0/sel[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124     3.653 r  vga0/g25_b1/O
                         net (fo=1, routed)           0.000     3.653    vga0/g25_b1_n_0
    SLICE_X2Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     3.900 r  vga0/vgaRed_reg[0]_i_88/O
                         net (fo=1, routed)           0.000     3.900    vga0/vgaRed_reg[0]_i_88_n_0
    SLICE_X2Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     3.998 r  vga0/vgaRed_reg[0]_i_28/O
                         net (fo=1, routed)           0.718     4.716    vga0/vgaRed_reg[0]_i_28_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.319     5.035 r  vga0/vgaRed[0]_i_10/O
                         net (fo=1, routed)           0.817     5.852    vga0/vgaRed[0]_i_10_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.976 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.893     6.868    vga0/vgaRed[0]_i_4_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.992 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.165     7.157    vga0/vgaRed[0]_i_3_n_0
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.124     7.281 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.281    vga0/vgaRed[0]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.444     7.708    vga0/clk_vga
    SLICE_X8Y15          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.272    
                         clock uncertainty           -0.116     8.156    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.077     8.233    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 2.769ns (40.769%)  route 4.023ns (59.231%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.872     2.025    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.149 r  vga0/v_count[6]_i_1/O
                         net (fo=2, routed)           0.765     2.914    vga0/v_count3_out[6]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.299 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.299    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.633 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.504     4.137    vga0/v_count_reg[8]_0[2]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     4.838 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.838    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.060 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.552     5.611    vga0/fbOutAddr0[13]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.299     5.910 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.910    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X6Y12          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.513     7.777    vga0/clk_vga
    SLICE_X6Y12          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.577     8.354    
                         clock uncertainty           -0.116     8.238    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077     8.315    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.508ns (39.324%)  route 3.870ns (60.676%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.872     2.025    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.149 r  vga0/v_count[6]_i_1/O
                         net (fo=2, routed)           0.765     2.914    vga0/v_count3_out[6]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.299 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.299    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.633 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.504     4.137    vga0/v_count_reg[8]_0[2]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     4.792 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.399     5.190    vga0/fbOutAddr0[12]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.306     5.496 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.496    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X7Y11          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.029     8.268    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.756ns (43.773%)  route 3.540ns (56.227%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.405 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.405    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.627 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.489     5.117    vga0/fbOutAddr0[9]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.299     5.416 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.416    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081     8.320    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 2.872ns (46.167%)  route 3.349ns (53.833%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.405 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.405    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.739 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.298     5.037    vga0/fbOutAddr0[10]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.303     5.340 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.340    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079     8.318    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.747ns (44.307%)  route 3.453ns (55.693%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.297 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.565     3.862    vga0/v_count_reg[8]_0[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     4.715 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.303     5.017    vga0/fbOutAddr0[11]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.302     5.319 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.319    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077     8.316    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 2.388ns (40.513%)  route 3.506ns (59.487%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.252 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.455     4.708    vga0/fbOutAddr0[8]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.306     5.014 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.014    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.693ns (30.855%)  route 3.794ns (69.145%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419    -0.463 f  vga0/h_count_reg[2]/Q
                         net (fo=23, routed)          0.933     0.471    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.299     0.770 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.904     1.673    vga0/h_count[7]_i_2_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     1.797 r  vga0/h_count[10]_i_5/O
                         net (fo=4, routed)           1.319     3.116    vga0/h_count[10]_i_5_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.240 r  vga0/fbOutAddr[8]_i_6/O
                         net (fo=1, routed)           0.000     3.240    vga0/fbOutAddr0[5]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.664 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.638     4.302    vga0/fbOutAddr0[6]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.303     4.605 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.605    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.029     8.269    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.032ns (37.149%)  route 3.438ns (62.851%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.884 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.443     3.327    vga0/fbOutAddr1_0[7]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.303     3.630 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     3.630    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.878 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.410     4.287    vga0/fbOutAddr0[7]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.302     4.589 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.589    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider rise@9.259ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.090ns (22.441%)  route 3.767ns (77.559%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419    -0.463 f  vga0/h_count_reg[2]/Q
                         net (fo=23, routed)          0.933     0.471    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.299     0.770 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.904     1.673    vga0/h_count[7]_i_2_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     1.797 r  vga0/h_count[10]_i_5/O
                         net (fo=4, routed)           0.449     2.246    vga0/h_count[10]_i_5_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124     2.370 f  vga0/char[7]_i_3/O
                         net (fo=13, routed)          0.792     3.162    vga0/char[7]_i_3_n_0
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     3.286 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=4, routed)           0.689     3.976    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524     7.716    vga0/fbOutAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  3.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.981%)  route 0.300ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.149    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.009%)  route 0.146ns (43.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga0/h_count_reg[10]/Q
                         net (fo=5, routed)           0.146    -0.305    vga0/h_count_reg_n_0_[10]
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    vga0/h_count[10]_i_2_n_0
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.116    -0.476    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092    -0.384    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.140%)  route 0.316ns (65.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.316    -0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.127%)  route 0.317ns (65.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.317    -0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.560    -0.621    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.182    -0.299    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.116    -0.492    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.059    -0.433    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.169    -0.282    vga0/h_count_reg_n_0_[3]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga0/h_count[7]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[7]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.116    -0.463    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091    -0.372    vga0/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga0/char_reg[7]/Q
                         net (fo=2, routed)           0.177    -0.252    vga0/char[7]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  vga0/char[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    vga0/char[7]_i_2_n_0
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.116    -0.476    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.120    -0.356    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.016%)  route 0.348ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.348    -0.078    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/v_count_reg[7]/Q
                         net (fo=7, routed)           0.185    -0.264    vga0/v_count_reg_n_0_[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.219 r  vga0/v_count[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.219    vga0/v_count3_out[7]
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.116    -0.474    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092    -0.382    vga0/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider rise@0.000ns - clk_vga_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.734%)  route 0.230ns (55.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga0/v_count_reg[5]/Q
                         net (fo=7, routed)           0.230    -0.220    vga0/v_count_reg_n_0_[5]
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.045    -0.175 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga0/vSync_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.116    -0.435    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.091    -0.344    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       49.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.967ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.704ns (14.960%)  route 4.002ns (85.040%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 54.048 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.555    -0.957    clk_cpu
    SLICE_X40Y50         FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_en_reg/Q
                         net (fo=9, routed)           2.093     1.592    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.716 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.844     2.560    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.684 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.064     3.749    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.488    54.048    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.446    
                         clock uncertainty           -0.288    54.158    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.715    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.715    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 49.967    

Slack (MET) :             49.983ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.580ns (12.374%)  route 4.107ns (87.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.565    -0.947    clk_cpu
    SLICE_X39Y46         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  rom_addr_reg[12]/Q
                         net (fo=9, routed)           2.988     2.498    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I1_O)        0.124     2.622 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.119     3.741    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.723    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.723    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                 49.983    

Slack (MET) :             49.998ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.456ns (10.026%)  route 4.092ns (89.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y44         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           4.092     3.603    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                 49.998    

Slack (MET) :             50.064ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.456ns (10.175%)  route 4.026ns (89.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.026     3.536    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                 50.064    

Slack (MET) :             50.075ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.456ns (10.199%)  route 4.015ns (89.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           4.015     3.525    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 50.075    

Slack (MET) :             50.093ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.456ns (10.240%)  route 3.997ns (89.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y45         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.997     3.508    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.288    54.166    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.600    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.600    
                         arrival time                          -3.508    
  -------------------------------------------------------------------
                         slack                                 50.093    

Slack (MET) :             50.140ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.456ns (10.353%)  route 3.948ns (89.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y45         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.948     3.459    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 50.140    

Slack (MET) :             50.172ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.456ns (10.431%)  route 3.916ns (89.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y44         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           3.916     3.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                 50.172    

Slack (MET) :             50.239ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.456ns (10.591%)  route 3.849ns (89.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           3.849     3.360    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 50.239    

Slack (MET) :             50.257ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.456ns (10.638%)  route 3.831ns (89.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           3.831     3.341    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.288    54.164    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    53.598    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.598    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 50.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.998%)  route 0.740ns (84.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.740     0.265    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.921%)  route 0.804ns (85.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.804     0.329    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.206    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.889%)  route 0.874ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X31Y44         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.874     0.397    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.787%)  route 0.882ns (86.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X39Y46         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           0.882     0.404    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.141ns (13.416%)  route 0.910ns (86.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.910     0.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.288     0.027    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.210    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.141ns (13.301%)  route 0.919ns (86.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X37Y46         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           0.919     0.442    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.288     0.023    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.206    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.141ns (12.047%)  route 1.029ns (87.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.029     0.552    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.313    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.313    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.141ns (13.079%)  route 0.937ns (86.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X40Y45         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.937     0.460    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.931%)  route 0.949ns (87.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.562    -0.619    clk_cpu
    SLICE_X33Y42         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.949     0.471    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.141ns (12.730%)  route 0.967ns (87.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X31Y43         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[11]/Q
                         net (fo=3, routed)           0.967     0.489    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.288     0.017    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.200    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider_1
  To Clock:  clk_2cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       49.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.976ns  (required time - arrival time)
  Source:                 fb_a_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.704ns (14.960%)  route 4.002ns (85.040%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 54.048 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.555    -0.957    clk_cpu
    SLICE_X40Y50         FDRE                                         r  fb_a_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  fb_a_en_reg/Q
                         net (fo=9, routed)           2.093     1.592    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X12Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.716 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.844     2.560    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_ena
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.684 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.064     3.749    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_3
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.488    54.048    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.398    54.446    
                         clock uncertainty           -0.278    54.168    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.725    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         53.725    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                 49.976    

Slack (MET) :             49.993ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 0.580ns (12.374%)  route 4.107ns (87.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.565    -0.947    clk_cpu
    SLICE_X39Y46         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.491 f  rom_addr_reg[12]/Q
                         net (fo=9, routed)           2.988     2.498    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X43Y7          LUT3 (Prop_lut3_I1_O)        0.124     2.622 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.119     3.741    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    53.733    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.733    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                 49.993    

Slack (MET) :             50.008ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.456ns (10.026%)  route 4.092ns (89.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y44         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           4.092     3.603    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                 50.008    

Slack (MET) :             50.074ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.456ns (10.175%)  route 4.026ns (89.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           4.026     3.536    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                 50.074    

Slack (MET) :             50.085ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.456ns (10.199%)  route 4.015ns (89.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           4.015     3.525    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                 50.085    

Slack (MET) :             50.103ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.456ns (10.240%)  route 3.997ns (89.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 54.056 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y45         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.997     3.508    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.496    54.056    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.454    
                         clock uncertainty           -0.278    54.176    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.610    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.610    
                         arrival time                          -3.508    
  -------------------------------------------------------------------
                         slack                                 50.103    

Slack (MET) :             50.149ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.456ns (10.353%)  route 3.948ns (89.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y45         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           3.948     3.459    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                 50.149    

Slack (MET) :             50.182ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.456ns (10.431%)  route 3.916ns (89.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X43Y44         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           3.916     3.426    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                 50.182    

Slack (MET) :             50.248ns  (required time - arrival time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.456ns (10.591%)  route 3.849ns (89.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[8]/Q
                         net (fo=8, routed)           3.849     3.360    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                 50.248    

Slack (MET) :             50.267ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_2cpu_ClockDivider_1 rise@55.556ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.456ns (10.638%)  route 3.831ns (89.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 54.054 - 55.556 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.566    -0.946    clk_cpu
    SLICE_X40Y46         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  rom_addr_reg[7]/Q
                         net (fo=8, routed)           3.831     3.341    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    56.944 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    58.105    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    50.888 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    52.469    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    52.560 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.494    54.054    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.398    54.452    
                         clock uncertainty           -0.278    54.174    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    53.608    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                 50.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (15.998%)  route 0.740ns (84.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.740     0.265    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.921%)  route 0.804ns (85.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.804     0.329    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.141ns (13.889%)  route 0.874ns (86.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X31Y44         FDRE                                         r  fb_a_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[7]/Q
                         net (fo=3, routed)           0.874     0.397    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.141ns (13.787%)  route 0.882ns (86.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X39Y46         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[10]/Q
                         net (fo=8, routed)           0.882     0.404    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.141ns (13.416%)  route 0.910ns (86.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.565    -0.616    clk_cpu
    SLICE_X44Y49         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  rom_addr_reg[6]/Q
                         net (fo=8, routed)           0.910     0.435    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.873    -0.816    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.278     0.017    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.200    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.141ns (13.301%)  route 0.919ns (86.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X37Y46         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[11]/Q
                         net (fo=9, routed)           0.919     0.442    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.869    -0.820    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.278     0.013    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.196    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 fb_a_dat_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.141ns (12.047%)  route 1.029ns (87.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_dat_in_reg[5]/Q
                         net (fo=3, routed)           1.029     0.552    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.303    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.141ns (13.079%)  route 0.937ns (86.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X40Y45         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           0.937     0.460    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.141ns (12.931%)  route 0.949ns (87.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.562    -0.619    clk_cpu
    SLICE_X33Y42         FDRE                                         r  fb_a_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  fb_a_addr_reg[3]/Q
                         net (fo=3, routed)           0.949     0.471    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 fb_a_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Path Group:             clk_2cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.141ns (12.730%)  route 0.967ns (87.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.563    -0.618    clk_cpu
    SLICE_X31Y43         FDRE                                         r  fb_a_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  fb_a_addr_reg[11]/Q
                         net (fo=3, routed)           0.967     0.489    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.863    -0.826    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.278     0.007    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.190    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.029ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        10.030ns  (logic 3.074ns (30.649%)  route 6.956ns (69.351%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.192    58.303    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.427 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.238    59.665    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.789 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.163    61.952    douta[3]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.076 r  fb_a_dat_in[3]_i_12/O
                         net (fo=1, routed)           0.928    63.005    fb_a_dat_in[3]_i_12_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.129 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           1.435    64.563    fb_a_dat_in[3]_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124    64.687 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    64.687    fb_a_dat_in[3]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.451   109.567    clk_cpu
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X48Y45         FDRE (Setup_fdre_C_D)        0.029   109.716    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.716    
                         arrival time                         -64.687    
  -------------------------------------------------------------------
                         slack                                 45.029    

Slack (MET) :             45.095ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        10.014ns  (logic 3.074ns (30.696%)  route 6.940ns (69.304%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 109.568 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.335    58.446    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    58.570 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.003    59.573    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124    59.697 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.278    61.975    douta[1]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.099 r  fb_a_dat_in[1]_i_17/O
                         net (fo=1, routed)           1.147    63.246    fb_a_dat_in[1]_i_17_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.370 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           1.177    64.547    fb_a_dat_in[1]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    64.671 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    64.671    fb_a_dat_in[1]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.452   109.568    clk_cpu
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.966    
                         clock uncertainty           -0.278   109.688    
    SLICE_X50Y45         FDRE (Setup_fdre_C_D)        0.077   109.765    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.765    
                         arrival time                         -64.671    
  -------------------------------------------------------------------
                         slack                                 45.095    

Slack (MET) :             46.007ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        9.052ns  (logic 3.074ns (33.961%)  route 5.978ns (66.039%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.354    58.465    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.589 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.249    59.838    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X46Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.962 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.022    61.984    douta[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.108 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.492    62.601    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    62.725 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.861    63.585    fb_a_dat_in[2]_i_4_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.124    63.709 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    63.709    fb_a_dat_in[2]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.451   109.567    clk_cpu
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.029   109.716    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.716    
                         arrival time                         -63.709    
  -------------------------------------------------------------------
                         slack                                 46.007    

Slack (MET) :             46.336ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.723ns  (logic 2.950ns (33.820%)  route 5.773ns (66.180%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 109.564 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.083    58.193    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    58.317 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.241    59.559    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.124    59.683 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.332    62.014    douta[6]
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124    62.138 r  fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           1.117    63.255    fb_a_dat_in[6]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    63.379 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.379    fb_a_dat_in[6]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.448   109.564    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.962    
                         clock uncertainty           -0.278   109.684    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031   109.715    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.715    
                         arrival time                         -63.379    
  -------------------------------------------------------------------
                         slack                                 46.336    

Slack (MET) :             46.539ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.564ns  (logic 3.074ns (35.895%)  route 5.490ns (64.105%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.536    58.648    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.772 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.002    59.773    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.897 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.840    61.737    douta[0]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    61.861 r  fb_a_dat_in[0]_i_11/O
                         net (fo=1, routed)           0.445    62.306    fb_a_dat_in[0]_i_11_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    62.430 r  fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.667    63.097    fb_a_dat_in[0]_i_3_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    63.221 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    63.221    fb_a_dat_in[0]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.447   109.563    clk_cpu
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.278   109.683    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)        0.077   109.760    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.760    
                         arrival time                         -63.221    
  -------------------------------------------------------------------
                         slack                                 46.539    

Slack (MET) :             46.842ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        8.253ns  (logic 3.395ns (41.134%)  route 4.858ns (58.866%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 54.652 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.608    54.652    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.106 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.287    58.393    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[4]
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.124    58.517 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.806    59.323    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7
    SLICE_X49Y12         LUT5 (Prop_lut5_I2_O)        0.124    59.447 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.180    61.627    douta[4]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.150    61.777 r  fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.585    62.362    fb_a_dat_in[4]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.326    62.688 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000    62.688    keyboard0/fb_index_reg[0]_rep__0_13
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    62.905 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    62.905    keyboard0_n_33
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.447   109.563    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.278   109.683    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.064   109.747    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.747    
                         arrival time                         -62.905    
  -------------------------------------------------------------------
                         slack                                 46.842    

Slack (MET) :             47.289ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        7.800ns  (logic 3.167ns (40.600%)  route 4.633ns (59.400%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 54.656 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.612    54.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.110 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.186    58.296    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124    58.420 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.013    59.433    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I4_O)        0.124    59.557 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.760    61.317    douta[5]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.441 r  fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.674    62.115    fb_a_dat_in[5]_i_8_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124    62.239 r  fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.000    62.239    keyboard0/msg_index_reg[1]_2
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    62.456 r  keyboard0/fb_a_dat_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    62.456    keyboard0_n_32
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.445   109.561    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.278   109.681    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.064   109.745    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.745    
                         arrival time                         -62.456    
  -------------------------------------------------------------------
                         slack                                 47.289    

Slack (MET) :             48.079ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider rise@55.556ns)
  Data Path Delay:        6.977ns  (logic 2.826ns (40.507%)  route 4.151ns (59.493%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.593    58.703    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[7]
    SLICE_X47Y8          LUT6 (Prop_lut6_I3_O)        0.124    58.827 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.031    59.858    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124    59.982 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.527    61.509    douta[7]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.124    61.633 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    61.633    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.445   109.561    clk_cpu
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.278   109.681    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.031   109.712    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.712    
                         arrival time                         -61.633    
  -------------------------------------------------------------------
                         slack                                 48.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.231ns (21.290%)  route 0.854ns (78.710%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.289    -0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y13         LUT5 (Prop_lut5_I3_O)        0.045    -0.145 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.565     0.421    douta[7]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.466 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.466    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.832    -0.858    clk_cpu
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.278    -0.025    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     0.067    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.276ns (15.946%)  route 1.455ns (84.054%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.158    -0.320    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.045    -0.275 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.907     0.632    douta[6]
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.677 r  fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           0.390     1.067    fb_a_dat_in[6]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.112 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.112    fb_a_dat_in[6]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.278    -0.023    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.092     0.069    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.341ns (18.441%)  route 1.508ns (81.559%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.566     0.088    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y14         LUT5 (Prop_lut5_I3_O)        0.045     0.133 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.712     0.845    douta[5]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.890 r  fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.230     1.120    fb_a_dat_in[5]_i_8_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.165 r  fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.000     1.165    keyboard0/msg_index_reg[1]_2
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I1_O)      0.065     1.230 r  keyboard0/fb_a_dat_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.230    keyboard0_n_32
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.832    -0.858    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.278    -0.025    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     0.080    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.404ns (21.330%)  route 1.490ns (78.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.392    -0.086    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.041 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.900     0.859    douta[4]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.046     0.905 r  fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.198     1.103    fb_a_dat_in[4]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.107     1.210 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000     1.210    keyboard0/fb_index_reg[0]_rep__0_13
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.065     1.275 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.275    keyboard0_n_33
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.833    -0.857    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.278    -0.024    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     0.081    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.321ns (16.667%)  route 1.605ns (83.333%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.441    -0.037    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.045     0.008 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.744     0.751    douta[0]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.796 r  fb_a_dat_in[0]_i_11/O
                         net (fo=1, routed)           0.167     0.963    fb_a_dat_in[0]_i_11_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.253     1.262    fb_a_dat_in[0]_i_3_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    fb_a_dat_in[0]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.833    -0.857    clk_cpu
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.278    -0.024    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     0.096    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.321ns (15.655%)  route 1.730ns (84.345%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.360    -0.119    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.074 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.811     0.737    douta[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.782 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.185     0.968    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.013 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.374     1.386    fb_a_dat_in[2]_i_4_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.431 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.431    fb_a_dat_in[2]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.836    -0.854    clk_cpu
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.278    -0.021    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.321ns (13.915%)  route 1.986ns (86.085%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.221    -0.258    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.863     0.651    douta[3]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.696 r  fb_a_dat_in[3]_i_12/O
                         net (fo=1, routed)           0.322     1.018    fb_a_dat_in[3]_i_12_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.063 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.580     1.643    fb_a_dat_in[3]_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.688 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.688    fb_a_dat_in[3]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.836    -0.854    clk_cpu
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.278    -0.021    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.844ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.321ns (12.521%)  route 2.243ns (87.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.378    -0.101    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.056 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.953     0.898    douta[1]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.943 r  fb_a_dat_in[1]_i_17/O
                         net (fo=1, routed)           0.405     1.348    fb_a_dat_in[1]_i_17_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.507     1.899    fb_a_dat_in[1]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    fb_a_dat_in[1]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.837    -0.853    clk_cpu
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.844    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_ClockDivider
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       59.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.686ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__1/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.970ns  (logic 17.189ns (33.723%)  route 33.781ns (66.277%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           2.059    50.005    keyboard0_n_52
    DSP48_X1Y1           DSP48E1                                      r  money2__1/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y1           DSP48E1                                      r  money2__1/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.168   110.053    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.691    money2__1
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -50.005    
  -------------------------------------------------------------------
                         slack                                 59.686    

Slack (MET) :             59.827ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__3/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.829ns  (logic 17.189ns (33.817%)  route 33.640ns (66.183%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.918    49.863    keyboard0_n_52
    DSP48_X1Y3           DSP48E1                                      r  money2__3/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y3           DSP48E1                                      r  money2__3/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.690    money2__3
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.863    
  -------------------------------------------------------------------
                         slack                                 59.827    

Slack (MET) :             59.877ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.781ns  (logic 17.189ns (33.849%)  route 33.592ns (66.151%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 109.659 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.870    49.815    keyboard0_n_52
    DSP48_X1Y0           DSP48E1                                      r  money2__2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.543   109.659    clk_cpu
    DSP48_X1Y0           DSP48E1                                      r  money2__2/CLK
                         clock pessimism              0.564   110.222    
                         clock uncertainty           -0.168   110.054    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.692    money2__2
  -------------------------------------------------------------------
                         required time                        109.692    
                         arrival time                         -49.815    
  -------------------------------------------------------------------
                         slack                                 59.877    

Slack (MET) :             60.017ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            money2__4/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.640ns  (logic 17.189ns (33.944%)  route 33.451ns (66.056%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 109.658 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.799 r  money2_i_85/O[0]
                         net (fo=1, routed)           0.794    46.593    keyboard0/data0[11]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.299    46.892 r  keyboard0/money2_i_38/O
                         net (fo=2, routed)           0.930    47.822    keyboard0/money2_i_38_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I5_O)        0.124    47.946 r  keyboard0/money2_i_6/O
                         net (fo=7, routed)           1.728    49.674    keyboard0_n_52
    DSP48_X1Y2           DSP48E1                                      r  money2__4/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.542   109.658    clk_cpu
    DSP48_X1Y2           DSP48E1                                      r  money2__4/CLK
                         clock pessimism              0.564   110.221    
                         clock uncertainty           -0.168   110.053    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362   109.691    money2__4
  -------------------------------------------------------------------
                         required time                        109.691    
                         arrival time                         -49.674    
  -------------------------------------------------------------------
                         slack                                 60.017    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.189ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.467ns  (logic 17.305ns (34.290%)  route 33.162ns (65.710%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.191    49.501    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.501    
  -------------------------------------------------------------------
                         slack                                 60.189    

Slack (MET) :             60.225ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.431ns  (logic 17.305ns (34.314%)  route 33.126ns (65.686%))
  Logic Levels:           78  (CARRY4=53 LUT1=1 LUT2=3 LUT3=5 LUT4=2 LUT5=11 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 r  money2_i_118/O
                         net (fo=3, routed)           0.730    44.850    aD2M4dsP[11]
    SLICE_X41Y26         LUT2 (Prop_lut2_I1_O)        0.326    45.176 r  money2_i_253/O
                         net (fo=1, routed)           0.000    45.176    money2_i_253_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.577 r  money2_i_117/CO[3]
                         net (fo=1, routed)           0.000    45.577    money2_i_117_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.911 r  money2_i_85/O[1]
                         net (fo=1, routed)           0.302    46.213    keyboard0/data0[12]
    SLICE_X42Y27         LUT6 (Prop_lut6_I0_O)        0.303    46.516 r  keyboard0/money2_i_35/O
                         net (fo=2, routed)           0.670    47.186    keyboard0/money2_i_35_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.124    47.310 r  keyboard0/money2_i_5/O
                         net (fo=23, routed)          2.156    49.466    keyboard0_n_51
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.466    
  -------------------------------------------------------------------
                         slack                                 60.225    

Slack (MET) :             60.281ns  (required time - arrival time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fb_a_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        50.375ns  (logic 16.391ns (32.538%)  route 33.984ns (67.462%))
  Logic Levels:           76  (CARRY4=51 LUT1=1 LUT2=2 LUT3=5 LUT4=2 LUT5=11 LUT6=4)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 109.657 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.546    -0.966    clk_cpu
    SLICE_X40Y25         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  input_reg[7]/Q
                         net (fo=67, routed)          3.084     2.575    input_reg_n_0_[7]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.699 r  money2_i_503/O
                         net (fo=1, routed)           0.000     2.699    money2_i_503_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.079 r  money2_i_364/CO[3]
                         net (fo=1, routed)           0.000     3.079    money2_i_364_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.196 r  money2_i_206/CO[3]
                         net (fo=1, routed)           0.000     3.196    money2_i_206_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.415 f  money2_i_86/O[0]
                         net (fo=5, routed)           0.826     4.241    money2_i_86_n_7
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.295     4.536 r  money2_i_822/O
                         net (fo=1, routed)           0.000     4.536    money2_i_822_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.934 r  money2_i_696/CO[3]
                         net (fo=26, routed)          1.380     6.313    index_delta5
    SLICE_X33Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.437 r  money2_i_1319/O
                         net (fo=1, routed)           0.000     6.437    money2_i_1319_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.969 r  money2_i_1263/CO[3]
                         net (fo=1, routed)           0.000     6.969    money2_i_1263_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  money2_i_1258/CO[3]
                         net (fo=1, routed)           0.000     7.083    money2_i_1258_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  money2_i_1253/CO[3]
                         net (fo=1, routed)           0.000     7.197    money2_i_1253_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.425 r  money2_i_1252/CO[2]
                         net (fo=17, routed)          1.197     8.622    money2_i_1252_n_1
    SLICE_X34Y19         LUT5 (Prop_lut5_I1_O)        0.313     8.935 r  money2_i_1271/O
                         net (fo=1, routed)           0.000     8.935    money2_i_1271_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.468 r  money2_i_1220/CO[3]
                         net (fo=1, routed)           0.000     9.468    money2_i_1220_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  money2_i_1215/CO[3]
                         net (fo=1, routed)           0.000     9.585    money2_i_1215_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  money2_i_1210/CO[3]
                         net (fo=1, routed)           0.000     9.702    money2_i_1210_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  money2_i_1209/CO[3]
                         net (fo=17, routed)          1.739    11.558    money2_i_1209_n_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.682 r  money2_i_1214/O
                         net (fo=1, routed)           0.000    11.682    money2_i_1214_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.195 r  money2_i_1169/CO[3]
                         net (fo=17, routed)          1.123    13.318    money2_i_1169_n_0
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.124    13.442 r  money2_i_1186/O
                         net (fo=1, routed)           0.000    13.442    money2_i_1186_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.843 r  money2_i_1137/CO[3]
                         net (fo=1, routed)           0.000    13.843    money2_i_1137_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.957 r  money2_i_1132/CO[3]
                         net (fo=1, routed)           0.000    13.957    money2_i_1132_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.071 r  money2_i_1127/CO[3]
                         net (fo=1, routed)           0.009    14.080    money2_i_1127_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  money2_i_1126/CO[3]
                         net (fo=17, routed)          1.576    15.770    money2_i_1126_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.124    15.894 r  money2_i_1145/O
                         net (fo=1, routed)           0.000    15.894    money2_i_1145_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.444 r  money2_i_1097/CO[3]
                         net (fo=1, routed)           0.000    16.444    money2_i_1097_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.558 r  money2_i_1092/CO[3]
                         net (fo=1, routed)           0.000    16.558    money2_i_1092_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.672 r  money2_i_1087/CO[3]
                         net (fo=1, routed)           0.009    16.681    money2_i_1087_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.795 r  money2_i_1086/CO[3]
                         net (fo=17, routed)          1.763    18.558    money2_i_1086_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I0_O)        0.124    18.682 r  money2_i_1105/O
                         net (fo=1, routed)           0.000    18.682    money2_i_1105_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.232 r  money2_i_1054/CO[3]
                         net (fo=1, routed)           0.000    19.232    money2_i_1054_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.346 r  money2_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.346    money2_i_1049_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.460 r  money2_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.460    money2_i_1044_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.574 r  money2_i_1043/CO[3]
                         net (fo=17, routed)          1.347    20.921    money2_i_1043_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.124    21.045 r  money2_i_1062/O
                         net (fo=1, routed)           0.000    21.045    money2_i_1062_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.595 r  money2_i_1014/CO[3]
                         net (fo=1, routed)           0.000    21.595    money2_i_1014_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.709 r  money2_i_1009/CO[3]
                         net (fo=1, routed)           0.000    21.709    money2_i_1009_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.823 r  money2_i_1004/CO[3]
                         net (fo=1, routed)           0.009    21.832    money2_i_1004_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.946 r  money2_i_1003/CO[3]
                         net (fo=17, routed)          1.598    23.544    money2_i_1003_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I0_O)        0.124    23.668 r  money2_i_1022/O
                         net (fo=1, routed)           0.000    23.668    money2_i_1022_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.201 r  money2_i_971/CO[3]
                         net (fo=1, routed)           0.000    24.201    money2_i_971_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.318 r  money2_i_966/CO[3]
                         net (fo=1, routed)           0.000    24.318    money2_i_966_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.435 r  money2_i_961/CO[3]
                         net (fo=1, routed)           0.000    24.435    money2_i_961_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.552 r  money2_i_960/CO[3]
                         net (fo=17, routed)          1.418    25.969    money2_i_960_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.093 r  money2_i_979/O
                         net (fo=1, routed)           0.000    26.093    money2_i_979_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.643 r  money2_i_923/CO[3]
                         net (fo=1, routed)           0.000    26.643    money2_i_923_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  money2_i_918/CO[3]
                         net (fo=1, routed)           0.000    26.757    money2_i_918_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  money2_i_913/CO[3]
                         net (fo=1, routed)           0.000    26.871    money2_i_913_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  money2_i_912/CO[3]
                         net (fo=17, routed)          1.662    28.648    money2_i_912_n_0
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.124    28.772 r  money2_i_929/O
                         net (fo=1, routed)           0.000    28.772    money2_i_929_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.173 r  money2_i_808/CO[3]
                         net (fo=1, routed)           0.000    29.173    money2_i_808_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.287 r  money2_i_803/CO[3]
                         net (fo=1, routed)           0.000    29.287    money2_i_803_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.401 r  money2_i_798/CO[3]
                         net (fo=1, routed)           0.000    29.401    money2_i_798_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.515 r  money2_i_797/CO[3]
                         net (fo=17, routed)          1.485    30.999    money2_i_797_n_0
    SLICE_X33Y15         LUT5 (Prop_lut5_I0_O)        0.124    31.123 r  money2_i_816/O
                         net (fo=1, routed)           0.000    31.123    money2_i_816_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.673 r  money2_i_691/CO[3]
                         net (fo=1, routed)           0.000    31.673    money2_i_691_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.787 r  money2_i_686/CO[3]
                         net (fo=1, routed)           0.000    31.787    money2_i_686_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.901 r  money2_i_681/CO[3]
                         net (fo=1, routed)           0.000    31.901    money2_i_681_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.015 r  money2_i_680/CO[3]
                         net (fo=17, routed)          2.005    34.020    money2_i_680_n_0
    SLICE_X29Y19         LUT2 (Prop_lut2_I0_O)        0.124    34.144 r  money2_i_682/O
                         net (fo=1, routed)           0.000    34.144    money2_i_682_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.545 r  money2_i_485/CO[3]
                         net (fo=17, routed)          1.565    36.111    money2_i_485_n_0
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.235 r  money2_i_493/O
                         net (fo=1, routed)           0.000    36.235    money2_i_493_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.611 r  money2_i_338/CO[3]
                         net (fo=1, routed)           0.000    36.611    money2_i_338_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.728 r  money2_i_421/CO[3]
                         net (fo=1, routed)           0.000    36.728    money2_i_421_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.845 r  money2_i_343/CO[3]
                         net (fo=1, routed)           0.000    36.845    money2_i_343_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.962 r  money2_i_337/CO[3]
                         net (fo=17, routed)          1.123    38.085    money2_i_337_n_0
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.124    38.209 r  money2_i_342/O
                         net (fo=1, routed)           0.000    38.209    money2_i_342_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    38.849 f  money2_i_189/O[3]
                         net (fo=3, routed)           1.106    39.955    money2_i_189_n_4
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.306    40.261 r  money2_i_302/O
                         net (fo=5, routed)           1.141    41.402    money2_i_302_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    41.526 r  money2_i_292/O
                         net (fo=3, routed)           0.805    42.331    money2_i_292_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.124    42.455 r  money2_i_274/O
                         net (fo=3, routed)           0.174    42.629    money2_i_274_n_0
    SLICE_X45Y23         LUT5 (Prop_lut5_I2_O)        0.124    42.753 r  money2_i_261/O
                         net (fo=3, routed)           0.659    43.412    money2_i_261_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I2_O)        0.124    43.536 r  money2_i_247/O
                         net (fo=3, routed)           0.466    44.002    money2_i_247_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.118    44.120 f  money2_i_118/O
                         net (fo=3, routed)           0.598    44.718    aD2M4dsP[11]
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.326    45.044 r  money2_i_87/O
                         net (fo=15, routed)          1.028    46.072    keyboard0/input_max_reg[12]
    SLICE_X39Y24         LUT6 (Prop_lut6_I1_O)        0.124    46.196 f  keyboard0/money2_i_68/O
                         net (fo=2, routed)           0.730    46.926    keyboard0/money2_i_68_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.124    47.050 r  keyboard0/money2_i_16/O
                         net (fo=7, routed)           2.359    49.410    keyboard0_n_62
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.541   109.657    clk_cpu
    DSP48_X1Y16          DSP48E1                                      r  fb_a_addr0/CLK
                         clock pessimism              0.564   110.220    
                         clock uncertainty           -0.168   110.052    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362   109.690    fb_a_addr0
  -------------------------------------------------------------------
                         required time                        109.690    
                         arrival time                         -49.410    
  -------------------------------------------------------------------
                         slack                                 60.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rng_seed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.690%)  route 0.126ns (37.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    clk_cpu
    SLICE_X64Y54         FDRE                                         r  rng_seed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  rng_seed_reg[15]/Q
                         net (fo=1, routed)           0.126    -0.298    prng0/Q[15]
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.048    -0.250 r  prng0/tmp_a[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    prng0/tmp_a[15]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[15]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.168    -0.405    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.107    -0.298    prng0/tmp_a_reg[15]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 keyboard0/control_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/control_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/control_r_reg/Q
                         net (fo=2, routed)           0.121    -0.362    keyboard0/ps2_keyboard_0/control_r_reg_0
    SLICE_X33Y65         LUT5 (Prop_lut5_I4_O)        0.045    -0.317 r  keyboard0/ps2_keyboard_0/control_r_i_1/O
                         net (fo=1, routed)           0.000    -0.317    keyboard0/ps2_keyboard_0_n_16
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.823    -0.866    keyboard0/clk_cpu
    SLICE_X33Y65         FDRE                                         r  keyboard0/control_r_reg/C
                         clock pessimism              0.242    -0.624    
                         clock uncertainty            0.168    -0.457    
    SLICE_X33Y65         FDRE (Hold_fdre_C_D)         0.092    -0.365    keyboard0/control_r_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.832%)  route 0.134ns (51.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y55         FDRE                                         r  prng0/tmp_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  prng0/tmp_a_reg[8]/Q
                         net (fo=2, routed)           0.134    -0.326    prng0/p_0_in[9]
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.861    -0.828    prng0/clk_cpu
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[9]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.168    -0.386    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.009    -0.377    prng0/rnd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 keyboard0/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.032%)  route 0.172ns (54.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.557    -0.624    keyboard0/clk_cpu
    SLICE_X33Y64         FDRE                                         r  keyboard0/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  keyboard0/ascii_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.311    keyboard0/ascii_reg_n_0_[5]
    SLICE_X33Y61         FDRE                                         r  keyboard0/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.827    -0.862    keyboard0/clk_cpu
    SLICE_X33Y61         FDRE                                         r  keyboard0/ascii_code_reg[5]/C
                         clock pessimism              0.256    -0.606    
                         clock uncertainty            0.168    -0.439    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.066    -0.373    keyboard0/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/rnd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.093%)  route 0.186ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y55         FDRE                                         r  prng0/tmp_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  prng0/tmp_a_reg[7]/Q
                         net (fo=2, routed)           0.186    -0.261    prng0/p_0_in[8]
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.861    -0.828    prng0/clk_cpu
    SLICE_X60Y55         FDRE                                         r  prng0/rnd_reg[8]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.168    -0.386    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.063    -0.323    prng0/rnd_reg[8]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rng_seed_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.187ns (52.650%)  route 0.168ns (47.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    clk_cpu
    SLICE_X63Y55         FDRE                                         r  rng_seed_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rng_seed_en_reg/Q
                         net (fo=17, routed)          0.168    -0.279    prng0/seed_en
    SLICE_X62Y55         LUT3 (Prop_lut3_I2_O)        0.046    -0.233 r  prng0/tmp_a[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    prng0/tmp_a[9]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[9]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.168    -0.408    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.107    -0.301    prng0/tmp_a_reg[9]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  prng0/tmp_a_reg[2]/Q
                         net (fo=2, routed)           0.102    -0.359    prng0/p_0_in[3]
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.098    -0.261 r  prng0/tmp_a[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    prng0/tmp_a[3]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[3]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.168    -0.421    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.092    -0.329    prng0/tmp_a_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rng_seed_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.129%)  route 0.200ns (51.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.592    -0.589    clk_cpu
    SLICE_X61Y55         FDRE                                         r  rng_seed_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rng_seed_reg[14]/Q
                         net (fo=1, routed)           0.200    -0.248    prng0/Q[14]
    SLICE_X62Y55         LUT3 (Prop_lut3_I0_O)        0.045    -0.203 r  prng0/tmp_a[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    prng0/tmp_a[14]_i_1_n_0
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X62Y55         FDRE                                         r  prng0/tmp_a_reg[14]/C
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.168    -0.384    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.107    -0.277    prng0/tmp_a_reg[14]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 prng0/tmp_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            prng0/tmp_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.593    -0.588    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  prng0/tmp_a_reg[5]/Q
                         net (fo=2, routed)           0.170    -0.277    prng0/p_0_in[6]
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.042    -0.235 r  prng0/tmp_a[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    prng0/tmp_a[6]_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.863    -0.826    prng0/clk_cpu
    SLICE_X63Y54         FDRE                                         r  prng0/tmp_a_reg[6]/C
                         clock pessimism              0.238    -0.588    
                         clock uncertainty            0.168    -0.421    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.107    -0.314    prng0/tmp_a_reg[6]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_cpu_ClockDivider rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.551    -0.630    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.128    -0.502 r  keyboard0/ps2_keyboard_0/count_idle_reg[7]/Q
                         net (fo=3, routed)           0.115    -0.388    keyboard0/ps2_keyboard_0/count_idle_reg__0[7]
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.098    -0.290 r  keyboard0/ps2_keyboard_0/count_idle[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.290    keyboard0/ps2_keyboard_0/p_0_in__0[8]
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.819    -0.871    keyboard0/ps2_keyboard_0/clk_cpu
    SLICE_X29Y71         FDRE                                         r  keyboard0/ps2_keyboard_0/count_idle_reg[8]/C
                         clock pessimism              0.241    -0.630    
                         clock uncertainty            0.168    -0.463    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.092    -0.371    keyboard0/ps2_keyboard_0/count_idle_reg[8]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2cpu_ClockDivider_1
  To Clock:  clk_cpu_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack       45.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.029ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        10.030ns  (logic 3.074ns (30.649%)  route 6.956ns (69.351%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.192    58.303    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.427 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.238    59.665    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.789 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.163    61.952    douta[3]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.076 r  fb_a_dat_in[3]_i_12/O
                         net (fo=1, routed)           0.928    63.005    fb_a_dat_in[3]_i_12_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.129 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           1.435    64.563    fb_a_dat_in[3]_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124    64.687 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000    64.687    fb_a_dat_in[3]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.451   109.567    clk_cpu
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X48Y45         FDRE (Setup_fdre_C_D)        0.029   109.716    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                        109.716    
                         arrival time                         -64.687    
  -------------------------------------------------------------------
                         slack                                 45.029    

Slack (MET) :             45.095ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        10.014ns  (logic 3.074ns (30.696%)  route 6.940ns (69.304%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 109.568 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.335    58.446    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X52Y7          LUT6 (Prop_lut6_I0_O)        0.124    58.570 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.003    59.573    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124    59.697 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           2.278    61.975    douta[1]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.099 r  fb_a_dat_in[1]_i_17/O
                         net (fo=1, routed)           1.147    63.246    fb_a_dat_in[1]_i_17_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.124    63.370 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           1.177    64.547    fb_a_dat_in[1]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.124    64.671 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000    64.671    fb_a_dat_in[1]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.452   109.568    clk_cpu
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.398   109.966    
                         clock uncertainty           -0.278   109.688    
    SLICE_X50Y45         FDRE (Setup_fdre_C_D)        0.077   109.765    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                        109.765    
                         arrival time                         -64.671    
  -------------------------------------------------------------------
                         slack                                 45.095    

Slack (MET) :             46.007ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        9.052ns  (logic 3.074ns (33.961%)  route 5.978ns (66.039%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 109.567 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.354    58.465    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.589 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.249    59.838    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X46Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.962 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.022    61.984    douta[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    62.108 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.492    62.601    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    62.725 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.861    63.585    fb_a_dat_in[2]_i_4_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.124    63.709 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000    63.709    fb_a_dat_in[2]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.451   109.567    clk_cpu
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.398   109.965    
                         clock uncertainty           -0.278   109.687    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.029   109.716    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                        109.716    
                         arrival time                         -63.709    
  -------------------------------------------------------------------
                         slack                                 46.007    

Slack (MET) :             46.336ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.723ns  (logic 2.950ns (33.820%)  route 5.773ns (66.180%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 109.564 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.083    58.193    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    58.317 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.241    59.559    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.124    59.683 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           2.332    62.014    douta[6]
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124    62.138 r  fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           1.117    63.255    fb_a_dat_in[6]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    63.379 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000    63.379    fb_a_dat_in[6]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.448   109.564    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.398   109.962    
                         clock uncertainty           -0.278   109.684    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)        0.031   109.715    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                        109.715    
                         arrival time                         -63.379    
  -------------------------------------------------------------------
                         slack                                 46.336    

Slack (MET) :             46.539ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.564ns  (logic 3.074ns (35.895%)  route 5.490ns (64.105%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.898ns = ( 54.658 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.614    54.658    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    57.112 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.536    58.648    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    58.772 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.002    59.773    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.124    59.897 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.840    61.737    douta[0]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.124    61.861 r  fb_a_dat_in[0]_i_11/O
                         net (fo=1, routed)           0.445    62.306    fb_a_dat_in[0]_i_11_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.124    62.430 r  fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.667    63.097    fb_a_dat_in[0]_i_3_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.124    63.221 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000    63.221    fb_a_dat_in[0]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.447   109.563    clk_cpu
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.278   109.683    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)        0.077   109.760    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                        109.760    
                         arrival time                         -63.221    
  -------------------------------------------------------------------
                         slack                                 46.539    

Slack (MET) :             46.842ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        8.253ns  (logic 3.395ns (41.134%)  route 4.858ns (58.866%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 109.563 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 54.652 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.608    54.652    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    57.106 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.287    58.393    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DOADO[4]
    SLICE_X48Y13         LUT3 (Prop_lut3_I2_O)        0.124    58.517 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.806    59.323    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7
    SLICE_X49Y12         LUT5 (Prop_lut5_I2_O)        0.124    59.447 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.180    61.627    douta[4]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.150    61.777 r  fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.585    62.362    fb_a_dat_in[4]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.326    62.688 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000    62.688    keyboard0/fb_index_reg[0]_rep__0_13
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    62.905 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    62.905    keyboard0_n_33
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.447   109.563    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.398   109.961    
                         clock uncertainty           -0.278   109.683    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.064   109.747    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                        109.747    
                         arrival time                         -62.905    
  -------------------------------------------------------------------
                         slack                                 46.842    

Slack (MET) :             47.289ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        7.800ns  (logic 3.167ns (40.600%)  route 4.633ns (59.400%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 54.656 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.612    54.656    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    57.110 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.186    58.296    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[5]
    SLICE_X52Y8          LUT6 (Prop_lut6_I5_O)        0.124    58.420 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.013    59.433    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I4_O)        0.124    59.557 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.760    61.317    douta[5]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    61.441 r  fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.674    62.115    fb_a_dat_in[5]_i_8_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.124    62.239 r  fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.000    62.239    keyboard0/msg_index_reg[1]_2
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    62.456 r  keyboard0/fb_a_dat_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    62.456    keyboard0_n_32
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.445   109.561    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.278   109.681    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.064   109.745    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                        109.745    
                         arrival time                         -62.456    
  -------------------------------------------------------------------
                         slack                                 47.289    

Slack (MET) :             48.079ns  (required time - arrival time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            55.556ns  (clk_cpu_ClockDivider_1 rise@111.111ns - clk_2cpu_ClockDivider_1 rise@55.556ns)
  Data Path Delay:        6.977ns  (logic 2.826ns (40.507%)  route 4.151ns (59.493%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 109.561 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 54.657 - 55.556 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                     55.556    55.556 r  
    W5                                                0.000    55.556 r  clk (IN)
                         net (fo=0)                   0.000    55.556    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    57.014 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.247    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    51.286 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    52.948    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.044 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          1.613    54.657    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    57.111 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.593    58.703    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1[7]
    SLICE_X47Y8          LUT6 (Prop_lut6_I3_O)        0.124    58.827 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.031    59.858    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X46Y13         LUT5 (Prop_lut5_I4_O)        0.124    59.982 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.527    61.509    douta[7]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.124    61.633 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000    61.633    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                    111.111   111.111 r  
    W5                                                0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   112.499 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.661    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   106.444 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   108.025    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.116 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         1.445   109.561    clk_cpu
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.398   109.959    
                         clock uncertainty           -0.278   109.681    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.031   109.712    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                        109.712    
                         arrival time                         -61.633    
  -------------------------------------------------------------------
                         slack                                 48.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.231ns (21.290%)  route 0.854ns (78.710%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.289    -0.190    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y13         LUT5 (Prop_lut5_I3_O)        0.045    -0.145 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.565     0.421    douta[7]
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.466 r  fb_a_dat_in[7]_i_2/O
                         net (fo=1, routed)           0.000     0.466    fb_a_dat_in[7]_i_2_n_0
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.832    -0.858    clk_cpu
    SLICE_X36Y45         FDRE                                         r  fb_a_dat_in_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.278    -0.025    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.092     0.067    fb_a_dat_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.276ns (15.946%)  route 1.455ns (84.054%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.158    -0.320    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X45Y10         LUT5 (Prop_lut5_I3_O)        0.045    -0.275 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.907     0.632    douta[6]
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.677 r  fb_a_dat_in[6]_i_3/O
                         net (fo=1, routed)           0.390     1.067    fb_a_dat_in[6]_i_3_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.112 r  fb_a_dat_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.112    fb_a_dat_in[6]_i_1_n_0
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.834    -0.856    clk_cpu
    SLICE_X44Y44         FDRE                                         r  fb_a_dat_in_reg[6]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.278    -0.023    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.092     0.069    fb_a_dat_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.341ns (18.441%)  route 1.508ns (81.559%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.566     0.088    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y14         LUT5 (Prop_lut5_I3_O)        0.045     0.133 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.712     0.845    douta[5]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.890 r  fb_a_dat_in[5]_i_8/O
                         net (fo=1, routed)           0.230     1.120    fb_a_dat_in[5]_i_8_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.165 r  fb_a_dat_in[5]_i_4/O
                         net (fo=1, routed)           0.000     1.165    keyboard0/msg_index_reg[1]_2
    SLICE_X36Y46         MUXF7 (Prop_muxf7_I1_O)      0.065     1.230 r  keyboard0/fb_a_dat_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.230    keyboard0_n_32
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.832    -0.858    clk_cpu
    SLICE_X36Y46         FDRE                                         r  fb_a_dat_in_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.278    -0.025    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     0.080    fb_a_dat_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.404ns (21.330%)  route 1.490ns (78.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.392    -0.086    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X49Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.041 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.900     0.859    douta[4]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.046     0.905 r  fb_a_dat_in[4]_i_7/O
                         net (fo=1, routed)           0.198     1.103    fb_a_dat_in[4]_i_7_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.107     1.210 r  fb_a_dat_in[4]_i_3/O
                         net (fo=1, routed)           0.000     1.210    keyboard0/fb_index_reg[0]_rep__0_13
    SLICE_X41Y45         MUXF7 (Prop_muxf7_I1_O)      0.065     1.275 r  keyboard0/fb_a_dat_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.275    keyboard0_n_33
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.833    -0.857    clk_cpu
    SLICE_X41Y45         FDRE                                         r  fb_a_dat_in_reg[4]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.278    -0.024    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     0.081    fb_a_dat_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.321ns (16.667%)  route 1.605ns (83.333%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.441    -0.037    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y11         LUT5 (Prop_lut5_I3_O)        0.045     0.008 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.744     0.751    douta[0]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.796 r  fb_a_dat_in[0]_i_11/O
                         net (fo=1, routed)           0.167     0.963    fb_a_dat_in[0]_i_11_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.008 r  fb_a_dat_in[0]_i_3/O
                         net (fo=1, routed)           0.253     1.262    fb_a_dat_in[0]_i_3_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  fb_a_dat_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.307    fb_a_dat_in[0]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.833    -0.857    clk_cpu
    SLICE_X42Y44         FDRE                                         r  fb_a_dat_in_reg[0]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.278    -0.024    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     0.096    fb_a_dat_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.321ns (15.655%)  route 1.730ns (84.345%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.360    -0.119    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X46Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.074 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.811     0.737    douta[2]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.782 r  fb_a_dat_in[2]_i_11/O
                         net (fo=1, routed)           0.185     0.968    fb_a_dat_in[2]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.013 r  fb_a_dat_in[2]_i_4/O
                         net (fo=1, routed)           0.374     1.386    fb_a_dat_in[2]_i_4_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.431 r  fb_a_dat_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.431    fb_a_dat_in[2]_i_1_n_0
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.836    -0.854    clk_cpu
    SLICE_X48Y44         FDRE                                         r  fb_a_dat_in_reg[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.278    -0.021    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.321ns (13.915%)  route 1.986ns (86.085%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.221    -0.258    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.863     0.651    douta[3]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.696 r  fb_a_dat_in[3]_i_12/O
                         net (fo=1, routed)           0.322     1.018    fb_a_dat_in[3]_i_12_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.063 r  fb_a_dat_in[3]_i_4/O
                         net (fo=1, routed)           0.580     1.643    fb_a_dat_in[3]_i_4_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.688 r  fb_a_dat_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.688    fb_a_dat_in[3]_i_1_n_0
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.836    -0.854    clk_cpu
    SLICE_X48Y45         FDRE                                         r  fb_a_dat_in_reg[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.278    -0.021    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.091     0.070    fb_a_dat_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.844ns  (arrival time - required time)
  Source:                 rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2cpu_ClockDivider_1  {rise@0.000ns fall@27.778ns period=55.556ns})
  Destination:            fb_a_dat_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_ClockDivider_1  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_cpu_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_ClockDivider_1 rise@0.000ns - clk_2cpu_ClockDivider_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.321ns (12.521%)  route 2.243ns (87.479%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.278ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.308ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_2cpu_ClockDivider
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout3_buf/O
                         net (fo=23, routed)          0.562    -0.619    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y10         FDRE                                         r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=8, routed)           0.378    -0.101    rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y12         LUT5 (Prop_lut5_I3_O)        0.045    -0.056 r  rom0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.953     0.898    douta[1]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.943 r  fb_a_dat_in[1]_i_17/O
                         net (fo=1, routed)           0.405     1.348    fb_a_dat_in[1]_i_17_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.393 r  fb_a_dat_in[1]_i_5/O
                         net (fo=1, routed)           0.507     1.899    fb_a_dat_in[1]_i_5_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.944 r  fb_a_dat_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    fb_a_dat_in[1]_i_1_n_0
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_cpu_ClockDivider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout2_buf/O
                         net (fo=625, routed)         0.837    -0.853    clk_cpu
    SLICE_X50Y45         FDRE                                         r  fb_a_dat_in_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.278    -0.020    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.120     0.100    fb_a_dat_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.844    





---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_ClockDivider
  To Clock:  clk_vga_ClockDivider_1

Setup :            0  Failing Endpoints,  Worst Slack        0.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 1.988ns (24.355%)  route 6.174ns (75.645%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 7.708 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.895     2.048    vga0/h_count[10]_i_1_n_0
    SLICE_X5Y14          LUT3 (Prop_lut3_I0_O)        0.124     2.172 r  vga0/g0_b0_i_1/O
                         net (fo=97, routed)          1.356     3.529    vga0/sel[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124     3.653 r  vga0/g25_b1/O
                         net (fo=1, routed)           0.000     3.653    vga0/g25_b1_n_0
    SLICE_X2Y17          MUXF7 (Prop_muxf7_I1_O)      0.247     3.900 r  vga0/vgaRed_reg[0]_i_88/O
                         net (fo=1, routed)           0.000     3.900    vga0/vgaRed_reg[0]_i_88_n_0
    SLICE_X2Y17          MUXF8 (Prop_muxf8_I0_O)      0.098     3.998 r  vga0/vgaRed_reg[0]_i_28/O
                         net (fo=1, routed)           0.718     4.716    vga0/vgaRed_reg[0]_i_28_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I1_O)        0.319     5.035 r  vga0/vgaRed[0]_i_10/O
                         net (fo=1, routed)           0.817     5.852    vga0/vgaRed[0]_i_10_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.976 r  vga0/vgaRed[0]_i_4/O
                         net (fo=1, routed)           0.893     6.868    vga0/vgaRed[0]_i_4_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.992 r  vga0/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.165     7.157    vga0/vgaRed[0]_i_3_n_0
    SLICE_X8Y15          LUT5 (Prop_lut5_I3_O)        0.124     7.281 r  vga0/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     7.281    vga0/vgaRed[0]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  vga0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.444     7.708    vga0/clk_vga
    SLICE_X8Y15          FDRE                                         r  vga0/vgaRed_reg[0]/C
                         clock pessimism              0.564     8.272    
                         clock uncertainty           -0.116     8.156    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.077     8.233    vga0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 2.769ns (40.769%)  route 4.023ns (59.231%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.872     2.025    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.149 r  vga0/v_count[6]_i_1/O
                         net (fo=2, routed)           0.765     2.914    vga0/v_count3_out[6]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.299 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.299    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.633 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.504     4.137    vga0/v_count_reg[8]_0[2]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701     4.838 r  vga0/fbOutAddr_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.838    vga0/fbOutAddr_reg[12]_i_2_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.060 r  vga0/fbOutAddr_reg[13]_i_3/O[0]
                         net (fo=1, routed)           0.552     5.611    vga0/fbOutAddr0[13]
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.299     5.910 r  vga0/fbOutAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     5.910    vga0/fbOutAddr[13]_i_2_n_0
    SLICE_X6Y12          FDRE                                         r  vga0/fbOutAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.513     7.777    vga0/clk_vga
    SLICE_X6Y12          FDRE                                         r  vga0/fbOutAddr_reg[13]/C
                         clock pessimism              0.577     8.354    
                         clock uncertainty           -0.116     8.238    
    SLICE_X6Y12          FDRE (Setup_fdre_C_D)        0.077     8.315    vga0/fbOutAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          8.315    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 2.508ns (39.324%)  route 3.870ns (60.676%))
  Logic Levels:           7  (CARRY4=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  vga0/h_count_reg[0]/Q
                         net (fo=27, routed)          1.182     0.757    vga0/h_count_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     0.881 r  vga0/h_count[10]_i_3/O
                         net (fo=1, routed)           0.149     1.030    vga0/h_count[10]_i_3_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.154 r  vga0/h_count[10]_i_1/O
                         net (fo=65, routed)          0.872     2.025    vga0/h_count[10]_i_1_n_0
    SLICE_X3Y10          LUT4 (Prop_lut4_I0_O)        0.124     2.149 r  vga0/v_count[6]_i_1/O
                         net (fo=2, routed)           0.765     2.914    vga0/v_count3_out[6]
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.299 r  vga0/fbOutAddr_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.299    vga0/fbOutAddr_reg[9]_i_2_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.633 r  vga0/fbOutAddr_reg[13]_i_4/O[1]
                         net (fo=2, routed)           0.504     4.137    vga0/v_count_reg[8]_0[2]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.655     4.792 r  vga0/fbOutAddr_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.399     5.190    vga0/fbOutAddr0[12]
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.306     5.496 r  vga0/fbOutAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     5.496    vga0/fbOutAddr[12]_i_1_n_0
    SLICE_X7Y11          FDRE                                         r  vga0/fbOutAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X7Y11          FDRE                                         r  vga0/fbOutAddr_reg[12]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X7Y11          FDRE (Setup_fdre_C_D)        0.029     8.268    vga0/fbOutAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 2.756ns (43.773%)  route 3.540ns (56.227%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.405 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.405    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.627 r  vga0/fbOutAddr_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.489     5.117    vga0/fbOutAddr0[9]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.299     5.416 r  vga0/fbOutAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.416    vga0/fbOutAddr[9]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.081     8.320    vga0/fbOutAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 2.872ns (46.167%)  route 3.349ns (53.833%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     4.405 r  vga0/fbOutAddr_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.405    vga0/fbOutAddr_reg[8]_i_2_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.739 r  vga0/fbOutAddr_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.298     5.037    vga0/fbOutAddr0[10]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.303     5.340 r  vga0/fbOutAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     5.340    vga0/fbOutAddr[10]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.079     8.318    vga0/fbOutAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.747ns (44.307%)  route 3.453ns (55.693%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 7.778 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.297 r  vga0/fbOutAddr_reg[9]_i_2/O[3]
                         net (fo=2, routed)           0.565     3.862    vga0/v_count_reg[8]_0[0]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853     4.715 r  vga0/fbOutAddr_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.303     5.017    vga0/fbOutAddr0[11]
    SLICE_X6Y11          LUT4 (Prop_lut4_I2_O)        0.302     5.319 r  vga0/fbOutAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     5.319    vga0/fbOutAddr[11]_i_1_n_0
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.514     7.778    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[11]/C
                         clock pessimism              0.577     8.355    
                         clock uncertainty           -0.116     8.239    
    SLICE_X6Y11          FDRE (Setup_fdre_C_D)        0.077     8.316    vga0/fbOutAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.316    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 2.388ns (40.513%)  route 3.506ns (59.487%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.237 r  vga0/fbOutAddr_reg[9]_i_2/O[2]
                         net (fo=3, routed)           0.465     3.702    vga0/S[0]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     4.252 r  vga0/fbOutAddr_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.455     4.708    vga0/fbOutAddr0[8]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.306     5.014 r  vga0/fbOutAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     5.014    vga0/fbOutAddr[8]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[8]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.693ns (30.855%)  route 3.794ns (69.145%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419    -0.463 f  vga0/h_count_reg[2]/Q
                         net (fo=23, routed)          0.933     0.471    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.299     0.770 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.904     1.673    vga0/h_count[7]_i_2_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     1.797 r  vga0/h_count[10]_i_5/O
                         net (fo=4, routed)           1.319     3.116    vga0/h_count[10]_i_5_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.240 r  vga0/fbOutAddr[8]_i_6/O
                         net (fo=1, routed)           0.000     3.240    vga0/fbOutAddr0[5]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.664 r  vga0/fbOutAddr_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.638     4.302    vga0/fbOutAddr0[6]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.303     4.605 r  vga0/fbOutAddr[6]_i_1/O
                         net (fo=1, routed)           0.000     4.605    vga0/fbOutAddr[6]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[6]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.029     8.269    vga0/fbOutAddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 vga0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.032ns (37.149%)  route 3.438ns (62.851%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.631    -0.881    vga0/clk_vga
    SLICE_X4Y12          FDRE                                         r  vga0/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.425 f  vga0/v_count_reg[1]/Q
                         net (fo=9, routed)           0.641     0.216    vga0/v_count_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.124     0.340 r  vga0/v_count[5]_i_2/O
                         net (fo=6, routed)           0.606     0.947    vga0/v_count[5]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     1.071 r  vga0/v_count[10]_i_2/O
                         net (fo=24, routed)          0.881     1.952    vga0/v_count[10]_i_2_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  vga0/v_count[4]_i_1/O
                         net (fo=6, routed)           0.457     2.533    vga0/v_count3_out[4]
    SLICE_X4Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.657 r  vga0/fbOutAddr[9]_i_5/O
                         net (fo=1, routed)           0.000     2.657    vga0/fbOutAddr[9]_i_5_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     2.884 r  vga0/fbOutAddr_reg[9]_i_2/O[1]
                         net (fo=3, routed)           0.443     3.327    vga0/fbOutAddr1_0[7]
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.303     3.630 r  vga0/fbOutAddr[8]_i_4/O
                         net (fo=1, routed)           0.000     3.630    vga0/fbOutAddr[8]_i_4_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.878 r  vga0/fbOutAddr_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.410     4.287    vga0/fbOutAddr0[7]
    SLICE_X5Y9           LUT4 (Prop_lut4_I2_O)        0.302     4.589 r  vga0/fbOutAddr[7]_i_1/O
                         net (fo=1, routed)           0.000     4.589    vga0/fbOutAddr[7]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X5Y9           FDRE                                         r  vga0/fbOutAddr_reg[7]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031     8.271    vga0/fbOutAddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 vga0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/fbOutAddr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_vga_ClockDivider_1 rise@9.259ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.090ns (22.441%)  route 3.767ns (77.559%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 7.779 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.630    -0.882    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.419    -0.463 f  vga0/h_count_reg[2]/Q
                         net (fo=23, routed)          0.933     0.471    vga0/h_count_reg_n_0_[2]
    SLICE_X3Y13          LUT3 (Prop_lut3_I0_O)        0.299     0.770 f  vga0/h_count[7]_i_2/O
                         net (fo=6, routed)           0.904     1.673    vga0/h_count[7]_i_2_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I1_O)        0.124     1.797 r  vga0/h_count[10]_i_5/O
                         net (fo=4, routed)           0.449     2.246    vga0/h_count[10]_i_5_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124     2.370 f  vga0/char[7]_i_3/O
                         net (fo=13, routed)          0.792     3.162    vga0/char[7]_i_3_n_0
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     3.286 r  vga0/fbOutAddr[4]_i_1/O
                         net (fo=4, routed)           0.689     3.976    vga0/fbOutAddr[4]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.515     7.779    vga0/clk_vga
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
                         clock pessimism              0.577     8.356    
                         clock uncertainty           -0.116     8.240    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524     7.716    vga0/fbOutAddr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  3.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.981%)  route 0.300ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X5Y11          FDRE                                         r  vga0/fbOutAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/fbOutAddr_reg[0]/Q
                         net (fo=3, routed)           0.300    -0.149    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.009%)  route 0.146ns (43.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga0/h_count_reg[10]/Q
                         net (fo=5, routed)           0.146    -0.305    vga0/h_count_reg_n_0_[10]
    SLICE_X4Y13          LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  vga0/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    vga0/h_count[10]_i_2_n_0
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[10]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.116    -0.476    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092    -0.384    vga0/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.140%)  route 0.316ns (65.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[9]/Q
                         net (fo=3, routed)           0.316    -0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[9]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.127%)  route 0.317ns (65.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y10          FDRE                                         r  vga0/fbOutAddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[4]/Q
                         net (fo=3, routed)           0.317    -0.110    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[4]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.560    -0.621    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X9Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.182    -0.299    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.828    -0.862    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y17          FDRE                                         r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.253    -0.608    
                         clock uncertainty            0.116    -0.492    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.059    -0.433    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga0/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X5Y13          FDRE                                         r  vga0/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  vga0/h_count_reg[3]/Q
                         net (fo=14, routed)          0.169    -0.282    vga0/h_count_reg_n_0_[3]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.045    -0.237 r  vga0/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga0/h_count[7]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X4Y13          FDRE                                         r  vga0/h_count_reg[7]/C
                         clock pessimism              0.251    -0.579    
                         clock uncertainty            0.116    -0.463    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091    -0.372    vga0/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga0/char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.589    -0.592    vga0/clk_vga
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga0/char_reg[7]/Q
                         net (fo=2, routed)           0.177    -0.252    vga0/char[7]
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  vga0/char[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    vga0/char[7]_i_2_n_0
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.859    -0.831    vga0/clk_vga
    SLICE_X6Y14          FDRE                                         r  vga0/char_reg[7]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.116    -0.476    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.120    -0.356    vga0/char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga0/fbOutAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.016%)  route 0.348ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X6Y11          FDRE                                         r  vga0/fbOutAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga0/fbOutAddr_reg[10]/Q
                         net (fo=3, routed)           0.348    -0.078    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.876    -0.813    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB18_X0Y4          RAMB18E1                                     r  frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.539    
                         clock uncertainty            0.116    -0.423    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.240    frameBuffer0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga0/v_count_reg[7]/Q
                         net (fo=7, routed)           0.185    -0.264    vga0/v_count_reg_n_0_[7]
    SLICE_X4Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.219 r  vga0/v_count[7]_i_1/O
                         net (fo=2, routed)           0.000    -0.219    vga0/v_count3_out[7]
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.862    -0.828    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[7]/C
                         clock pessimism              0.237    -0.590    
                         clock uncertainty            0.116    -0.474    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.092    -0.382    vga0/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga0/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga0/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_ClockDivider_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_vga_ClockDivider_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_ClockDivider_1 rise@0.000ns - clk_vga_ClockDivider rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.734%)  route 0.230ns (55.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_ClockDivider rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.591    -0.590    vga0/clk_vga
    SLICE_X4Y11          FDRE                                         r  vga0/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga0/v_count_reg[5]/Q
                         net (fo=7, routed)           0.230    -0.220    vga0/v_count_reg_n_0_[5]
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.045    -0.175 r  vga0/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.175    vga0/vSync_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vga0/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_ClockDivider_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock0/inst/clk_ClockDivider
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock0/inst/clk_vga_ClockDivider
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.826    vga0/clk_vga
    SLICE_X3Y11          FDRE                                         r  vga0/vSync_reg/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.116    -0.435    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.091    -0.344    vga0/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.170    





