# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/fpga_top.xdc

# Block Designs: bd/xdma_bram/xdma_bram.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==xdma_bram || ORIG_REF_NAME==xdma_bram} -quiet] -quiet

# IP: bd/xdma_bram/ip/xdma_bram_xdma_0_0/xdma_bram_xdma_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==xdma_bram_xdma_0_0 || ORIG_REF_NAME==xdma_bram_xdma_0_0} -quiet] -quiet

# IP: bd/xdma_bram/ip/xdma_bram_axi_bram_ctrl_0_2/xdma_bram_axi_bram_ctrl_0_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==xdma_bram_axi_bram_ctrl_0_2 || ORIG_REF_NAME==xdma_bram_axi_bram_ctrl_0_2} -quiet] -quiet

# IP: bd/xdma_bram/ip/xdma_bram_xlconstant_0_0/xdma_bram_xlconstant_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==xdma_bram_xlconstant_0_0 || ORIG_REF_NAME==xdma_bram_xlconstant_0_0} -quiet] -quiet

# IP: bd/xdma_bram/ip/xdma_bram_axi_bram_ctrl_0_bram_0/xdma_bram_axi_bram_ctrl_0_bram_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==xdma_bram_axi_bram_ctrl_0_bram_0 || ORIG_REF_NAME==xdma_bram_axi_bram_ctrl_0_bram_0} -quiet] -quiet

# XDC: c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/xdma_bram_ooc.xdc
