|Parallel_Clocks_Generator
P1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Clock_Enable => inst65.IN0
Reset_n => inst65.IN1
Reset_n => lpm_dff4:inst22.aclr
Reset_n => inst30.ACLR
Reset_n => inst142.ACLR
Reset_n => inst145.ACLR
Reset_n => inst37.ACLR
Reset_n => inst35.ACLR
Reset_n => inst27.ACLR
Reset_n => lpm_dff4:inst7.aclr
Reset_n => inst116.ACLR
Reset_n => inst161.ACLR
Reset_n => inst164.ACLR
Reset_n => inst112.ACLR
Reset_n => inst115.ACLR
Reset_n => inst46.ACLR
Reset_n => inst48.ACLR
Reset_n => inst59.ACLR
Reset_n => inst70.ACLR
Reset_n => inst74.ACLR
Reset_n => inst31.ACLR
Reset_n => inst32.ACLR
Reset_n => inst50.ACLR
Reset_n => inst167.ACLR
Reset_n => inst170.ACLR
Reset_n => inst146.ACLR
Reset_n => inst152.ACLR
Reset_n => inst157.ACLR
Reset_n => inst153.ACLR
Reset_n => inst87.PRESET
Reset_n => inst76.ACLR
Reset_n => inst99.ACLR
Reset_n => inst102.ACLR
Reset_n => inst51.ACLR
Reset_n => inst39.ACLR
Reset_n => inst40.ACLR
Reset_n => inst124.ACLR
Reset_n => inst129.ACLR
Reset_n => inst128.ACLR
Reset_n => inst138.ACLR
Reset_n => lpm_counter34:inst121.aset
Reset_n => lpm_dff4:inst119.aclr
Reset_n => inst127.ACLR
Reset_n => inst78.ACLR
Reset_n => inst77.ACLR
Reset_n => inst38.ACLR
Reset_n => inst52.ACLR
Reset_n => inst93.ACLR
Reset_n => inst159.ACLR
Reset_n => inst151.ACLR
Reset_n => lpm_counter4:inst1.aclr
Reset_n => lpm_dff4:inst19.aclr
Reset_n => lpm_dff4:inst11.aclr
Reset_n => lpm_dff4:inst9.aclr
Reset_n => lpm_dff4:inst44.aclr
Reset_n => lpm_dff4:inst24.aclr
Reset_n => lpm_dff4:inst17.aclr
Reset_n => lpm_dff4:inst13.aclr
Reset_n => inst49.ACLR
Reset_n => lpm_dff4:inst67.aclr
Reset_n => lpm_dff4:inst64.aclr
Reset_n => inst89.ACLR
Reset_n => inst92.ACLR
Reset_n => inst149.ACLR
Reset_n => inst148.ACLR
Clk_10 => lpm_compare3:inst8.clock
Clk_10 => inst142.CLK
Clk_10 => inst145.CLK
Clk_10 => inst37.CLK
Clk_10 => inst35.CLK
Clk_10 => inst27.CLK
Clk_10 => inst5.CLK
Clk_10 => lpm_compare3:inst6.clock
Clk_10 => inst161.CLK
Clk_10 => inst164.CLK
Clk_10 => inst112.CLK
Clk_10 => inst115.CLK
Clk_10 => inst116.CLK
Clk_10 => inst70.CLK
Clk_10 => inst31.CLK
Clk_10 => inst32.CLK
Clk_10 => inst152.CLK
Clk_10 => inst157.CLK
Clk_10 => inst146.CLK
Clk_10 => inst76.CLK
Clk_10 => inst99.CLK
Clk_10 => inst102.CLK
Clk_10 => inst87.CLK
Clk_10 => inst39.CLK
Clk_10 => inst40.CLK
Clk_10 => inst124.CLK
Clk_10 => inst128.CLK
Clk_10 => inst138.CLK
Clk_10 => inst129.CLK
Clk_10 => inst127.CLK
Clk_10 => inst78.CLK
Clk_10 => inst77.CLK
Clk_10 => inst38.CLK
Clk_10 => inst52.CLK
Clk_10 => inst93.CLK
Clk_10 => inst159.CLK
Clk_10 => inst151.CLK
Clk_10 => inst30.CLK
Clk_10 => lpm_counter4:inst1.clock
Clk_10 => inst61.CLK
Clk_10 => lpm_compare3:inst4.clock
Clk_10 => inst2.CLK
Clk_10 => lpm_compare3:inst12.clock
Clk_10 => lpm_compare3:inst10.clock
Clk_10 => inst14.CLK
Clk_10 => lpm_compare3:inst18.clock
Clk_10 => lpm_compare3:inst15.clock
Clk_10 => inst20.CLK
Clk_10 => lpm_compare3:inst23.clock
Clk_10 => lpm_compare3:inst21.clock
Clk_10 => inst25.CLK
Clk_10 => inst49.CLK
Clk_10 => lpm_compare3:inst45.clock
Clk_10 => lpm_compare3:inst43.clock
Clk_10 => inst71.CLK
Clk_10 => inst89.CLK
Clk_10 => inst92.CLK
Wr_n => lpm_dff4:inst22.clock
Wr_n => lpm_dff4:inst7.clock
Wr_n => inst60.IN0
Wr_n => lpm_dff4:inst119.clock
Wr_n => lpm_dff4:inst19.clock
Wr_n => lpm_dff4:inst11.clock
Wr_n => lpm_dff4:inst9.clock
Wr_n => lpm_dff4:inst44.clock
Wr_n => lpm_dff4:inst24.clock
Wr_n => lpm_dff4:inst17.clock
Wr_n => lpm_dff4:inst13.clock
Wr_n => lpm_dff4:inst67.clock
Wr_n => lpm_dff4:inst64.clock
Par_Gen_Cs_n => lpm_decode0:inst16.enable
Addr[0] => lpm_decode0:inst16.data[0]
Addr[1] => lpm_decode0:inst16.data[1]
Addr[2] => lpm_decode0:inst16.data[2]
Addr[3] => lpm_decode0:inst16.data[3]
Dat[0] => lpm_dff4:inst22.data[0]
Dat[0] => lpm_dff4:inst7.data[0]
Dat[0] => lpm_ram_dq1:inst56.data[0]
Dat[0] => lpm_dff4:inst119.data[0]
Dat[0] => lpm_dff4:inst19.data[0]
Dat[0] => lpm_dff4:inst11.data[0]
Dat[0] => lpm_dff4:inst9.data[0]
Dat[0] => lpm_dff4:inst44.data[0]
Dat[0] => lpm_dff4:inst24.data[0]
Dat[0] => lpm_dff4:inst17.data[0]
Dat[0] => lpm_dff4:inst13.data[0]
Dat[0] => lpm_dff4:inst67.data[0]
Dat[0] => lpm_dff4:inst64.data[0]
Dat[1] => lpm_dff4:inst22.data[1]
Dat[1] => lpm_dff4:inst7.data[1]
Dat[1] => lpm_ram_dq1:inst56.data[1]
Dat[1] => lpm_dff4:inst119.data[1]
Dat[1] => lpm_dff4:inst19.data[1]
Dat[1] => lpm_dff4:inst11.data[1]
Dat[1] => lpm_dff4:inst9.data[1]
Dat[1] => lpm_dff4:inst44.data[1]
Dat[1] => lpm_dff4:inst24.data[1]
Dat[1] => lpm_dff4:inst17.data[1]
Dat[1] => lpm_dff4:inst13.data[1]
Dat[1] => lpm_dff4:inst67.data[1]
Dat[1] => lpm_dff4:inst64.data[1]
Dat[2] => lpm_dff4:inst22.data[2]
Dat[2] => lpm_dff4:inst7.data[2]
Dat[2] => lpm_ram_dq1:inst56.data[2]
Dat[2] => lpm_dff4:inst119.data[2]
Dat[2] => lpm_dff4:inst19.data[2]
Dat[2] => lpm_dff4:inst11.data[2]
Dat[2] => lpm_dff4:inst9.data[2]
Dat[2] => lpm_dff4:inst44.data[2]
Dat[2] => lpm_dff4:inst24.data[2]
Dat[2] => lpm_dff4:inst17.data[2]
Dat[2] => lpm_dff4:inst13.data[2]
Dat[2] => lpm_dff4:inst67.data[2]
Dat[2] => lpm_dff4:inst64.data[2]
Dat[3] => lpm_dff4:inst22.data[3]
Dat[3] => lpm_dff4:inst7.data[3]
Dat[3] => lpm_ram_dq1:inst56.data[3]
Dat[3] => lpm_dff4:inst119.data[3]
Dat[3] => lpm_dff4:inst19.data[3]
Dat[3] => lpm_dff4:inst11.data[3]
Dat[3] => lpm_dff4:inst9.data[3]
Dat[3] => lpm_dff4:inst44.data[3]
Dat[3] => lpm_dff4:inst24.data[3]
Dat[3] => lpm_dff4:inst17.data[3]
Dat[3] => lpm_dff4:inst13.data[3]
Dat[3] => lpm_dff4:inst67.data[3]
Dat[3] => lpm_dff4:inst64.data[3]
Dat[4] => lpm_dff4:inst22.data[4]
Dat[4] => lpm_dff4:inst7.data[4]
Dat[4] => lpm_dff4:inst119.data[4]
Dat[4] => lpm_dff4:inst19.data[4]
Dat[4] => lpm_dff4:inst11.data[4]
Dat[4] => lpm_dff4:inst9.data[4]
Dat[4] => lpm_dff4:inst44.data[4]
Dat[4] => lpm_dff4:inst24.data[4]
Dat[4] => lpm_dff4:inst17.data[4]
Dat[4] => lpm_dff4:inst13.data[4]
Dat[4] => lpm_dff4:inst67.data[4]
Dat[4] => lpm_dff4:inst64.data[4]
Dat[5] => lpm_dff4:inst22.data[5]
Dat[5] => lpm_dff4:inst7.data[5]
Dat[5] => lpm_dff4:inst119.data[5]
Dat[5] => lpm_dff4:inst19.data[5]
Dat[5] => lpm_dff4:inst11.data[5]
Dat[5] => lpm_dff4:inst9.data[5]
Dat[5] => lpm_dff4:inst44.data[5]
Dat[5] => lpm_dff4:inst24.data[5]
Dat[5] => lpm_dff4:inst17.data[5]
Dat[5] => lpm_dff4:inst13.data[5]
Dat[5] => lpm_dff4:inst67.data[5]
Dat[5] => lpm_dff4:inst64.data[5]
Dat[6] => lpm_dff4:inst22.data[6]
Dat[6] => lpm_dff4:inst7.data[6]
Dat[6] => lpm_dff4:inst119.data[6]
Dat[6] => lpm_dff4:inst19.data[6]
Dat[6] => lpm_dff4:inst11.data[6]
Dat[6] => lpm_dff4:inst9.data[6]
Dat[6] => lpm_dff4:inst44.data[6]
Dat[6] => lpm_dff4:inst24.data[6]
Dat[6] => lpm_dff4:inst17.data[6]
Dat[6] => lpm_dff4:inst13.data[6]
Dat[6] => lpm_dff4:inst67.data[6]
Dat[6] => lpm_dff4:inst64.data[6]
Dat[7] => lpm_dff4:inst22.data[7]
Dat[7] => lpm_dff4:inst7.data[7]
Dat[7] => lpm_dff4:inst119.data[7]
Dat[7] => lpm_dff4:inst19.data[7]
Dat[7] => lpm_dff4:inst11.data[7]
Dat[7] => lpm_dff4:inst9.data[7]
Dat[7] => lpm_dff4:inst44.data[7]
Dat[7] => lpm_dff4:inst24.data[7]
Dat[7] => lpm_dff4:inst17.data[7]
Dat[7] => lpm_dff4:inst13.data[7]
Dat[7] => lpm_dff4:inst67.data[7]
Dat[7] => lpm_dff4:inst64.data[7]
Dat[8] => lpm_dff4:inst22.data[8]
Dat[8] => lpm_dff4:inst7.data[8]
Dat[8] => lpm_dff4:inst119.data[8]
Dat[8] => lpm_dff4:inst19.data[8]
Dat[8] => lpm_dff4:inst11.data[8]
Dat[8] => lpm_dff4:inst9.data[8]
Dat[8] => lpm_dff4:inst44.data[8]
Dat[8] => lpm_dff4:inst24.data[8]
Dat[8] => lpm_dff4:inst17.data[8]
Dat[8] => lpm_dff4:inst13.data[8]
Dat[8] => lpm_dff4:inst67.data[8]
Dat[8] => lpm_dff4:inst64.data[8]
Dat[9] => lpm_dff4:inst22.data[9]
Dat[9] => lpm_dff4:inst7.data[9]
Dat[9] => lpm_dff4:inst119.data[9]
Dat[9] => lpm_dff4:inst19.data[9]
Dat[9] => lpm_dff4:inst11.data[9]
Dat[9] => lpm_dff4:inst9.data[9]
Dat[9] => lpm_dff4:inst44.data[9]
Dat[9] => lpm_dff4:inst24.data[9]
Dat[9] => lpm_dff4:inst17.data[9]
Dat[9] => lpm_dff4:inst13.data[9]
Dat[9] => lpm_dff4:inst67.data[9]
Dat[9] => lpm_dff4:inst64.data[9]
Dat[10] => lpm_dff4:inst22.data[10]
Dat[10] => lpm_dff4:inst7.data[10]
Dat[10] => lpm_dff4:inst119.data[10]
Dat[10] => lpm_dff4:inst19.data[10]
Dat[10] => lpm_dff4:inst11.data[10]
Dat[10] => lpm_dff4:inst9.data[10]
Dat[10] => lpm_dff4:inst44.data[10]
Dat[10] => lpm_dff4:inst24.data[10]
Dat[10] => lpm_dff4:inst17.data[10]
Dat[10] => lpm_dff4:inst13.data[10]
Dat[10] => lpm_dff4:inst67.data[10]
Dat[10] => lpm_dff4:inst64.data[10]
Dat[11] => lpm_dff4:inst22.data[11]
Dat[11] => lpm_dff4:inst7.data[11]
Dat[11] => lpm_dff4:inst119.data[11]
Dat[11] => lpm_dff4:inst19.data[11]
Dat[11] => lpm_dff4:inst11.data[11]
Dat[11] => lpm_dff4:inst9.data[11]
Dat[11] => lpm_dff4:inst44.data[11]
Dat[11] => lpm_dff4:inst24.data[11]
Dat[11] => lpm_dff4:inst17.data[11]
Dat[11] => lpm_dff4:inst13.data[11]
Dat[11] => lpm_dff4:inst67.data[11]
Dat[11] => lpm_dff4:inst64.data[11]
Dat[12] => lpm_dff4:inst22.data[12]
Dat[12] => lpm_dff4:inst7.data[12]
Dat[12] => lpm_dff4:inst119.data[12]
Dat[12] => lpm_dff4:inst19.data[12]
Dat[12] => lpm_dff4:inst11.data[12]
Dat[12] => lpm_dff4:inst9.data[12]
Dat[12] => lpm_dff4:inst44.data[12]
Dat[12] => lpm_dff4:inst24.data[12]
Dat[12] => lpm_dff4:inst17.data[12]
Dat[12] => lpm_dff4:inst13.data[12]
Dat[12] => lpm_dff4:inst67.data[12]
Dat[12] => lpm_dff4:inst64.data[12]
Dat[13] => ~NO_FANOUT~
Dat[14] => ~NO_FANOUT~
Dat[15] => ~NO_FANOUT~
P_Cnt_Reset <= inst139.DB_MAX_OUTPUT_PORT_TYPE
Read_Continue => inst142.DATAIN
L_Shift_End <= inst37.DB_MAX_OUTPUT_PORT_TYPE
Skip <= inst81.DB_MAX_OUTPUT_PORT_TYPE
CCD_Fllashing <= inst116.DB_MAX_OUTPUT_PORT_TYPE
CCD_Fllash => inst166.IN0
CCD_Fllash => inst112.DATAIN
CCD_Fllash => inst165.IN0
P_RAM_Out[0] <= lpm_ram_dq1:inst56.q[0]
P_RAM_Out[1] <= lpm_ram_dq1:inst56.q[1]
P_RAM_Out[2] <= lpm_ram_dq1:inst56.q[2]
P_RAM_Out[3] <= lpm_ram_dq1:inst56.q[3]
P_RAM_Wr <= inst55.DB_MAX_OUTPUT_PORT_TYPE
Clk_100 => inst46.CLK
Clk_100 => inst48.CLK
Clk_100 => lpm_ram_dq1:inst56.clock
Clk_100 => inst59.CLK
Clk_100 => inst74.CLK
Clk_100 => lpm_counter5:inst36.clock
Clk_100 => inst153.CLK
Clk_100 => inst51.CLK
P_RAM_Cs_n => inst60.IN1
P_RAM_Rd <= inst73.DB_MAX_OUTPUT_PORT_TYPE
Next_Line <= inst70.DB_MAX_OUTPUT_PORT_TYPE
P_RAM_Addr[0] <= lpm_counter5:inst36.q[0]
P_RAM_Addr[1] <= lpm_counter5:inst36.q[1]
P_RAM_Addr[2] <= lpm_counter5:inst36.q[2]
P_RAM_Addr[3] <= lpm_counter5:inst36.q[3]
P_RAM_Addr[4] <= lpm_counter5:inst36.q[4]
P_RAM_Addr[5] <= lpm_counter5:inst36.q[5]
P_RAM_Addr[6] <= lpm_counter5:inst36.q[6]
P_RAM_Addr[7] <= lpm_counter5:inst36.q[7]
P_RAM_Addr[8] <= lpm_counter5:inst36.q[8]
P_RAM_Addr[9] <= lpm_counter5:inst36.q[9]
P_RAM_Addr[10] <= lpm_counter5:inst36.q[10]
P_RAM_Addr[11] <= lpm_counter5:inst36.q[11]
P_RAM_Addr[12] <= lpm_counter5:inst36.q[12]
CCD_Read_Start => inst31.DATAIN
Clk_10K => inst167.CLK
Clk_10K => inst170.CLK
Clk_10K => inst50.CLK
Clk_10K => inst123.CLK
Clk_10K => lpm_counter34:inst121.clock
TDI_Mode_In => inst171.IN0
TDI_Mode_In => inst173.IN1
DC_Hold => inst173.IN0
End_Of_Frame <= inst131.DB_MAX_OUTPUT_PORT_TYPE
Exposure_Start => inst106.IN0
Exposure_Start => inst58.IN2
Exposure_Start => inst58.IN3
P_Addr_Cnt_Enbl <= inst153.DB_MAX_OUTPUT_PORT_TYPE
Next_L_Disable_n <= inst87.DB_MAX_OUTPUT_PORT_TYPE
Fl_Cycle_End => inst99.DATAIN
SRg_Flashing => inst141.IN0
Addr_Cnt_Reset => lpm_counter5:inst36.aclr
Active <= inst68.DB_MAX_OUTPUT_PORT_TYPE
EOF_Act_L <= inst42.DB_MAX_OUTPUT_PORT_TYPE
EOF_Act_Line => inst39.DATAIN
Bin <= inst66.DB_MAX_OUTPUT_PORT_TYPE
tTDI_End <= inst123.DB_MAX_OUTPUT_PORT_TYPE
P_Cycle_Start <= inst150.DB_MAX_OUTPUT_PORT_TYPE
Next_L_Start <= inst98.DB_MAX_OUTPUT_PORT_TYPE
P_Count[0] <= lpm_counter4:inst1.q[0]
P2 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
P3 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
TG <= lpm_mux9:inst69.result
Fast_Flush_Bin => lpm_mux9:inst69.sel
Start_Act_Line <= inst49.DB_MAX_OUTPUT_PORT_TYPE
MPP <= inst71.DB_MAX_OUTPUT_PORT_TYPE
SRG_Flash_Auto_Start <= inst91.DB_MAX_OUTPUT_PORT_TYPE
Enbl_Extra_FIFO_Wr <= inst149.DB_MAX_OUTPUT_PORT_TYPE
Clk_50K => inst149.CLK
Clk_50K => inst148.CLK
Rd_n => ~NO_FANOUT~


|Parallel_Clocks_Generator|lpm_compare3:inst8
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst22
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst22|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_decode0:inst16
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
enable => enable.IN1
eq0 <= lpm_decode:lpm_decode_component.eq
eq1 <= lpm_decode:lpm_decode_component.eq
eq10 <= lpm_decode:lpm_decode_component.eq
eq11 <= lpm_decode:lpm_decode_component.eq
eq12 <= lpm_decode:lpm_decode_component.eq
eq13 <= lpm_decode:lpm_decode_component.eq
eq14 <= lpm_decode:lpm_decode_component.eq
eq15 <= lpm_decode:lpm_decode_component.eq
eq2 <= lpm_decode:lpm_decode_component.eq
eq3 <= lpm_decode:lpm_decode_component.eq
eq4 <= lpm_decode:lpm_decode_component.eq
eq5 <= lpm_decode:lpm_decode_component.eq
eq6 <= lpm_decode:lpm_decode_component.eq
eq7 <= lpm_decode:lpm_decode_component.eq
eq8 <= lpm_decode:lpm_decode_component.eq
eq9 <= lpm_decode:lpm_decode_component.eq


|Parallel_Clocks_Generator|lpm_decode0:inst16|lpm_decode:lpm_decode_component
data[0] => decode_svf:auto_generated.data[0]
data[1] => decode_svf:auto_generated.data[1]
data[2] => decode_svf:auto_generated.data[2]
data[3] => decode_svf:auto_generated.data[3]
enable => decode_svf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_svf:auto_generated.eq[0]
eq[1] <= decode_svf:auto_generated.eq[1]
eq[2] <= decode_svf:auto_generated.eq[2]
eq[3] <= decode_svf:auto_generated.eq[3]
eq[4] <= decode_svf:auto_generated.eq[4]
eq[5] <= decode_svf:auto_generated.eq[5]
eq[6] <= decode_svf:auto_generated.eq[6]
eq[7] <= decode_svf:auto_generated.eq[7]
eq[8] <= decode_svf:auto_generated.eq[8]
eq[9] <= decode_svf:auto_generated.eq[9]
eq[10] <= decode_svf:auto_generated.eq[10]
eq[11] <= decode_svf:auto_generated.eq[11]
eq[12] <= decode_svf:auto_generated.eq[12]
eq[13] <= decode_svf:auto_generated.eq[13]
eq[14] <= decode_svf:auto_generated.eq[14]
eq[15] <= decode_svf:auto_generated.eq[15]


|Parallel_Clocks_Generator|lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated
data[0] => w_anode108w[1].IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1].IN0
data[0] => w_anode12w[1].IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1].IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1].IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1].IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2].IN0
data[1] => w_anode119w[2].IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2].IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2].IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2].IN0
data[1] => w_anode69w[2].IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3].IN0
data[2] => w_anode119w[3].IN0
data[2] => w_anode129w[3].IN0
data[2] => w_anode12w[3].IN0
data[2] => w_anode139w[3].IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3].IN0
data[2] => w_anode39w[3].IN0
data[2] => w_anode49w[3].IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1].IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_counter4:inst1
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sset => sset.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q


|Parallel_Clocks_Generator|lpm_counter4:inst1|lpm_counter:lpm_counter_component
clock => cntr_9bj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_9bj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_9bj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_9bj:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_9bj:auto_generated.q[0]
q[1] <= cntr_9bj:auto_generated.q[1]
q[2] <= cntr_9bj:auto_generated.q[2]
q[3] <= cntr_9bj:auto_generated.q[3]
q[4] <= cntr_9bj:auto_generated.q[4]
q[5] <= cntr_9bj:auto_generated.q[5]
q[6] <= cntr_9bj:auto_generated.q[6]
q[7] <= cntr_9bj:auto_generated.q[7]
q[8] <= cntr_9bj:auto_generated.q[8]
q[9] <= cntr_9bj:auto_generated.q[9]
q[10] <= cntr_9bj:auto_generated.q[10]
q[11] <= cntr_9bj:auto_generated.q[11]
q[12] <= cntr_9bj:auto_generated.q[12]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Parallel_Clocks_Generator|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|Parallel_Clocks_Generator|lpm_compare3:inst6
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst7
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|21mux:inst107
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Parallel_Clocks_Generator|lpm_ram_dq1:inst56
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a


|Parallel_Clocks_Generator|lpm_ram_dq1:inst56|altsyncram:altsyncram_component
wren_a => altsyncram_ggi1:auto_generated.wren_a
rden_a => altsyncram_ggi1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ggi1:auto_generated.data_a[0]
data_a[1] => altsyncram_ggi1:auto_generated.data_a[1]
data_a[2] => altsyncram_ggi1:auto_generated.data_a[2]
data_a[3] => altsyncram_ggi1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ggi1:auto_generated.address_a[0]
address_a[1] => altsyncram_ggi1:auto_generated.address_a[1]
address_a[2] => altsyncram_ggi1:auto_generated.address_a[2]
address_a[3] => altsyncram_ggi1:auto_generated.address_a[3]
address_a[4] => altsyncram_ggi1:auto_generated.address_a[4]
address_a[5] => altsyncram_ggi1:auto_generated.address_a[5]
address_a[6] => altsyncram_ggi1:auto_generated.address_a[6]
address_a[7] => altsyncram_ggi1:auto_generated.address_a[7]
address_a[8] => altsyncram_ggi1:auto_generated.address_a[8]
address_a[9] => altsyncram_ggi1:auto_generated.address_a[9]
address_a[10] => altsyncram_ggi1:auto_generated.address_a[10]
address_a[11] => altsyncram_ggi1:auto_generated.address_a[11]
address_a[12] => altsyncram_ggi1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ggi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ggi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ggi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ggi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ggi1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Parallel_Clocks_Generator|lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|Parallel_Clocks_Generator|lpm_counter5:inst36
aclr => aclr.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q


|Parallel_Clocks_Generator|lpm_counter5:inst36|lpm_counter:lpm_counter_component
clock => cntr_uaj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_uaj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_uaj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_uaj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_uaj:auto_generated.q[0]
q[1] <= cntr_uaj:auto_generated.q[1]
q[2] <= cntr_uaj:auto_generated.q[2]
q[3] <= cntr_uaj:auto_generated.q[3]
q[4] <= cntr_uaj:auto_generated.q[4]
q[5] <= cntr_uaj:auto_generated.q[5]
q[6] <= cntr_uaj:auto_generated.q[6]
q[7] <= cntr_uaj:auto_generated.q[7]
q[8] <= cntr_uaj:auto_generated.q[8]
q[9] <= cntr_uaj:auto_generated.q[9]
q[10] <= cntr_uaj:auto_generated.q[10]
q[11] <= cntr_uaj:auto_generated.q[11]
q[12] <= cntr_uaj:auto_generated.q[12]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Parallel_Clocks_Generator|lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated
aclr => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Parallel_Clocks_Generator|lpm_or7:inst53
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
result <= lpm_or:lpm_or_component.result[0]


|Parallel_Clocks_Generator|lpm_or7:inst53|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|21mux:inst
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Parallel_Clocks_Generator|21mux:inst108
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Parallel_Clocks_Generator|21mux:inst47
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|Parallel_Clocks_Generator|lpm_counter34:inst121
aset => aset.IN1
clock => clock.IN1
cnt_en => cnt_en.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
sload => sload.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q


|Parallel_Clocks_Generator|lpm_counter34:inst121|lpm_counter:lpm_counter_component
clock => cntr_3nl:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_3nl:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_3nl:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_3nl:auto_generated.sload
data[0] => cntr_3nl:auto_generated.data[0]
data[1] => cntr_3nl:auto_generated.data[1]
data[2] => cntr_3nl:auto_generated.data[2]
data[3] => cntr_3nl:auto_generated.data[3]
data[4] => cntr_3nl:auto_generated.data[4]
data[5] => cntr_3nl:auto_generated.data[5]
data[6] => cntr_3nl:auto_generated.data[6]
data[7] => cntr_3nl:auto_generated.data[7]
data[8] => cntr_3nl:auto_generated.data[8]
data[9] => cntr_3nl:auto_generated.data[9]
data[10] => cntr_3nl:auto_generated.data[10]
data[11] => cntr_3nl:auto_generated.data[11]
data[12] => cntr_3nl:auto_generated.data[12]
cin => ~NO_FANOUT~
q[0] <= cntr_3nl:auto_generated.q[0]
q[1] <= cntr_3nl:auto_generated.q[1]
q[2] <= cntr_3nl:auto_generated.q[2]
q[3] <= cntr_3nl:auto_generated.q[3]
q[4] <= cntr_3nl:auto_generated.q[4]
q[5] <= cntr_3nl:auto_generated.q[5]
q[6] <= cntr_3nl:auto_generated.q[6]
q[7] <= cntr_3nl:auto_generated.q[7]
q[8] <= cntr_3nl:auto_generated.q[8]
q[9] <= cntr_3nl:auto_generated.q[9]
q[10] <= cntr_3nl:auto_generated.q[10]
q[11] <= cntr_3nl:auto_generated.q[11]
q[12] <= cntr_3nl:auto_generated.q[12]
cout <= cntr_3nl:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Parallel_Clocks_Generator|lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated
aset => counter_reg_bit[12].IN0
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= safe_q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= safe_q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= safe_q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= safe_q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= safe_q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= safe_q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= safe_q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= safe_q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= safe_q[12].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[12].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst119
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst119|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_compare3:inst4
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst19
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_compare3:inst12
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst12|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst11
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_compare3:inst10
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst10|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst9
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_compare3:inst18
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst18|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst44
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst44|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_compare3:inst15
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst15|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst24
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_mux9:inst69
data0 => lpm_mux:lpm_mux_component.data[0][0]
data1 => lpm_mux:lpm_mux_component.data[1][0]
sel => lpm_mux:lpm_mux_component.sel[0]
result <= lpm_mux:lpm_mux_component.result[0]


|Parallel_Clocks_Generator|lpm_mux9:inst69|lpm_mux:lpm_mux_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|Parallel_Clocks_Generator|lpm_mux9:inst69|lpm_mux:lpm_mux_component|mux_upc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Parallel_Clocks_Generator|lpm_compare3:inst23
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst23|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst17
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_compare3:inst21
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst21|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst13
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_compare3:inst45
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst45|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst67
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst67|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Parallel_Clocks_Generator|lpm_compare3:inst43
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
aeb <= lpm_compare:lpm_compare_component.aeb


|Parallel_Clocks_Generator|lpm_compare3:inst43|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qji:auto_generated.dataa[0]
dataa[1] => cmpr_qji:auto_generated.dataa[1]
dataa[2] => cmpr_qji:auto_generated.dataa[2]
dataa[3] => cmpr_qji:auto_generated.dataa[3]
dataa[4] => cmpr_qji:auto_generated.dataa[4]
dataa[5] => cmpr_qji:auto_generated.dataa[5]
dataa[6] => cmpr_qji:auto_generated.dataa[6]
dataa[7] => cmpr_qji:auto_generated.dataa[7]
dataa[8] => cmpr_qji:auto_generated.dataa[8]
dataa[9] => cmpr_qji:auto_generated.dataa[9]
dataa[10] => cmpr_qji:auto_generated.dataa[10]
dataa[11] => cmpr_qji:auto_generated.dataa[11]
dataa[12] => cmpr_qji:auto_generated.dataa[12]
datab[0] => cmpr_qji:auto_generated.datab[0]
datab[1] => cmpr_qji:auto_generated.datab[1]
datab[2] => cmpr_qji:auto_generated.datab[2]
datab[3] => cmpr_qji:auto_generated.datab[3]
datab[4] => cmpr_qji:auto_generated.datab[4]
datab[5] => cmpr_qji:auto_generated.datab[5]
datab[6] => cmpr_qji:auto_generated.datab[6]
datab[7] => cmpr_qji:auto_generated.datab[7]
datab[8] => cmpr_qji:auto_generated.datab[8]
datab[9] => cmpr_qji:auto_generated.datab[9]
datab[10] => cmpr_qji:auto_generated.datab[10]
datab[11] => cmpr_qji:auto_generated.datab[11]
datab[12] => cmpr_qji:auto_generated.datab[12]
clock => cmpr_qji:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qji:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Parallel_Clocks_Generator|lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated
aeb <= aeb_output_dffe0a[0].DB_MAX_OUTPUT_PORT_TYPE
clock => aeb_output_dffe0a[0].CLK
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|Parallel_Clocks_Generator|lpm_dff4:inst64
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
enable => enable.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q


|Parallel_Clocks_Generator|lpm_dff4:inst64|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[12].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


