#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 26 15:23:59 2020
# Process ID: 10752
# Current directory: D:/verilog_docs/HDMI_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15316 D:\verilog_docs\HDMI_Demo\HDMI_Demo.xpr
# Log file: D:/verilog_docs/HDMI_Demo/vivado.log
# Journal file: D:/verilog_docs/HDMI_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog_docs/HDMI_Demo/HDMI_Demo.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/100.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/100.coe
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/200.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/200.coe
reset_run Picture_R_Rom_synth_1
reset_run Picture_G_Rom_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
synth_design -rtl -name rtl_1
export_ip_user_files -of_objects  [get_files D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -no_script -reset -force -quiet
remove_files  -fileset Picture_R_Rom D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_R_Rom -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_R_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/Xilinx.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_R_Rom]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci]
catch { config_ip_cache -export [get_ips -all Picture_R_Rom] }
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci]
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom_1/Picture_R_Rom.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
