Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 5f04df16d6594e898af5f3af45285e6e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_sub_TB_behav xil_defaultlib.top_module_sub_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'iCarry' [/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/new/carry_select_adder_block.v:18]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'iCarry' [/home/wiktoria/Documents/slajdy/complex digital design/labs/lab4/lab4.srcs/sources_1/new/carry_select_adder_block.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_Nb(ADDER_WIDT...
Compiling module xil_defaultlib.carry_select_adder_block
Compiling module xil_defaultlib.carry_select_adder_module_defaul...
Compiling module xil_defaultlib.mp_adder(OPERAND_WIDTH=64,ADDER_...
Compiling module xil_defaultlib.uart_tx(CLK_FREQ=100,BAUD_RATE=1...
Compiling module xil_defaultlib.uart_top(OPERAND_WIDTH=64,CLK_FR...
Compiling module xil_defaultlib.top_module_sub_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_sub_TB_behav
