{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672784006249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672784006250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 17:13:26 2023 " "Processing started: Tue Jan 03 17:13:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672784006250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784006250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off componentes -c componentes " "Command: quartus_map --read_settings_files=on --write_settings_files=off componentes -c componentes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784006251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672784007033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672784007033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_or-func_comp_or " "Found design unit 1: comp_or-func_comp_or" {  } { { "comp_or.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/comp_or.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784017313 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_or " "Found entity 1: comp_or" {  } { { "comp_or.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/comp_or.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784017313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784017313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_sum-func_half_sum " "Found design unit 1: half_sum-func_half_sum" {  } { { "half_sum.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/half_sum.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784017318 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_sum " "Found entity 1: half_sum" {  } { { "half_sum.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/half_sum.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784017318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784017318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes-func_componentes " "Found design unit 1: componentes-func_componentes" {  } { { "componentes.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/componentes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784017321 ""} { "Info" "ISGN_ENTITY_NAME" "1 componentes " "Found entity 1: componentes" {  } { { "componentes.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/componentes.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672784017321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784017321 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "out_or comp_or.vhd(24) " "VHDL error at comp_or.vhd(24): can't write to interface object \"out_or\" of mode IN" {  } { { "comp_or.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/USO_COMPONENTES/comp_or.vhd" 24 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1672784017322 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672784017478 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 03 17:13:37 2023 " "Processing ended: Tue Jan 03 17:13:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672784017478 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672784017478 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672784017478 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672784017478 ""}
