{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683092846951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683092846951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 11:17:26 2023 " "Processing started: Wed May 03 11:17:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683092846951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092846951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092846951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683092847311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683092847311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Read-RR " "Found design unit 1: Register_Read-RR" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Read " "Found entity 1: Register_Read" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-working " "Found design unit 1: mux2to1-working" {  } { { "mux2to1.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855271 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-working1 " "Found design unit 1: mux4to1-working1" {  } { { "mux4to1.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855271 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RefAdd-king " "Found design unit 1: RefAdd-king" {  } { { "RefAdd.vhd" "" { Text "D:/EE309_Project/EE_309_Project/RefAdd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855279 ""} { "Info" "ISGN_ENTITY_NAME" "1 RefAdd " "Found entity 1: RefAdd" {  } { { "RefAdd.vhd" "" { Text "D:/EE309_Project/EE_309_Project/RefAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_3bit-working " "Found design unit 1: mux2to1_3bit-working" {  } { { "mux2to1_3bit.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux2to1_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855280 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "mux2to1_3bit.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux2to1_3bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementor-doit " "Found design unit 1: Complementor-doit" {  } { { "Complementor.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Complementor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementor " "Found entity 1: Complementor" {  } { { "Complementor.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Complementor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_Back-WB " "Found design unit 1: Write_Back-WB" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855283 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_Back " "Found entity 1: Write_Back" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683092855283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Write_Back " "Elaborating entity \"Write_Back\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(58) " "VHDL Process Statement warning at Write_Back.vhd(58): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Write_Back.vhd(59) " "VHDL Process Statement warning at Write_Back.vhd(59): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(60) " "VHDL Process Statement warning at Write_Back.vhd(60): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(61) " "VHDL Process Statement warning at Write_Back.vhd(61): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Write_Back.vhd(64) " "VHDL Process Statement warning at Write_Back.vhd(64): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(66) " "VHDL Process Statement warning at Write_Back.vhd(66): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(67) " "VHDL Process Statement warning at Write_Back.vhd(67): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Write_Back.vhd(73) " "VHDL Process Statement warning at Write_Back.vhd(73): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(75) " "VHDL Process Statement warning at Write_Back.vhd(75): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(76) " "VHDL Process Statement warning at Write_Back.vhd(76): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855311 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(86) " "VHDL Process Statement warning at Write_Back.vhd(86): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(87) " "VHDL Process Statement warning at Write_Back.vhd(87): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(88) " "VHDL Process Statement warning at Write_Back.vhd(88): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(91) " "VHDL Process Statement warning at Write_Back.vhd(91): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(92) " "VHDL Process Statement warning at Write_Back.vhd(92): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(93) " "VHDL Process Statement warning at Write_Back.vhd(93): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(96) " "VHDL Process Statement warning at Write_Back.vhd(96): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(97) " "VHDL Process Statement warning at Write_Back.vhd(97): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(98) " "VHDL Process Statement warning at Write_Back.vhd(98): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(101) " "VHDL Process Statement warning at Write_Back.vhd(101): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(104) " "VHDL Process Statement warning at Write_Back.vhd(104): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C_R5 Write_Back.vhd(105) " "VHDL Process Statement warning at Write_Back.vhd(105): signal \"C_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(106) " "VHDL Process Statement warning at Write_Back.vhd(106): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(109) " "VHDL Process Statement warning at Write_Back.vhd(109): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(112) " "VHDL Process Statement warning at Write_Back.vhd(112): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(115) " "VHDL Process Statement warning at Write_Back.vhd(115): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(118) " "VHDL Process Statement warning at Write_Back.vhd(118): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(121) " "VHDL Process Statement warning at Write_Back.vhd(121): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(123) " "VHDL Process Statement warning at Write_Back.vhd(123): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(126) " "VHDL Process Statement warning at Write_Back.vhd(126): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R5 Write_Back.vhd(128) " "VHDL Process Statement warning at Write_Back.vhd(128): signal \"A_R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Write_Back.vhd(131) " "VHDL Process Statement warning at Write_Back.vhd(131): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D3 Write_Back.vhd(55) " "VHDL Process Statement warning at Write_Back.vhd(55): inferring latch(es) for signal or variable \"RF_D3\", which holds its previous value in one or more paths through the process" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A3 Write_Back.vhd(55) " "VHDL Process Statement warning at Write_Back.vhd(55): inferring latch(es) for signal or variable \"RF_A3\", which holds its previous value in one or more paths through the process" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[0\] Write_Back.vhd(55) " "Inferred latch for \"RF_A3\[0\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[1\] Write_Back.vhd(55) " "Inferred latch for \"RF_A3\[1\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[2\] Write_Back.vhd(55) " "Inferred latch for \"RF_A3\[2\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[0\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[0\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855315 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[1\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[1\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[2\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[2\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[3\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[3\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[4\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[4\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[5\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[5\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[6\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[6\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[7\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[7\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[8\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[8\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[9\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[9\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[10\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[10\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[11\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[11\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[12\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[12\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[13\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[13\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[14\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[14\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[15\] Write_Back.vhd(55) " "Inferred latch for \"RF_D3\[15\]\" at Write_Back.vhd(55)" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092855319 "|Write_Back"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[0\]\$latch " "Latch RF_D3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[1\]\$latch " "Latch RF_D3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[2\]\$latch " "Latch RF_D3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[3\]\$latch " "Latch RF_D3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[4\]\$latch " "Latch RF_D3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[5\]\$latch " "Latch RF_D3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[6\]\$latch " "Latch RF_D3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[7\]\$latch " "Latch RF_D3\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[8\]\$latch " "Latch RF_D3\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[9\]\$latch " "Latch RF_D3\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[10\]\$latch " "Latch RF_D3\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[11\]\$latch " "Latch RF_D3\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[12\]\$latch " "Latch RF_D3\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[13\]\$latch " "Latch RF_D3\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[14\]\$latch " "Latch RF_D3\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_D3\[15\]\$latch " "Latch RF_D3\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_A3\[0\]\$latch " "Latch RF_A3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_A3\[1\]\$latch " "Latch RF_A3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_A3\[2\]\$latch " "Latch RF_A3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R5\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R5\[12\]" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683092855631 ""}  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683092855631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683092855711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683092856034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683092856034 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "54 " "Design contains 54 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R5\[2\] " "No output dependent on input pin \"Instr_R5\[2\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|Instr_R5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R5\[3\] " "No output dependent on input pin \"Instr_R5\[3\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|Instr_R5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R5\[4\] " "No output dependent on input pin \"Instr_R5\[4\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|Instr_R5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R5\[5\] " "No output dependent on input pin \"Instr_R5\[5\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|Instr_R5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R5\[6\] " "No output dependent on input pin \"Instr_R5\[6\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|Instr_R5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R5\[7\] " "No output dependent on input pin \"Instr_R5\[7\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|Instr_R5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr_R5\[8\] " "No output dependent on input pin \"Instr_R5\[8\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|Instr_R5[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[0\] " "No output dependent on input pin \"PC_R5\[0\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[1\] " "No output dependent on input pin \"PC_R5\[1\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[2\] " "No output dependent on input pin \"PC_R5\[2\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[3\] " "No output dependent on input pin \"PC_R5\[3\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[4\] " "No output dependent on input pin \"PC_R5\[4\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[5\] " "No output dependent on input pin \"PC_R5\[5\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[6\] " "No output dependent on input pin \"PC_R5\[6\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[7\] " "No output dependent on input pin \"PC_R5\[7\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[8\] " "No output dependent on input pin \"PC_R5\[8\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[9\] " "No output dependent on input pin \"PC_R5\[9\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[10\] " "No output dependent on input pin \"PC_R5\[10\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[11\] " "No output dependent on input pin \"PC_R5\[11\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[12\] " "No output dependent on input pin \"PC_R5\[12\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[13\] " "No output dependent on input pin \"PC_R5\[13\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[14\] " "No output dependent on input pin \"PC_R5\[14\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_R5\[15\] " "No output dependent on input pin \"PC_R5\[15\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|PC_R5[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[0\] " "No output dependent on input pin \"B_R5\[0\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[1\] " "No output dependent on input pin \"B_R5\[1\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[2\] " "No output dependent on input pin \"B_R5\[2\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[3\] " "No output dependent on input pin \"B_R5\[3\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[4\] " "No output dependent on input pin \"B_R5\[4\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[5\] " "No output dependent on input pin \"B_R5\[5\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[6\] " "No output dependent on input pin \"B_R5\[6\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[7\] " "No output dependent on input pin \"B_R5\[7\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[8\] " "No output dependent on input pin \"B_R5\[8\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[9\] " "No output dependent on input pin \"B_R5\[9\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[10\] " "No output dependent on input pin \"B_R5\[10\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[11\] " "No output dependent on input pin \"B_R5\[11\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[12\] " "No output dependent on input pin \"B_R5\[12\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[13\] " "No output dependent on input pin \"B_R5\[13\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[14\] " "No output dependent on input pin \"B_R5\[14\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R5\[15\] " "No output dependent on input pin \"B_R5\[15\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|B_R5[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[1\] " "No output dependent on input pin \"ControlSig_R5\[1\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[2\] " "No output dependent on input pin \"ControlSig_R5\[2\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[3\] " "No output dependent on input pin \"ControlSig_R5\[3\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[4\] " "No output dependent on input pin \"ControlSig_R5\[4\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[5\] " "No output dependent on input pin \"ControlSig_R5\[5\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[6\] " "No output dependent on input pin \"ControlSig_R5\[6\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[7\] " "No output dependent on input pin \"ControlSig_R5\[7\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[8\] " "No output dependent on input pin \"ControlSig_R5\[8\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[9\] " "No output dependent on input pin \"ControlSig_R5\[9\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[10\] " "No output dependent on input pin \"ControlSig_R5\[10\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[11\] " "No output dependent on input pin \"ControlSig_R5\[11\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[12\] " "No output dependent on input pin \"ControlSig_R5\[12\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[13\] " "No output dependent on input pin \"ControlSig_R5\[13\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[14\] " "No output dependent on input pin \"ControlSig_R5\[14\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R5\[15\] " "No output dependent on input pin \"ControlSig_R5\[15\]\"" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683092856074 "|Write_Back|ControlSig_R5[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683092856074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683092856074 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683092856074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683092856074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683092856074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683092856090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 11:17:36 2023 " "Processing ended: Wed May 03 11:17:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683092856090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683092856090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683092856090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683092856090 ""}
