[Keyword]: spill_register.sv

[Design Category]: Sequential Logic

[Design Function Description]:
The design is a wrapper module for a flushable spill register, which is used to temporarily store data and maintain backward compatibility. It can be configured to be transparent, meaning it can bypass the storage functionality if needed.

[Input Signal Description]:
- `clk_i`: Clock input signal for synchronizing the register operations.
- `rst_ni`: Active-low reset signal to initialize or reset the register.
- `valid_i`: Input signal indicating that the input data is valid and ready to be processed.
- `data_i`: Input data of type `T` that needs to be stored in the register.
- `ready_i`: Input signal indicating that the downstream logic is ready to accept data.

[Output Signal Description]:
- `ready_o`: Output signal indicating that the register is ready to accept new data.
- `valid_o`: Output signal indicating that the output data is valid and ready to be used by downstream logic.
- `data_o`: Output data of type `T` that is stored in the register and ready to be passed to the next stage.


[Design Detail]:
// Copyright 2018 ETH Zurich and University of Bologna.
//
// Copyright and related rights are licensed under the Solderpad Hardware
// License, Version 0.51 (the "License"); you may not use this file except in
// compliance with the License. You may obtain a copy of the License at
// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
// or agreed to in writing, software, hardware and materials distributed under
// this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
// CONDITIONS OF ANY KIND, either express or implied. See the License for the
// specific language governing permissions and limitations under the License.
//
// Fabian Schuiki <fschuiki@iis.ee.ethz.ch>


/// Wrapper around the flushable spill register to maintain back-ward
/// compatibility.
module spill_register #(
  parameter type T      = logic,
  parameter bit  Bypass = 1'b0     // make this spill register transparent
) (
  input  logic clk_i   ,
  input  logic rst_ni  ,
  input  logic valid_i ,
  output logic ready_o ,
  input  T     data_i  ,
  output logic valid_o ,
  input  logic ready_i ,
  output T     data_o
);

  spill_register_flushable #(
    .T(T),
    .Bypass(Bypass)
  ) spill_register_flushable_i (
    .clk_i,
    .rst_ni,
    .valid_i,
    .flush_i(1'b0),
    .ready_o,
    .data_i,
    .valid_o,
    .ready_i,
    .data_o
  );

endmodule
