0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v,1710403442,verilog,,,,dds_tb,,,,,,,,
D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/sim/rom.v,1710400737,verilog,,D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v,,rom,,,,,,,,
D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v,1710401824,verilog,,D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v,,dds,,,,,,,,
