[2026-01-29 12:45:33 UTC] vlib work && vlog '-timescale' '1ns/1ns' design.sv testbench.sv  && vsim -c -do "vsim +access+r; run -all; exit"  
VSIMSA: Configuration file changed: `/home/runner/library.cfg'
ALIB: Library "work" attached.
work = /home/runner/work/work.lib
MESSAGE "ASRT_7002: Due to optimizations some assertions from source code will be evaluated in non LRM complaint mode. Use switch -ao_off to turn off this optimization."
MESSAGE "Unit top modules: tb."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
done
# Aldec, Inc. Riviera-PRO version 2023.04.112.8911 built for Linux64 on May 12, 2023.
# HDL, SystemC, and Assertions simulator, debugger, and design environment.
# (c) 1999-2023 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.1 [s]
# SLP: Finished : 0.1 [s]
# SLP: 0 primitives and 3 (50.00%) other processes in SLP
# SLP: 4 (6.78%) signals in SLP and 11 (18.64%) interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6469 kB (elbread=455 elab2=5877 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: --- Starting ATM Verification ---
# ACDB: Error: ACDB_0013 testbench.sv (14): Illegal enum bin was hit with value 'xx' at iteration #0 of covergroup sampling. It will have no impact on the coverage statistics. HDL instance: "/tb". Covergroup type: "cg_atm", covergroup instance: "<UNNAMED1>", coverpoint: "cp_state".
# KERNEL: [Scenario 1] Valid Transaction
# KERNEL:   -> Success: Cash Dispensed
# KERNEL: [Scenario 2] Invalid PIN
# KERNEL:   -> Success: Aborted on PIN
# KERNEL: [Scenario 3] Insufficient Balance
# KERNEL:   -> Success: Aborted on Balance
# KERNEL:  Final Coverage: 100.00 %
# RUNTIME: Info: RUNTIME_0068 testbench.sv (123): $finish called.
# KERNEL: Time: 155 ns,  Iteration: 1,  Instance: /tb,  Process: @INITIAL#46_1@.
# KERNEL: stopped at time: 155 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# ACDB: Covergroup Coverage data has been saved to "fcover.acdb" database.
# VSIM: Simulation has finished.
Finding VCD file...
./dump.vcd
[2026-01-29 12:45:37 UTC] Opening EPWave...
Done
