FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$MICROZEDCONNECTION$I56$SPKR";
2"UN$1$CLOCKS$I99$CLOCK100";
3"UN$1$MICROZEDCONNECTION$I56$SYNCPULSEOUT";
4"UN$1$MICROZEDCONNECTION$I56$EXTTRIG";
5"UN$1$3MERGE$I59$Y";
6"UN$1$COMPARATORS$I102$DATARDY";
7"UN$1$MICROZEDCONNECTION$I56$RAWTRIGSIN";
8"UN$1$MICROZEDCONNECTION$I56$TUBIIGTOUT";
9"UN$1$CLOCKS$I99$MISSEDCLOCK";
10"UN$1$CLOCKS$I99$DATARDY";
11"UN$1$CLOCKS$I99$FOX200MHZ";
12"UN$1$MICROZEDCONNECTION$I56$TELLIEPULSEOUT";
13"UN$1$MICROZEDCONNECTION$I56$TELLIEDELAYIN";
14"UN$1$MICROZEDCONNECTION$I56$TELLIEDELAYOUT";
15"UN$1$MICROZEDCONNECTION$I56$PRESCALOUT";
16"UN$1$MICROZEDCONNECTION$I56$BURSTOUT";
17"UN$1$GENERICUTILITIES$I103$ASYNCDELAYIN";
18"UN$1$MICROZEDCONNECTION$I56$ASYNCDELAYIN";
19"UN$1$GENERICUTILITIES$I103$ASYNCPULSEIN";
20"UN$1$MICROZEDCONNECTION$I56$SYNCDELAYOUT";
21"UN$1$MICROZEDCONNECTION$I56$SYNCDELAYIN";
22"UN$1$MICROZEDCONNECTION$I56$COMBOOUT";
23"UN$1$CNTRLREGISTER$I105$DATARDY";
24"UN$1$CAEN$I101$DATARDY";
25"UN$1$CAEN$I101$DATA";
26"UN$1$CAEN$I101$CLK";
27"UN$1$GENERICUTILITIES$I103$LATCHDISPLAY";
28"UN$1$GENERICUTILITIES$I103$PULSE";
29"UN$1$GENERICUTILITIES$I103$CLRCNT";
30"UN$1$MICROZEDCONNECTION$I56$SMELLIEDELAYIN";
31"UN$1$MICROZEDCONNECTION$I56$SMELLIEDELAYOUT";
32"UN$1$MICROZEDCONNECTION$I56$SMELLIEPULSEOUT";
33"UN$1$CLOCKS$I99$TUBCLKIN";
34"UN$1$CLOCKS$I99$CLK100OUTH";
35"UN$1$CLOCKS$I99$CLK100OUTL";
36"UN$1$CLOCKS$I99$CLOCK200OUTH";
37"UN$1$CLOCKS$I99$CLOCK200OUTL";
38"UN$1$CLOCKS$I99$LE";
39"UN$1$CLOCKS$I99$DEFAULTSELECT";
40"UN$1$COMPARATORS$I102$LETUNE";
41"UN$1$GENERICUTILITIES$I103$ASYNCPULSEOUT";
42"UN$1$GENERICUTILITIES$I103$LEASYNCPULSE";
43"UN$1$CAEN$I101$GTRIGHECL";
44"UN$1$CAEN$I101$SYNC24HECL";
45"UN$1$CAEN$I101$GTRIGLECL";
46"UN$1$CNTRLREGISTER$I105$LOSELECT";
47"UN$1$GTDELAYS$I100$LEDGT";
48"UN$1$3MERGE$I108$Y";
49"UN$1$CNTRLREGISTER$I105$ECALSETUP";
50"UN$1$CNTRLREGISTER$I105$LE";
51"UN$1$CAEN$I101$LE";
52"UN$1$COMPARATORS$I102$FASTCOMPOUTL";
53"UN$1$COMPARATORS$I102$FASTCOMPOUTH";
54"UN$1$COMPARATORS$I102$TUNECOMPOUTL";
55"UN$1$COMPARATORS$I102$TUNECOMPOUTH";
56"UN$1$GENERICUTILITIES$I103$ASYNCDELAYOUT";
57"UN$1$COMPARATORS$I102$LOCKOUT$1";
58"UN$1$GTDELAYS$I100$DGTH";
59"UN$1$COMPARATORS$I102$DGTL";
60"UN$1$CAEN$I101$SYNC24LECL";
61"UN$1$CAEN$I101$SYNCLECL";
62"UN$1$CAEN$I101$SYNCHECL";
63"UN$1$CAEN$I101$SCOPEOUT";
64"UN$1$CAEN$I101$SYNC24LLVDS";
65"UN$1$CAEN$I101$SYNC24HLVDS";
66"UN$1$CAEN$I101$SYNCLLVDS";
67"UN$1$CAEN$I101$SYNCHLVDS";
68"UN$1$CAEN$I101$CAENOUT";
69"UN$1$GTDELAYS$I100$MTCDLO";
70"UN$1$ECALCONTROL$I92$EXTPEDOUT";
71"UN$1$COMPARATORS$I102$LOCKOUT";
72"UN$1$ECALCONTROL$I92$EXTPEDIN";
73"UN$1$COMPARATORS$I102$FASTPULSE";
74"UN$1$COMPARATORS$I102$TUNEPULSE";
75"UN$1$HCT238$I58$Y6";
76"UN$1$3MERGE$I59$A";
77"UN$1$3MERGE$I59$C";
78"UN$1$3MERGE$I108$B";
79"UN$1$3MERGE$I108$A";
80"UN$1$3MERGE$I59$B";
81"GND\G";
82"GND\G";
83"UN$1$3MERGE$I108$C";
84"VCC\G";
%"GT_DELAYS"
"1","(2200,2550)","0","tubii_lib","I100";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"MTCD_LO* \B"69;
"GTRIGL"45;
"GTRIGH"43;
"LE_DGT"47;
"DATA"25;
"CLK"26;
"SELECT_LO_SRC"46;
"DGTH"58;
"DGTL"59;
"LOCKOUT* \B"71;
"LOCKOUT"57;
%"CAEN"
"1","(2100,3575)","0","tubii_lib","I101";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SCOPE_OUT<7..0>"63;
"CAEN_OUT<7..0>"68;
"GTRIGH_ECL"43;
"GTRIGL_ECL"45;
"SYNCH_ECL"62;
"SYNCL_ECL"61;
"SYNC24H_ECL"44;
"SYNC24L_ECL"60;
"SYNCH_LVDS"67;
"SYNCL_LVDS"66;
"SYNC24H_LVDS"65;
"SYNC24L_LVDS"64;
"DATA_RDY"
VHDL_MODE"IN"24;
"CLK"
VHDL_MODE"IN"26;
"LE"
VHDL_MODE"IN"51;
"DATA"
VHDL_MODE"IN"25;
%"COMPARATORS"
"1","(-1850,1450)","0","tubii_lib","I102";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"FAST_COMP_OUTL"52;
"FAST_COMP_OUTH"53;
"TUNE_COMP_OUTL"54;
"TUNE_COMP_OUTH"55;
"LOCKOUT"57;
"LOCKOUT* \B"71;
"DGTL"59;
"DGTH"58;
"TUNE_PULSE"74;
"FAST_PULSE"73;
"DATA"25;
"CLK"26;
"DATA_RDY"6;
"LE_TUNE"40;
%"GENERIC_UTILITIES"
"1","(-75,1125)","0","tubii_lib","I103";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"CLR_CNT"29;
"DISPLAY_ZEROES"83;
"TEST_DISPLAY"78;
"ALLOW_COUNT"79;
"LATCH_DISPLAY"27;
"PULSE"28;
"ASYNC_PULSE_IN"19;
"ASYNC_DELAY_IN"17;
"CLK"26;
"DATA"25;
"LE_ASYNC_PULSE"42;
"LE_ASYNC_DELAY"75;
"ASYNC_PULSE_OUT"41;
"ASYNC_DELAY_OUT"56;
%"PORTS"
"1","(3575,3025)","0","tubii_lib","I104";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SCOPE_OUT<7..0>"63;
"CAEN_OUT<7..0>"68;
"FAST_COMP_OUTH"53;
"TUNE_COMP_OUTL"54;
"FAST_COMP_OUTL"52;
"TUNE_COMP_OUTH"55;
"TUNE_ANPULSE"74;
"FAST_ANPULSE"73;
"EXT_PED_IN"72;
"GTRIGH_ECL"43;
"GTRIGL_ECL"45;
"SYNCH_ECL"62;
"SYNCL_ECL"61;
"SYNC24H_ECL"44;
"SYNC24L_ECL"60;
"SYNCH_LVDS"67;
"SYNCL_LVDS"66;
"SYNC24H_LVDS"65;
"SYNC24L_LVDS"64;
"DGTH"58;
"DGTL"59;
"LOCKOUT* \B"71;
"LOCKOUT"57;
"EXT_PED_OUT"70;
"SYNC_PULSE_OUT"3;
"ASYNC_PULSE_OUT"41;
"SYNC_DELAY_IN"21;
"SYNC_DELAY_OUT"20;
"ASYNC_DELAY_IN"18;
"ASYNC_DELAY_OUT"56;
"MTCD_LO* \B"69;
%"CNTRL_REGISTER"
"1","(1250,4550)","0","tubii_lib","I105";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DISPLAY<2..0>"48;
"DATA"25;
"CLK"26;
"LE"50;
"DATA_RDY"23;
"DEFAULT_CLK_SELECT"39;
"LO_SELECT"46;
"ECAL_SETUP"49;
%"PORTS2"
"1","(-3375,2725)","0","tubii_lib","I106";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"TELLIE_DELAY_IN"13;
"TELLIE_DELAY_OUT"14;
"SMELLIE_DELAY_IN"30;
"SMELLIE_DELAY_OUT"31;
"SMELLIE_PULSE_OUT"32;
"CLOCK200_OUTL"37;
"CLOCK200_OUTH"36;
"CLOCK100_OUTL"35;
"CLOCK100_OUTH"34;
"TELLIE_PULSE_OUT"12;
"COMBO_TRIG"22;
"TUBII_GT"8;
"BURST_TRIG"16;
"PRESCALE_TRIG"15;
"RAWTRIGS<3..0>"7;
"EXTTRIG<15..0>"4;
"TUB_CLK_IN"33;
%"TUBII_SPKR"
"1","(-3325,4800)","2","tubii_lib","I107";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SPKR_SIGNAL"1;
%"3 MERGE"
"1","(950,1475)","0","standard","I108";
;
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"79;
"B\NWC\NAC"78;
"C\NWC\NAC"83;
"Y\NWC\NAC"48;
%"POWERS"
"1","(-3150,575)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"POWER<3..1>"
VHDL_MODE"IN"0;
%"MICROZEDCONNECTION"
"1","(25,3125)","0","tubii_lib","I56";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SMELLIE_PULSE_OUT"32;
"SMELLIE_DELAY_OUT"31;
"SMELLIE_DELAY_IN"30;
"CLR_CNT"29;
"CNT_PULSE"28;
"LATCH_DISPLAY"27;
"CLK"26;
"DATA"25;
"CAEN_RDY"24;
"CNTRL_RDY"23;
"COMBO_OUT"22;
"SYNC_DELAY_IN"21;
"SYNC_DELAY_OUT"20;
"ASYNC_PULSE_OUT"19;
"ASYNC_DELAY_IN"18;
"ASYNC_DELAY_OUT"17;
"BURST_OUT"16;
"PRESCAL_OUT"15;
"TELLIE_DELAY_OUT"14;
"TELLIE_DELAY_IN"13;
"TELLIE_PULSE_OUT"12;
"FOX_200MHZ_IN"11;
"TUBIITIME_DATA_RDY"10;
"USING_BCKP"9;
"TUBII_GT_OUT"8;
"RAWTRIGS_IN<3..0>"7;
"COMP_RDY"6;
"LOAD_ENABLE<0..2>"5;
"EXTTRIG<0..15>"4;
"SYNC_PULSE_OUT"3;
"100MHZ_CLK_IN"2;
"SPKR"1;
%"HCT238"
"1","(1075,3100)","0","ttl","I58";
;
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"77;
"A1"80;
"A0"76;
"E3"84;
"E2 \B"82;
"E1 \B"81;
"Y7"42;
"Y6"75;
"Y5"38;
"Y4"40;
"Y3"0;
"Y2"50;
"Y1"47;
"Y0"51;
%"3 MERGE"
"1","(650,3000)","2","standard","I59";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"76;
"B\NWC\NAC"80;
"C\NWC\NAC"77;
"Y\NWC\NAC"5;
%"BASE_MON"
"1","(2525,4375)","0","tubii_lib","I65";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"ECAL_CONTROL"
"1","(2050,1550)","0","tubii_lib","I92";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"EXT_PED_IN"72;
"EXT_PED_OUT"70;
"GTRIG"43;
"ECAL_ACTIVE"49;
%"CLOCKS"
"1","(-2025,3275)","0","tubii_lib","I99";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"TUB_CLK_IN"33;
"FOX200MHZ"
VHDL_MODE"OUT"11;
"CLK100_OUTL"
VHDL_MODE"OUT"35;
"CLK100_OUTH"
VHDL_MODE"OUT"34;
"MISSEDCLOCK"
VHDL_MODE"OUT"9;
"DEFAULT_SELECT"
VHDL_MODE"OUT"39;
"DATA_RDY"
VHDL_MODE"IN"10;
"LE"
VHDL_MODE"IN"38;
"SR_CLK"
VHDL_MODE"IN"26;
"DATA"
VHDL_MODE"IN"25;
"CLOCK200_OUTH"36;
"CLOCK200_OUTL"37;
"CLOCK100"2;
END.
