<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='253' type='0'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='253'>///&lt; Address space for flat memory.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp' l='93' c='_ZNK4llvm6AMDGPU5HSAMD18MetadataStreamerV224getAddressSpaceQualifierEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp' l='530' c='_ZNK4llvm6AMDGPU5HSAMD18MetadataStreamerV324getAddressSpaceQualifierEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1923' u='r' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel21SelectATOMIC_CMP_SWAPEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2919' u='r' c='_ZNK4llvm20AMDGPUTargetLowering16SelectFlatOffsetEbRNS_12SelectionDAGEPNS_6SDNodeENS_7SDValueERS5_S6_S6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInline.cpp' l='135' u='r' c='_ZNK12_GLOBAL__N_113AMDGPUInliner18getInlineThresholdEN4llvm8CallSiteE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='137' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='831' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp' l='1337' u='r' c='_ZN4llvm14AMDGPULibCalls11fold_sincosEPNS_8CallInstERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPerfHintAnalysis.cpp' l='305' u='r' c='_ZNK12_GLOBAL__N_114AMDGPUPerfHint12isGlobalAddrEPKN4llvm5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h' l='184' u='r' c='_ZNK4llvm10GCNTTIImpl19getFlatAddressSpaceEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='261' u='r' c='_ZNK4llvm10GCNTTIImpl26getLoadStoreVecRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='556' u='r' c='_ZNK4llvm10GCNTTIImpl20isSourceOfDivergenceEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1134' u='r' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1149' u='r' c='_ZNK4llvm16SITargetLowering16canMergeStoresToEjNS_3EVTERKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1192' u='r' c='_ZNK4llvm16SITargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1246' u='r' c='_ZL21isFlatGlobalAddrSpacej'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1267' u='r' c='_ZNK4llvm16SITargetLowering19isFreeAddrSpaceCastEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4347' u='r' c='_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4363' u='r' c='_ZNK4llvm16SITargetLowering18lowerADDRSPACECASTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6782' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6791' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6832' u='r' c='_ZNK4llvm16SITargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7248' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7257' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7263' u='r' c='_ZNK4llvm16SITargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10150' u='r' c='_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='1161' u='r' c='_ZNK12_GLOBAL__N_116SIInsertWaitcnts23mayAccessLDSThroughFlatERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2026' u='r' c='_ZNK4llvm11SIInstrInfo34getAddressSpaceForPseudoSourceKindEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5648' u='r' c='_ZNK4llvm11SIInstrInfo25mayAccessFlatAddressSpaceERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='498' u='r' c='_ZNK12_GLOBAL__N_113SIMemOpAccess19toSIAtomicAddrSpaceEj'/>
