================================================================================ 
Commit: e0c51c1f58f8d4daf1ecef85cdefcbf03d5a2318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 16:04:06 2022 +0530 
-------------------------------------------------------------------------------- 
Updated ClientOneSiliconPkg/SiPkg.dec file.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 18c1b0fe673934cd25aed30a0a42947ce9ebba2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:59:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS Version to 3045_00

Hsd-es-id: N/A
Original commit date: Fri Jan 21 10:54:11 2022 +0530
Change-Id: I1441fc2d88bd39aea59691f4d298699ef7f96af2
Original commit hash: 1fec0adf21db15bfe303f89d5c1cd7e61c32fde0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e68e1fa9c9aa8ad2ae7a69528b39ac8f4f95e3c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:59:20 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-SBGA][HLK][GC][DC1]USB Exposed Port System Test is failing with the error \"Failing Exposed Connector\"

correct port mapping for GC and DC1 configs

Hsd-es-id: 16015633240
Original commit date: Thu Jan 20 18:27:49 2022 +0800
Change-Id: I8f8dac2f27d7223aebc3b30516291577d53598ae
Original commit hash: 7ef20ea5fe01527eb6f1b59d7d4d274c3dd5ea43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlSSbgaRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlSSbgaRvp3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: a6c13578d8b72b12fd174ba26f854159f8ed3cca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:59:18 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO][ADL-SBGA][DDR5] HiZ unused GPIO

To avoid power consumption,set unused GPIOs to HiZ.

Hsd-es-id: 22014521983
Original commit date: Tue Jan 11 10:48:06 2022 +0800
Change-Id: Iac3c4a2d4d4c889032cd95da1aaa2adf40130489
Original commit hash: cb9cf55380f9139ad561fb42fe1f6b19a1f9c4c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 7faeca2db6877075b1c0c22a0aa674732b34a866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:59:15 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] HSTI skip VSCC tests with SAF enabled

When SAF mode is enabled skip following tests:
- Component Property Parameter Table Valid
- Component Property Parameter Table Valid - Secondary SPI Flash part

Hsd-es-id: 16015619091
Original commit date: Wed Jan 19 14:14:02 2022 +0100
Change-Id: If0a2184509e9c0a646c08ee5d34992cfc18fb6fe
Original commit hash: 48f8d91f979fb639ac849992c7078fa8e93a44b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: e767404e57079ccd810be9696ece38cc5ab26b2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:59:12 2022 +0530 
-------------------------------------------------------------------------------- 
Support for DG2 MRB not added in BIOS under Platform Setting in SBGA
- DG related setup option needs to be exposed for SBGA

Hsd-es-id: 16015620307
Original commit date: Mon Jan 17 23:00:01 2022 +0530
Change-Id: Ib63308b0ec999b240d933f90448fa83e4a4987b0
Original commit hash: c02426fea9f50c2de4eebbc9e5de4724bbb87a56

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 2d20a292e4edb321358d9c941224fb3b12f406eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:59:09 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-HX][eSPI] MODS HW drips 8~10% delta to SW drips.

Update SPI Power Control Enable programming

Hsd-es-id: 14015839131
Original commit date: Thu Jan 13 13:05:25 2022 -0800
Change-Id: I6e21cdb87f1305f4455f8ada3bbc2b5e9cef1305
Original commit hash: 1793be8120a5967f6a40da8a954c319d9908eb63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: 5b92ab764382e5132f1a556ee09309a719194616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:59:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.98

Wed Jan 19 15:23:33 2022 +0000
Original commit date: Wed Jan 19 15:23:33 2022 +0000
Original commit hash: 03b3949dd4aec2789db1974d8233541f3bdda716

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bb5f4bb37a4c0e8287d0fd591d7c2c03ccfaa8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:59:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010599956][ADL-S | DDR5 DDR4] Vccdll change for DDR5 and DDR4

[Feature Description]
Vccdll change for DDR5 and DDR4
Condition  vdlllodaccode  vdlltargdaccode  vdllhidaccode
default
450
650
800
DDR4 && Gear2 && DataRate >= 3200
450
700
850
(DataRate >= 4000) || (DDR4 && Gear1 && DataRate >= 2667)
450
750
850
(DDR5 && Gear2 && DataRate >= 3600) && (DataRate < 4000)
450
700
850

[Resolution]
Vccdll change

[Impacted Area]
Vccdll

[Register Impacted]
PHY

Hsd-es-id: 15010599956
Original commit date: Mon Jan 10 18:03:40 2022 +0800
Change-Id: I65c25fc32bf5bc10755170b034707d5b3e8d8938
Original commit hash: f5824e1e9e03694d4122bec2effe1c9626ccb53e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: dd76a3a8fd033052e1cf9fbf0872b14f576c7c6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:59:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M] AlderLakeBoardPkg: Move latest stepping uCode to first order

[Description]
Due to the FV size limit, resiliency debug BIOS only support one uCode.
Require to move the latest stepping uCode into first priority.

[Change]
1. Move the L0/R0 uCode into first priority.

[Impacted Platform]
ADL-P
ADL-M

Hsd-es-id: N/A
Original commit date: Mon Jan 17 18:29:19 2022 +0800
Change-Id: If1655acca62fb9750b25a1c363f3bcfa76507288
Original commit hash: 29f44d00c6754f08a502c3568e5094fcb1e8563a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 96bd28e147766f348384944874fafd9ed384aca7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.97

Mon Jan 17 16:16:41 2022 +0000
Original commit date: Mon Jan 17 16:16:41 2022 +0000
Original commit hash: 62420f5f061b5f9caa0ef649e9df71d4dacbe267

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e459677aa232e926043d79590e968b89c2203b34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010553617][ADL-S ADL-SBGA | DDR5] Updated DDR5 SODIMM POR top speed for 1DPC in a 2SPC board.

[Feature Description]
1. Updated DDR5 SODIMM POR top speed for 1DPC in a 2SPC board.

[Resolution]
1. Updated DDR5 SODIMM POR top speed for 1DPC in a 2SPC board.
   Change the max frequency to 4000
   Change the SAGV point 3 frequency to 3600.
   The SAGV frequency will be 2000 G2  3600 G2  3600 G2  4000 G2.

[Impacted Area]
DDR5 SODIMM

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010553617
Original commit date: Tue Jan 11 11:03:17 2022 +0800
Change-Id: I68ccdad151bd632d0c710c7cbc891f92026a80bb
Original commit hash: 39fbe9eeaf1b3c98b96461334f09a4231e05efd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f03c9f3abbaf392484fbecc44e857ad1e648ded4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:51 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16015542272][ADL-P ADL-M | LP5] Tx Vddq is not set properly for higher frequencies in 2R configuration.

[Issue Description]
  TX_VDDQ for frequencies above 5200 in 2R config should be 1000 mV but current MRC is configuring 800 mV.
  'Outputs->VccddqVoltage' policy is updated based on 'Outputs->ValidRankMask' in MrcSetOverrides. But
  'Outputs->ValidRankMask' updated with right value later in MRC, hence using wrong ValidRankMask updates
  VccddqVoltage with wrong value.

[Resolution]
  Use 'Outputs->Any2Ranks' policy to find number of ranks present and update the VccddqVoltage accordingly.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16015542272
Original commit date: Tue Jan 11 10:33:56 2022 +0530
Change-Id: I2984bc085e6fef129105bddbd611b7b05b3b30c4
Original commit hash: 145f366da95fc510d63b3049ac83d56928da00e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9dffd1e07a706c0a10a56a92d9cf409f2b3a3166 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS Version to 3042_00

Hsd-es-id: N/A
Original commit date: Tue Jan 18 14:19:15 2022 +0530
Change-Id: Ib8a17aed9eeb2ef48d3ae2ca50a8225592da2a3b
Original commit hash: 3cf0eed3515b1b5ac1713a70aefb488451d8d8ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54aa79db25793706397e7e97c6f5f4eaad780b89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] FWTS v21.11.00 gives failures with latest ADL BIOS

1. Rename _UID of power meter device for uniqueid test
2. _OFF should return no values

Hsd-es-id: 22014341469
Original commit date: Fri Dec 24 20:13:19 2021 +0800
Change-Id: I53f262e00ecccc1f3154ad2f5c19717db94814b1
Original commit hash: ece313eb4a5fc67fcb48ec177c9cab0869c72a93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: a828c4d979a9180c579331686afe8214f84ae7ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:40 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO] ADL-P GPIOs for DMIC Pin Mux need to be updated

Change:
1. Corrected GPIO Group number for GPP_R.
2. Removed redundant code for ISH_GPx.
3. No Pin muxing for UART0, updated related UPDs to 0.

Hsd-es-id: 15010510057
Original commit date: Tue Jan 11 15:19:52 2022 +0530
Change-Id: I9ccb2c97d014351213019d3d00d445c63effa679
Original commit hash: 3ef1be2a26d2a6876dccfe1a53f21936a080508d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: aeac05f0183c6d0539472846cd22d7888d560bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:37 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][RTC] TopSwap bit always be overridden to disabled in boot

Since it is not avoidable to program TS bit when programming Daylight Saving Override bit, use below mitigation:
Write 0 and read back to examine if TS is asserted by HW. If it is asserted by HW, the read-back value will stay as 1.
If it is asserted by HW, write 0 to TS bit. Otherwise, keep its original state (either 0 or 1).

Hsd-es-id: 16015350113
Original commit date: Mon Jan 10 14:51:11 2022 +0800
Change-Id: I614873927ed2f26d85523c8086f6a85a2750dc41
Original commit hash: b0a92362d716c3c7bcd705b83ce7e9a2a53c0767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c

================================================================================ 
Commit: b17f9aebf1658d59119d417e7e0794a90ec59817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:34 2022 +0530 
-------------------------------------------------------------------------------- 
HstiIhvDxe: System Agent tests incorrectly failing for ADL-S CPU

Removed HSTI flags for System Agent Tests when integrated graphic device disabled.

Hsd-es-id: 15010562596
Original commit date: Wed Jan 12 16:37:46 2022 +0800
Change-Id: I703d8131517dfd2efe7826439ef616e7dff4fe4a
Original commit hash: 4e64408fb002f8bb295366ceec8656af8c296374

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c

================================================================================ 
Commit: 031a43d5c5750f12e3c40303b51b5e831b1e8d62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:32 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][RFIM] Added disclaimer for DDR-RFI-Mitigation Enable/Disable

Added "\nThis RFI mitigation feature may result in temporary slowdown of the DDR speed." to STR_CNVI_RFIM_HELP

Hsd-es-id: 22014224563
Original commit date: Tue Dec 28 10:34:22 2021 -0800
Change-Id: I6d74035ac6e52b548fff68d2574fadc02cca4889
Original commit hash: c86481d5107450346a31393c557180e2abd67116

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 573f73bb93a44400ce8afd7c71e447a8cfe52cea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL] dTBT: Clear PCIE2TBT command register after sending OSUP command

Hsd-es-id: 16015521689
Original commit date: Mon Jan 10 17:48:45 2022 +0800
Change-Id: I94e841c2f70381b485fdcce7460fe1921e66b53c
Original commit hash: 5ce32f9d68a42b2a77383eaaf9b749b58f935ab1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: aeee726dde4334563099e841c964648e77e7b3e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:27 2022 +0530 
-------------------------------------------------------------------------------- 
CPU DMI GEN3 coefficient is incorrect

Hsd-es-id: 16015569441
Original commit date: Thu Jan 13 10:42:14 2022 +0530
Change-Id: I024931360bfa0151bc09b2b1e404639c845aae11
Original commit hash: dda56acfb57043a78602029f4a76fdeadbdcb3ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c

================================================================================ 
Commit: be6a20594136043304192da061d9a4e39cbf0715 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:24 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][SmBus] SmbusPrepareToArp() returns ERROR

Change : Byte should be written to Command Register

Hsd-es-id: 16015419501
Original commit date: Wed Dec 22 16:49:29 2021 +0800
Change-Id: I8a783adb054b86ba650da9daebc918aa007894cb
Original commit hash: 67f3806c1f649e1f22bfe32077a97290f4d188fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.c

================================================================================ 
Commit: d736d3f045a2c91061aac4720662f461e86260d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] DTBT retimer capsule update impact ITBT retimer capsule flow.

Move disconnect USB handle place for do not impact ITBT retimer capsule flow.

Hsd-es-id: 15010527928
Original commit date: Thu Jan 13 14:54:22 2022 +0800
Change-Id: Ic36adc37553a3f80a218529d170903883a758a2b
Original commit hash: 8ee4897ef2a825bacee256bd37c3363a17d2fa4f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: d8a7e2ae5a4b2cb5325026d59808fd9854cc7582 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] DTBT Retimer capsule check CM mode error

Modify CM mode check behavior for ADL-SBGA.
ADL-SBGA only support FW CM mode.

Hsd-es-id: 16015552204
Original commit date: Wed Jan 12 16:55:53 2022 +0800
Change-Id: I8b245c295de60bc4fd363579835edee015a439c0
Original commit hash: 36f0533222abda8bd7e66e8a8a21e17cac8db7eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c

================================================================================ 
Commit: 60b5890c0e823aaee2b5a59953fee01e03c8561b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:16 2022 +0530 
-------------------------------------------------------------------------------- 
[OC] Correcting initialization for TvbTempThreshold0 and TvbTempThreshold1

Correcting the typo as TvbTempThreshold0 is getting initialized 2 times instead of TvbTempThreshold1.

Hsd-es-id: 22014439669
Original commit date: Tue Jan 11 22:32:46 2022 -0800
Change-Id: Ie016fc1ff4b5752e450ca8e2cf21fd3c3bde9831
Original commit hash: 10620380331eb0d27a48a45e17c8100f2f8f3ca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 2c9c5eb3cf4bf93e6eefd91351340358a8cfd380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PrimaryDisplay detection logic in PEI does not work properly when both PEG & PCIE Offboard VGA cards are present

Several lines of description for the change.

Hsd-es-id: 22014278773
Original commit date: Wed Jan 12 15:19:10 2022 +0530
Change-Id: I0e0277434f8e1c241c38934ecee3c82c2ebc5e55
Original commit hash: dde03bb6ad5548c9d798c4695b648ac2523f5b74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: e8ac3f119e8bbaad97b0e88319731b2379ef17c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] System can't act right now after Time changed in Win 10.

Both _GRT and _SRT have 1 second timeout to wait for RTC update.
Change the timeout to 0.1 second to sync with RtcWaitToUpdate in PcRtc module.

Hsd-es-id: 15010486884
Original commit date: Tue Dec 28 15:42:54 2021 +0800
Change-Id: Id7682a2e73107b446b80c990b3016f3f5fe5ebe1
Original commit hash: ab934ede20176511ebbfd410c4a33d02a2e0bc47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: d8dce4573ae86ea757bb8a96d6619f3072b190ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:08 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][HDA] Incorrect HDA Bar mask value in SndwInitDxe.c

Fix bit mask for bar programming.

Hsd-es-id: 15010503454
Original commit date: Tue Jan 11 12:29:16 2022 +0100
Change-Id: I4625b71e61c6f9c88fe111bb60b59a0ee90b9075
Original commit hash: 48dcbc00ef9fb7ec7fa55cc49807acf141cc2513

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwFeaturePkg/IncludePrivate/Register/SndwCavsRegs.h
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c

================================================================================ 
Commit: 004cef1bdce9cbda0322d565aba815acced2a324 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:05 2022 +0530 
-------------------------------------------------------------------------------- 
SMBIOS type16 Maximum Capacity

Fix correct Smbios Type 16 DDR4 Maximum Capacity

Hsd-es-id: 16015416614
Original commit date: Tue Jan 11 15:19:34 2022 +0800
Change-Id: I17a87732a977403628c733f39533813a2f5f517d
Original commit hash: a3ba3997be6af9b3186a3c6dc6c95d4835078f64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h

================================================================================ 
Commit: e59d06a2bfdb0aa1ca53a99b0be72f5791d6be5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:58:00 2022 +0530 
-------------------------------------------------------------------------------- 
DDR5 Smbios Type 16 incorrect

Fix correct Smbios Type 16 DDR5 Maximum Capacity

Hsd-es-id: 22014380537
Original commit date: Mon Jan 3 10:47:38 2022 +0800
Change-Id: I5e58980fcde4eae1aafc3219fe6d27a2742018bc
Original commit hash: 2e48874adc14d0124cd1201ffe6b839569313255

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h

================================================================================ 
Commit: 2311dcd25ca6aab95161fa38578347d91430cf73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:57:57 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [ADL][TXT]: After TXT provisioning, PTT always get TPM_STATUS_REG bit0 0.

Remove IsSptPtt() in TxtDxeLib.c and also clean up this redundant code from both PEI/DXE phase

Hsd-es-id: 16015148306
Original commit date: Thu Jan 6 12:24:57 2022 +0800
Change-Id: I0d50fc91ed3c3566255a73ab8978d266c51ac68b
Original commit hash: 5296532ef2614785331085fa2a84dcf09a9db5d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c

================================================================================ 
Commit: 0797bb921d6d99cb91483f2c3c2fcc15ef3bd694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jan 27 15:57:54 2022 +0530 
-------------------------------------------------------------------------------- 
[BT Tile] Unable to set Tile LED Pulse duration and Interval to 0.

Default value for LED Pulse duration and Pulse interval should
be 0.

Hsd-es-id: 16015333423
Original commit date: Thu Dec 30 12:24:46 2021 +0530
Change-Id: Ia59a17c73d2b9ddbfe9561d50ff75c6093d17405
Original commit hash: 7819400621ae0e9ff29c790e7182dcb18b41a946

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
