Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov  6 16:09:56 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     105         
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (174)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (362)
5. checking no_input_delay (18)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (174)
--------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_ADC_RDY (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_COMM_RW (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ram/sig_CLK_IV_SAVER_reg__0/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (362)
--------------------------------------------------
 There are 362 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.998        0.000                      0                  102        0.190        0.000                      0                  102       16.667        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
i_XCO                 {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       21.998        0.000                      0                  101        0.190        0.000                      0                  101       24.500        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       22.796        0.000                      0                    1       25.261        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.593%)  route 1.878ns (76.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          1.036     1.598    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X58Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.593%)  route 1.878ns (76.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          1.036     1.598    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X58Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.593%)  route 1.878ns (76.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          1.036     1.598    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X58Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.593%)  route 1.878ns (76.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          1.036     1.598    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X58Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.593%)  route 1.878ns (76.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          1.036     1.598    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X58Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.593%)  route 1.878ns (76.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          1.036     1.598    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X58Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.593%)  route 1.878ns (76.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          1.036     1.598    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X58Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.593%)  route 1.878ns (76.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          1.036     1.598    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X58Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             22.187ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.580ns (25.561%)  route 1.689ns (74.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          0.847     1.408    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X59Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X59Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X59Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 22.187    

Slack (MET) :             22.187ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.580ns (25.561%)  route 1.689ns (74.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 23.530 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.842     0.437    MEM_DIST1/active
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124     0.561 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=17, routed)          0.847     1.408    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X59Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.506    23.530    MEM_DIST1/w_MEM_CLK
    SLICE_X59Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.577    24.107    
                         clock uncertainty           -0.310    23.797    
    SLICE_X59Y28         FDSE (Setup_fdse_C_CE)      -0.202    23.595    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[5]
  -------------------------------------------------------------------
                         required time                         23.595    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                 22.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.452%)  route 0.110ns (36.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.574ns = ( 24.426 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.590    24.426    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.146    24.572 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=18, routed)          0.110    24.682    MEM_DIST1/trig_pulse_byte1
    SLICE_X59Y34         LUT5 (Prop_lut5_I2_O)        0.045    24.727 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000    24.727    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.858    24.187    MEM_DIST1/w_MEM_CLK
    SLICE_X59Y34         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C  (IS_INVERTED)
                         clock pessimism              0.252    24.439    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.098    24.537    MEM_DIST1/trig_pulse_byte1_reg
  -------------------------------------------------------------------
                         required time                        -24.537    
                         arrival time                          24.727    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.060%)  route 0.141ns (49.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.054ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.316    -0.054    EXT_MEM_RW1/CLK
    SLICE_X62Y33         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     0.087 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=3, routed)           0.141     0.228    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X62Y33         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.052    -0.618    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.056    -0.562 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.360    -0.202    EXT_MEM_RW1/CLK
    SLICE_X62Y33         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/C
                         clock pessimism              0.148    -0.054    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.070     0.016    EXT_MEM_RW1/FSM_onehot_s_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 MEM_DIST1/trig_pulse_byte2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/trig_pulse_byte2_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.049%)  route 0.122ns (38.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.574ns = ( 24.426 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.590    24.426    MEM_DIST1/w_MEM_CLK
    SLICE_X59Y34         FDRE                                         r  MEM_DIST1/trig_pulse_byte2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.146    24.572 r  MEM_DIST1/trig_pulse_byte2_reg/Q
                         net (fo=2, routed)           0.122    24.694    MEM_DIST1/trig_pulse_byte2_reg_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.045    24.739 r  MEM_DIST1/trig_pulse_byte2_i_1/O
                         net (fo=1, routed)           0.000    24.739    MEM_DIST1/trig_pulse_byte2_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  MEM_DIST1/trig_pulse_byte2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.858    24.187    MEM_DIST1/w_MEM_CLK
    SLICE_X59Y34         FDRE                                         r  MEM_DIST1/trig_pulse_byte2_reg/C  (IS_INVERTED)
                         clock pessimism              0.239    24.426    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.099    24.525    MEM_DIST1/trig_pulse_byte2_reg
  -------------------------------------------------------------------
                         required time                        -24.525    
                         arrival time                          24.739    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.295ns  (logic 0.167ns (56.552%)  route 0.128ns (43.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.574ns = ( 24.426 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.590    24.426    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.167    24.593 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.128    24.721    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.858    24.187    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.239    24.426    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.063    24.489    MEM_DIST1/FSM_onehot_s_byte_reg[0]
  -------------------------------------------------------------------
                         required time                        -24.489    
                         arrival time                          24.721    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.054ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.316    -0.054    EXT_MEM_RW1/CLK
    SLICE_X62Y33         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     0.087 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[2]/Q
                         net (fo=1, routed)           0.182     0.269    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[2]
    SLICE_X62Y33         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.052    -0.618    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.056    -0.562 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.360    -0.202    EXT_MEM_RW1/CLK
    SLICE_X62Y33         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                         clock pessimism              0.148    -0.054    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.072     0.018    EXT_MEM_RW1/FSM_onehot_s_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/nOE_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.955%)  route 0.195ns (58.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.054ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.316    -0.054    EXT_MEM_RW1/CLK
    SLICE_X62Y33         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     0.087 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=3, routed)           0.195     0.282    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X63Y33         FDSE                                         r  EXT_MEM_RW1/nOE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.052    -0.618    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.056    -0.562 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.360    -0.202    EXT_MEM_RW1/CLK
    SLICE_X63Y33         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C
                         clock pessimism              0.161    -0.041    
    SLICE_X63Y33         FDSE (Hold_fdse_C_D)         0.070     0.029    EXT_MEM_RW1/nOE_reg
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.389ns  (logic 0.212ns (54.433%)  route 0.177ns (45.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 24.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.575ns = ( 24.425 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.589    24.425    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y33         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.167    24.592 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/Q
                         net (fo=2, routed)           0.177    24.770    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.045    24.815 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1/O
                         net (fo=1, routed)           0.000    24.815    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.857    24.186    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y33         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.239    24.425    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.124    24.549    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]
  -------------------------------------------------------------------
                         required time                        -24.549    
                         arrival time                          24.815    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.882%)  route 0.196ns (58.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.361    -0.009    EXT_MEM_RW1/CLK
    SLICE_X63Y30         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     0.132 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.196     0.327    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X63Y30         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.052    -0.618    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.056    -0.562 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.404    -0.158    EXT_MEM_RW1/CLK
    SLICE_X63Y30         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
                         clock pessimism              0.149    -0.009    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.070     0.061    EXT_MEM_RW1/FSM_onehot_s_write_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.143%)  route 0.194ns (57.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.009ns
    Clock Pessimism Removal (CPR):    -0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.361    -0.009    EXT_MEM_RW1/CLK
    SLICE_X63Y30         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     0.132 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/Q
                         net (fo=4, routed)           0.194     0.325    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[0]
    SLICE_X63Y30         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.052    -0.618    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.056    -0.562 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.404    -0.158    EXT_MEM_RW1/CLK
    SLICE_X63Y30         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
                         clock pessimism              0.149    -0.009    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.066     0.057    EXT_MEM_RW1/FSM_onehot_s_write_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.547%)  route 0.197ns (57.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.574ns = ( 24.426 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.590    24.426    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.146    24.572 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=18, routed)          0.197    24.769    MEM_DIST1/trig_pulse_byte1
    SLICE_X58Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.858    24.187    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.239    24.426    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.073    24.499    MEM_DIST1/FSM_onehot_s_byte_reg[2]
  -------------------------------------------------------------------
                         required time                        -24.499    
                         arrival time                          24.769    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X59Y27     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X58Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X56Y29     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y27     EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y27     EXT_MEM_RW1/ExtMemAdrToRam_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y27     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y27     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y29     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y29     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y27     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y27     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y30     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y29     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y29     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.796ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.574ns (42.417%)  route 0.779ns (57.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 23.537 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    -0.861    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.288    -0.117    PulseGen1/active
    SLICE_X59Y35         LUT1 (Prop_lut1_I0_O)        0.118     0.001 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.491     0.492    PulseGen1/stop_i_1_n_0
    SLICE_X60Y35         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.513    23.537    PulseGen1/CLK
    SLICE_X60Y35         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.577    24.114    
                         clock uncertainty           -0.310    23.804    
    SLICE_X60Y35         FDCE (Recov_fdce_C_CLR)     -0.516    23.288    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                         23.288    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 22.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.261ns  (arrival time - required time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.461ns  (logic 0.189ns (40.977%)  route 0.272ns (59.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( 24.188 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.574ns = ( 49.426 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  i_XCO (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    50.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    48.321 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    48.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    48.836 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.590    49.426    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.141    49.567 r  PulseGen1/active_reg/Q
                         net (fo=5, routed)           0.109    49.676    PulseGen1/active
    SLICE_X59Y35         LUT1 (Prop_lut1_I0_O)        0.048    49.724 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.163    49.887    PulseGen1/stop_i_1_n_0
    SLICE_X60Y35         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.859    24.188    PulseGen1/CLK
    SLICE_X60Y35         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.253    24.441    
                         clock uncertainty            0.310    24.751    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.125    24.626    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                        -24.626    
                         arrival time                          49.887    
  -------------------------------------------------------------------
                         slack                                 25.261    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           367 Endpoints
Min Delay           367 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.775ns  (logic 4.985ns (56.813%)  route 3.790ns (43.187%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.790     5.254    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521     8.775 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.775    io_Mem_IO_ext[7]
    U14                                                               r  io_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 4.980ns (57.707%)  route 3.650ns (42.293%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.650     5.114    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516     8.630 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.630    io_Mem_IO_ext[6]
    V14                                                               r  io_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.483ns  (logic 4.983ns (58.744%)  route 3.500ns (41.256%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.500     4.964    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     8.483 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.483    io_Mem_IO_ext[5]
    V13                                                               r  io_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 4.984ns (59.804%)  route 3.350ns (40.196%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.350     4.814    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520     8.334 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.334    io_Mem_IO_ext[4]
    U16                                                               r  io_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 4.994ns (60.946%)  route 3.200ns (39.054%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.200     4.664    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530     8.194 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.194    io_Mem_IO_ext[3]
    U15                                                               r  io_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 4.984ns (62.035%)  route 3.050ns (37.965%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.050     4.514    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520     8.034 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.034    io_Mem_IO_ext[2]
    W14                                                               r  io_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.893ns  (logic 4.993ns (63.257%)  route 2.900ns (36.743%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          2.900     4.364    gen_io_port_extRam[1].IOBUF_inst/T
    W13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.529     7.893 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.893    io_Mem_IO_ext[1]
    W13                                                               r  io_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            io_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.735ns  (logic 4.985ns (64.444%)  route 2.750ns (35.556%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          2.750     4.214    gen_io_port_extRam[0].IOBUF_inst/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521     7.735 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.735    io_Mem_IO_ext[0]
    W15                                                               r  io_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_IOBUF[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.611ns  (logic 4.667ns (61.312%)  route 2.945ns (38.688%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         LDCE                         0.000     0.000 r  io_COMM_BUS_IOBUF[0]_inst_i_2/G
    SLICE_X62Y34         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_IOBUF[0]_inst_i_2/Q
                         net (fo=1, routed)           0.510     1.069    io_COMM_BUS_IOBUF[0]_inst_i_2_n_0
    SLICE_X62Y34         LUT1 (Prop_lut1_I0_O)        0.124     1.193 f  io_COMM_BUS_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.435     3.628    io_COMM_BUS_IOBUF[0]_inst/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.984     7.611 r  io_COMM_BUS_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.611    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_IOBUF[15]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 4.714ns (64.021%)  route 2.649ns (35.979%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         LDCE                         0.000     0.000 r  io_COMM_BUS_IOBUF[15]_inst_i_2/G
    SLICE_X64Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_IOBUF[15]_inst_i_2/Q
                         net (fo=1, routed)           0.795     1.420    io_COMM_BUS_IOBUF[15]_inst_i_2_n_0
    SLICE_X64Y37         LUT1 (Prop_lut1_I0_O)        0.124     1.544 f  io_COMM_BUS_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.854     3.398    io_COMM_BUS_IOBUF[15]_inst/T
    T2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.965     7.363 r  io_COMM_BUS_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.363    io_COMM_BUS[15]
    T2                                                                r  io_COMM_BUS[15] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.191ns (63.886%)  route 0.108ns (36.114%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[0]/C
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[0]/Q
                         net (fo=2, routed)           0.108     0.254    IV_SAVER/sample_count_reg[0]
    SLICE_X58Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.299 r  IV_SAVER/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[0]
    SLICE_X58Y29         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.191ns (63.666%)  route 0.109ns (36.334%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[8]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[8]/Q
                         net (fo=2, routed)           0.109     0.255    IV_SAVER/sample_count_reg[8]
    SLICE_X58Y31         LUT3 (Prop_lut3_I0_O)        0.045     0.300 r  IV_SAVER/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[8]_i_1/O
                         net (fo=1, routed)           0.000     0.300    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[8]
    SLICE_X58Y31         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logic_resetter/reset_trig_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            logic_resetter/reset_trig_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.194ns (63.744%)  route 0.110ns (36.256%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE                         0.000     0.000 r  logic_resetter/reset_trig_reg/C
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  logic_resetter/reset_trig_reg/Q
                         net (fo=3, routed)           0.110     0.256    logic_resetter/RESET
    SLICE_X64Y35         LUT4 (Prop_lut4_I0_O)        0.048     0.304 r  logic_resetter/reset_trig__0_i_1/O
                         net (fo=1, routed)           0.000     0.304    logic_resetter/reset_trig
    SLICE_X64Y35         FDRE                                         r  logic_resetter/reset_trig_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/TOPORT_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.727%)  route 0.142ns (43.273%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=20, routed)          0.142     0.283    ram/Q[4]
    SLICE_X65Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.328 r  ram/TOPORT[9]_i_1/O
                         net (fo=1, routed)           0.000     0.328    ram/TOPORT[9]
    SLICE_X65Y30         FDRE                                         r  ram/TOPORT_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/TOPORT_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.554%)  route 0.143ns (43.446%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=20, routed)          0.143     0.284    ram/Q[4]
    SLICE_X65Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.329 r  ram/TOPORT[10]_i_1/O
                         net (fo=1, routed)           0.000     0.329    ram/TOPORT[10]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ram/TOPORT_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.191ns (56.783%)  route 0.145ns (43.217%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[10]/C
    SLICE_X59Y31         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[10]/Q
                         net (fo=2, routed)           0.145     0.291    IV_SAVER/sample_count_reg[10]
    SLICE_X60Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.336 r  IV_SAVER/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[10]_i_1/O
                         net (fo=1, routed)           0.000     0.336    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[10]
    SLICE_X60Y32         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.191ns (56.447%)  route 0.147ns (43.553%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[14]/C
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count_reg[14]/Q
                         net (fo=2, routed)           0.147     0.293    IV_SAVER/sample_count_reg[14]
    SLICE_X60Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.338 r  IV_SAVER/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[14]_i_1/O
                         net (fo=1, routed)           0.000     0.338    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[14]
    SLICE_X60Y32         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[4].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_15_0_0__7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.163ns (47.244%)  route 0.182ns (52.756%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         LDCE                         0.000     0.000 r  gen_comm_port[4].commport/TORAM_reg/G
    SLICE_X65Y25         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[4].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.182     0.345    ram/RAM_reg_0_15_0_0__7/D
    SLICE_X64Y28         RAMS32                                       r  ram/RAM_reg_0_15_0_0__7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[5].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_15_0_0__9/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.163ns (47.210%)  route 0.182ns (52.790%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         LDCE                         0.000     0.000 r  gen_comm_port[5].commport/TORAM_reg/G
    SLICE_X65Y25         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[5].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.182     0.345    ram/RAM_reg_0_15_0_0__9/D
    SLICE_X64Y28         RAMS32                                       r  ram/RAM_reg_0_15_0_0__9/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[1].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_15_0_0__2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.163ns (46.854%)  route 0.185ns (53.146%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         LDCE                         0.000     0.000 r  gen_comm_port[1].commport/TORAM_reg/G
    SLICE_X62Y32         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[1].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.185     0.348    ram/RAM_reg_0_15_0_0__2/D
    SLICE_X60Y31         RAMS32                                       r  ram/RAM_reg_0_15_0_0__2/SP/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen1/stop_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 4.160ns (52.162%)  route 3.815ns (47.838%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.632    24.139    PulseGen1/CLK
    SLICE_X60Y35         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_fdce_C_Q)         0.524    24.663 f  PulseGen1/stop_reg/Q
                         net (fo=1, routed)           0.567    25.230    PulseGen1/stop
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.124    25.354 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          3.248    28.602    o_pulse_out_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512    32.115 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000    32.115    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.084ns  (logic 0.674ns (32.338%)  route 1.410ns (67.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    24.137    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    24.661 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.625    25.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X58Y34         LUT1 (Prop_lut1_I0_O)        0.150    25.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.785    26.221    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.084ns  (logic 0.674ns (32.338%)  route 1.410ns (67.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    24.137    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    24.661 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.625    25.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X58Y34         LUT1 (Prop_lut1_I0_O)        0.150    25.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.785    26.221    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.084ns  (logic 0.674ns (32.338%)  route 1.410ns (67.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    24.137    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    24.661 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.625    25.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X58Y34         LUT1 (Prop_lut1_I0_O)        0.150    25.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.785    26.221    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.084ns  (logic 0.674ns (32.338%)  route 1.410ns (67.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    24.137    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    24.661 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.625    25.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X58Y34         LUT1 (Prop_lut1_I0_O)        0.150    25.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.785    26.221    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.084ns  (logic 0.674ns (32.338%)  route 1.410ns (67.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    24.137    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    24.661 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.625    25.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X58Y34         LUT1 (Prop_lut1_I0_O)        0.150    25.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.785    26.221    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.084ns  (logic 0.674ns (32.338%)  route 1.410ns (67.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    24.137    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    24.661 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.625    25.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X58Y34         LUT1 (Prop_lut1_I0_O)        0.150    25.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.785    26.221    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.084ns  (logic 0.674ns (32.338%)  route 1.410ns (67.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    24.137    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    24.661 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.625    25.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X58Y34         LUT1 (Prop_lut1_I0_O)        0.150    25.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.785    26.221    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.084ns  (logic 0.674ns (32.338%)  route 1.410ns (67.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    24.137    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    24.661 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.625    25.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X58Y34         LUT1 (Prop_lut1_I0_O)        0.150    25.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.785    26.221    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.941ns  (logic 0.674ns (34.721%)  route 1.267ns (65.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.630    24.137    MEM_DIST1/w_MEM_CLK
    SLICE_X60Y34         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    24.661 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=7, routed)           0.625    25.286    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X58Y34         LUT1 (Prop_lut1_I0_O)        0.150    25.436 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          0.642    26.078    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PulseGen1/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.853ns  (logic 0.337ns (39.493%)  route 0.516ns (60.507%))
  Logic Levels:           0  
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.513    -1.463    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.337    -1.126 f  PulseGen1/done_reg/Q
                         net (fo=3, routed)           0.516    -0.609    PulseGen1/Pulse_complete
    SLICE_X59Y35         FDCE                                         f  PulseGen1/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.515ns  (logic 1.284ns (36.540%)  route 2.230ns (63.460%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.993     0.623    o_pulse_out_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     1.836 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.836    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_Mem_Addr_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.348ns (57.666%)  route 0.990ns (42.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.353    -0.017    EXT_MEM_RW1/CLK
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     0.124 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/Q
                         net (fo=1, routed)           0.990     1.114    o_Mem_Addr_ext_OBUF[7]
    W19                  OBUF (Prop_obuf_I_O)         1.207     2.321 r  o_Mem_Addr_ext_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.321    o_Mem_Addr_ext[7]
    W19                                                               r  o_Mem_Addr_ext[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_Mem_Addr_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.356ns (56.099%)  route 1.061ns (43.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.353    -0.017    EXT_MEM_RW1/CLK
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.124 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/Q
                         net (fo=1, routed)           1.061     1.185    o_Mem_Addr_ext_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         1.215     2.400 r  o_Mem_Addr_ext_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.400    o_Mem_Addr_ext[5]
    P18                                                               r  o_Mem_Addr_ext[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_Mem_Addr_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.361ns (52.647%)  route 1.224ns (47.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.353    -0.017    EXT_MEM_RW1/CLK
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.124 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/Q
                         net (fo=1, routed)           1.224     1.348    o_Mem_Addr_ext_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.220     2.568 r  o_Mem_Addr_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.568    o_Mem_Addr_ext[1]
    M19                                                               r  o_Mem_Addr_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_Mem_Addr_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.350ns (51.838%)  route 1.254ns (48.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.353    -0.017    EXT_MEM_RW1/CLK
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.124 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/Q
                         net (fo=1, routed)           1.254     1.378    o_Mem_Addr_ext_OBUF[0]
    M18                  OBUF (Prop_obuf_I_O)         1.209     2.587 r  o_Mem_Addr_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.587    o_Mem_Addr_ext[0]
    M18                                                               r  o_Mem_Addr_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nWE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_Mem_nWE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.345ns (51.272%)  route 1.279ns (48.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.361    -0.009    EXT_MEM_RW1/CLK
    SLICE_X62Y30         FDRE                                         r  EXT_MEM_RW1/nWE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     0.132 r  EXT_MEM_RW1/nWE_reg/Q
                         net (fo=1, routed)           1.279     1.411    o_Mem_nWE_ext_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.615 r  o_Mem_nWE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.615    o_Mem_nWE_ext
    R19                                                               r  o_Mem_nWE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nOE_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_Mem_nOE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.339ns (49.741%)  route 1.353ns (50.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.316    -0.054    EXT_MEM_RW1/CLK
    SLICE_X63Y33         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDSE (Prop_fdse_C_Q)         0.141     0.087 r  EXT_MEM_RW1/nOE_reg/Q
                         net (fo=1, routed)           1.353     1.440    o_Mem_nOE_ext_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.637 r  o_Mem_nOE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.637    o_Mem_nOE_ext
    P19                                                               r  o_Mem_nOE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_Mem_Addr_ext[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.374ns (51.826%)  route 1.277ns (48.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.362    -0.008    EXT_MEM_RW1/CLK
    SLICE_X56Y30         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.164     0.156 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/Q
                         net (fo=1, routed)           1.277     1.433    o_Mem_Addr_ext_OBUF[10]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.642 r  o_Mem_Addr_ext_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.642    o_Mem_Addr_ext[10]
    W18                                                               r  o_Mem_Addr_ext[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            o_Mem_Addr_ext[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.384ns (51.738%)  route 1.291ns (48.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.748    -0.415    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.370 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.353    -0.017    EXT_MEM_RW1/CLK
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.128     0.111 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/Q
                         net (fo=1, routed)           1.291     1.402    o_Mem_Addr_ext_OBUF[8]
    U19                  OBUF (Prop_obuf_I_O)         1.256     2.658 r  o_Mem_Addr_ext_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.658    o_Mem_Addr_ext[8]
    U19                                                               r  o_Mem_Addr_ext[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.616ns (23.086%)  route 5.384ns (76.914%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.482     7.000    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.661    -0.309    EXT_MEM_RW1/CLK
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.616ns (23.086%)  route 5.384ns (76.914%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.482     7.000    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.661    -0.309    EXT_MEM_RW1/CLK
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.616ns (23.086%)  route 5.384ns (76.914%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.482     7.000    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.661    -0.309    EXT_MEM_RW1/CLK
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.000ns  (logic 1.616ns (23.086%)  route 5.384ns (76.914%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.482     7.000    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.661    -0.309    EXT_MEM_RW1/CLK
    SLICE_X59Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.616ns (23.288%)  route 5.323ns (76.712%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.421     6.939    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.639    -0.331    EXT_MEM_RW1/CLK
    SLICE_X60Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.616ns (23.288%)  route 5.323ns (76.712%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.421     6.939    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.639    -0.331    EXT_MEM_RW1/CLK
    SLICE_X60Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[15]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 1.616ns (23.728%)  route 5.194ns (76.272%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.293     6.810    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.661    -0.309    EXT_MEM_RW1/CLK
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 1.616ns (23.728%)  route 5.194ns (76.272%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.293     6.810    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.661    -0.309    EXT_MEM_RW1/CLK
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 1.616ns (23.728%)  route 5.194ns (76.272%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.293     6.810    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.661    -0.309    EXT_MEM_RW1/CLK
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/C

Slack:                    inf
  Source:                 i_ADC_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.810ns  (logic 1.616ns (23.728%)  route 5.194ns (76.272%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_DnB
    K18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i_ADC_DnB_IBUF_inst/O
                         net (fo=61, routed)          3.902     5.366    EXT_MEM_RW1/i_ADC_DnB_IBUF
    SLICE_X62Y30         LUT3 (Prop_lut3_I1_O)        0.152     5.518 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          1.293     6.810    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.906    -1.070    PulseGen1/CLK
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.100    -0.970 r  PulseGen1/o_pulse_out_OBUF_inst_i_1/O
                         net (fo=29, routed)          0.661    -0.309    EXT_MEM_RW1/CLK
    SLICE_X58Y27         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X59Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.119     0.260    PulseGen1/run
    SLICE_X58Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.305 r  PulseGen1/active_i_1/O
                         net (fo=1, routed)           0.000     0.305    PulseGen1/active_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.859    -0.812    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/active_reg/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X59Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.120     0.261    PulseGen1/run
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.306 r  PulseGen1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    PulseGen1/count[0]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  PulseGen1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.859    -0.812    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/count_reg[0]/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X59Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.119     0.260    PulseGen1/run
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.048     0.308 r  PulseGen1/done_i_1/O
                         net (fo=1, routed)           0.000     0.308    PulseGen1/done_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  PulseGen1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.859    -0.812    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/done_reg/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X59Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.120     0.261    PulseGen1/run
    SLICE_X58Y35         LUT4 (Prop_lut4_I3_O)        0.049     0.310 r  PulseGen1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    PulseGen1/count[2]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  PulseGen1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.859    -0.812    PulseGen1/CLK
    SLICE_X58Y35         FDRE                                         r  PulseGen1/count_reg[2]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.024%)  route 0.140ns (42.976%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/Q
                         net (fo=1, routed)           0.140     0.281    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]
    SLICE_X58Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.326 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000     0.326    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.857    24.186    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y33         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.725%)  route 0.141ns (40.275%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/Q
                         net (fo=1, routed)           0.141     0.305    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[10]
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.045     0.350 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[10]_i_1/O
                         net (fo=1, routed)           0.000     0.350    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[10]_i_1_n_0
    SLICE_X58Y32         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.856    24.185    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y32         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.555%)  route 0.142ns (40.445%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/Q
                         net (fo=1, routed)           0.142     0.306    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[12]
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.045     0.351 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1/O
                         net (fo=1, routed)           0.000     0.351    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1_n_0
    SLICE_X58Y32         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.856    24.185    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y32         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.880%)  route 0.187ns (50.120%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/C
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/Q
                         net (fo=1, routed)           0.187     0.328    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[2]
    SLICE_X58Y28         LUT4 (Prop_lut4_I2_O)        0.045     0.373 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1_n_0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.852    24.181    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.269%)  route 0.199ns (51.731%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/C
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/Q
                         net (fo=1, routed)           0.199     0.340    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[4]
    SLICE_X59Y28         LUT4 (Prop_lut4_I2_O)        0.045     0.385 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[4]_i_1_n_0
    SLICE_X59Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.852    24.181    MEM_DIST1/w_MEM_CLK
    SLICE_X59Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.194%)  route 0.217ns (53.806%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/Q
                         net (fo=1, routed)           0.217     0.358    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]
    SLICE_X58Y28         LUT4 (Prop_lut4_I2_O)        0.045     0.403 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.403    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  i_XCO (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.852    24.181    MEM_DIST1/w_MEM_CLK
    SLICE_X58Y28         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C  (IS_INVERTED)





