\hypertarget{group___f_m_c___l_l___n_o_r___s_r_a_m___controller}{}\section{F\+MC N\+O\+R/\+S\+R\+AM Controller}
\label{group___f_m_c___l_l___n_o_r___s_r_a_m___controller}\index{F\+M\+C N\+O\+R/\+S\+R\+A\+M Controller@{F\+M\+C N\+O\+R/\+S\+R\+A\+M Controller}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___f_m_c___n_o_r_s_r_a_m___bank}{F\+M\+C N\+O\+R/\+S\+R\+A\+M Bank}
\item 
\hyperlink{group___f_m_c___data___address___bus___multiplexing}{F\+M\+C Data Address Bus Multiplexing}
\item 
\hyperlink{group___f_m_c___memory___type}{F\+M\+C Memory Type}
\item 
\hyperlink{group___f_m_c___n_o_r_s_r_a_m___data___width}{F\+M\+C N\+O\+R\+S\+R\+A\+M Data Width}
\item 
\hyperlink{group___f_m_c___n_o_r_s_r_a_m___flash___access}{F\+M\+C N\+O\+R/\+S\+R\+A\+M Flash Access}
\item 
\hyperlink{group___f_m_c___burst___access___mode}{F\+M\+C Burst Access Mode}
\item 
\hyperlink{group___f_m_c___wait___signal___polarity}{F\+M\+C Wait Signal Polarity}
\item 
\hyperlink{group___f_m_c___wrap___mode}{F\+M\+C Wrap Mode}
\item 
\hyperlink{group___f_m_c___wait___timing}{F\+M\+C Wait Timing}
\item 
\hyperlink{group___f_m_c___write___operation}{F\+M\+C Write Operation}
\item 
\hyperlink{group___f_m_c___wait___signal}{F\+M\+C Wait Signal}
\item 
\hyperlink{group___f_m_c___extended___mode}{F\+M\+C Extended Mode}
\item 
\hyperlink{group___f_m_c___asynchronous_wait}{F\+M\+C Asynchronous Wait}
\item 
\hyperlink{group___f_m_c___page___size}{F\+M\+C Page Size}
\item 
\hyperlink{group___f_m_c___write___f_i_f_o}{F\+M\+C Write F\+I\+FO}
\item 
\hyperlink{group___f_m_c___write___burst}{F\+M\+C Write Burst}
\item 
\hyperlink{group___f_m_c___continous___clock}{F\+M\+C Continuous Clock}
\item 
\hyperlink{group___f_m_c___access___mode}{F\+M\+C Access Mode}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
