../Core/Src/tim.c:40:6:MX_TIM1_Init	10
../Core/Src/tim.c:122:6:MX_TIM2_Init	3
../Core/Src/tim.c:166:6:MX_TIM3_Init	3
../Core/Src/tim.c:210:6:MX_TIM4_Init	3
../Core/Src/tim.c:254:6:MX_TIM5_Init	3
../Core/Src/tim.c:298:6:MX_TIM7_Init	3
../Core/Src/tim.c:331:6:MX_TIM9_Init	6
../Core/Src/tim.c:382:6:MX_TIM10_Init	4
../Core/Src/tim.c:423:6:MX_TIM11_Init	4
../Core/Src/tim.c:464:6:MX_TIM12_Init	5
../Core/Src/tim.c:511:6:MX_TIM13_Init	4
../Core/Src/tim.c:551:6:HAL_TIM_Base_MspInit	8
../Core/Src/tim.c:637:6:HAL_TIM_Encoder_MspInit	5
../Core/Src/tim.c:755:6:HAL_TIM_MspPostInit	5
../Core/Src/tim.c:849:6:HAL_TIM_Base_MspDeInit	8
../Core/Src/tim.c:940:6:HAL_TIM_Encoder_MspDeInit	5
