Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 26 20:08:34 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[11]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[13]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[14]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[15]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[16]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: Pong/datapath/NES_delay_counter_left/processQ_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 133 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.887        0.000                      0                  305        0.038        0.000                      0                  305        3.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         32.887        0.000                      0                  305        0.202        0.000                      0                  305       19.363        0.000                       0                   135  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       32.902        0.000                      0                  305        0.202        0.000                      0                  305       19.363        0.000                       0                   135  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         32.887        0.000                      0                  305        0.038        0.000                      0                  305  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       32.887        0.000                      0                  305        0.038        0.000                      0                  305  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.164    38.404    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.676    Pong/datapath/NES_delay_counter_left/processQ_reg[16]
  -------------------------------------------------------------------
                         required time                         37.676    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[17]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.164    38.404    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.676    Pong/datapath/NES_delay_counter_left/processQ_reg[17]
  -------------------------------------------------------------------
                         required time                         37.676    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[18]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.164    38.404    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.676    Pong/datapath/NES_delay_counter_left/processQ_reg[18]
  -------------------------------------------------------------------
                         required time                         37.676    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             33.051ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.531ns (24.417%)  route 4.739ns (75.583%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.845     4.736    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X18Y101        LUT5 (Prop_lut5_I4_O)        0.152     4.888 r  Pong/datapath/leftPaddle[1]_i_1/O
                         net (fo=1, routed)           0.336     5.224    Pong/datapath/p_2_in[1]
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.593    38.678    
                         clock uncertainty           -0.164    38.515    
    SLICE_X18Y101        FDRE (Setup_fdre_C_D)       -0.240    38.275    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 33.051    

Slack (MET) :             33.098ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205    38.285    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.098    

Slack (MET) :             33.098ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205    38.285    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.098    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X18Y100        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y100        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X18Y100        FDSE (Setup_fdse_C_CE)      -0.169    38.321    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X18Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X18Y100        FDRE (Setup_fdre_C_CE)      -0.169    38.321    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.503ns (24.670%)  route 4.590ns (75.330%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.514     5.046    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.571    38.656    
                         clock uncertainty           -0.164    38.493    
    SLICE_X19Y101        FDSE (Setup_fdse_C_CE)      -0.205    38.288    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 33.242    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.503ns (24.670%)  route 4.590ns (75.330%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.514     5.046    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.571    38.656    
                         clock uncertainty           -0.164    38.493    
    SLICE_X19Y101        FDSE (Setup_fdse_C_CE)      -0.205    38.288    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 33.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X5Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.372    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X4Y102         LUT5 (Prop_lut5_I1_O)        0.049    -0.323 r  Pong/datapath/NES_counter_left/processQ[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.323    Pong/datapath/NES_counter_left/p_0_in__1[4]
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[4]/C
                         clock pessimism              0.253    -0.632    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.107    -0.525    Pong/datapath/NES_counter_left/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X5Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.372    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X4Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.327 r  Pong/datapath/NES_counter_left/processQ[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.327    Pong/datapath/NES_counter_left/p_0_in__1[3]
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
                         clock pessimism              0.253    -0.632    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092    -0.540    Pong/datapath/NES_counter_left/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.198%)  route 0.152ns (41.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y104         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.357    Pong/datapath/NES_wire_Left[3]
    SLICE_X8Y103         LUT1 (Prop_lut1_I0_O)        0.048    -0.309 r  Pong/datapath/old_NES_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    Pong/datapath/NES_activity_Left2[3]
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/C
                         clock pessimism              0.258    -0.657    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.131    -0.526    Pong/datapath/old_NES_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X8Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/Q
                         net (fo=3, routed)           0.138    -0.370    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[17]
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/C
                         clock pessimism              0.255    -0.660    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)         0.066    -0.594    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y104         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.357    Pong/datapath/NES_wire_Left[3]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.045    -0.312 r  Pong/datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    Pong/datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
                         clock pessimism              0.258    -0.657    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.120    -0.537    Pong/datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.524%)  route 0.183ns (56.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/Q
                         net (fo=4, routed)           0.183    -0.349    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[2]
    SLICE_X10Y105        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X10Y105        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/C
                         clock pessimism              0.280    -0.635    
    SLICE_X10Y105        FDRE (Hold_fdre_C_D)         0.059    -0.576    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.413ns (73.335%)  route 0.150ns (26.665%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.694    -0.605    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y98          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Pong/datapath/NES_delay_counter_left/processQ_reg[10]/Q
                         net (fo=4, routed)           0.149    -0.292    Pong/datapath/NES_delay_counter_left/ballClk_Q[10]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.136 r  Pong/datapath/NES_delay_counter_left/processQ_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.136    Pong/datapath/NES_delay_counter_left/processQ_reg[8]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.096 r  Pong/datapath/NES_delay_counter_left/processQ_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.095    Pong/datapath/NES_delay_counter_left/processQ_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.042 r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.042    Pong/datapath/NES_delay_counter_left/processQ_reg[16]_i_1_n_7
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.900    -0.914    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/C
                         clock pessimism              0.509    -0.405    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134    -0.271    Pong/datapath/NES_delay_counter_left/processQ_reg[16]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_activity_Left_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.379    Pong/datapath/p_0_in_0
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.045    -0.334 r  Pong/datapath/NES_activity_Left[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Pong/datapath/NES_activity_Left[1]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[1]/C
                         clock pessimism              0.255    -0.660    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.092    -0.568    Pong/datapath/NES_activity_Left_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_activity_Left_reg[3]/Q
                         net (fo=7, routed)           0.129    -0.380    Pong/datapath/p_0_in_0
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.045    -0.335 r  Pong/datapath/NES_activity_Left[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    Pong/datapath/NES_activity_Left[0]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[0]/C
                         clock pessimism              0.255    -0.660    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.091    -0.569    Pong/datapath/NES_activity_Left_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.047%)  route 0.157ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X8Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=7, routed)           0.157    -0.352    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X9Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.255    -0.660    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.070    -0.590    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X9Y105     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y106     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y106     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y106     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y105     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y98      Pong/datapath/NES_delay_counter_left/processQ_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y98      Pong/datapath/NES_delay_counter_left/processQ_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y98      Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y98      Pong/datapath/NES_delay_counter_left/processQ_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y99      Pong/datapath/NES_delay_counter_left/processQ_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y99      Pong/datapath/NES_delay_counter_left/processQ_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y111     Pong/datapath/NES_activity_Right_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y111     Pong/datapath/NES_activity_Right_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y111     Pong/datapath/NES_activity_Right_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y111     Pong/datapath/NES_activity_Right_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y96      Pong/datapath/NES_delay_counter_left/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y96      Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.902ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.148    38.419    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.691    Pong/datapath/NES_delay_counter_left/processQ_reg[16]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.902    

Slack (MET) :             32.902ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[17]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.148    38.419    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.691    Pong/datapath/NES_delay_counter_left/processQ_reg[17]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.902    

Slack (MET) :             32.902ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[18]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.148    38.419    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.691    Pong/datapath/NES_delay_counter_left/processQ_reg[18]
  -------------------------------------------------------------------
                         required time                         37.691    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.902    

Slack (MET) :             33.067ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.531ns (24.417%)  route 4.739ns (75.583%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.845     4.736    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X18Y101        LUT5 (Prop_lut5_I4_O)        0.152     4.888 r  Pong/datapath/leftPaddle[1]_i_1/O
                         net (fo=1, routed)           0.336     5.224    Pong/datapath/p_2_in[1]
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.593    38.678    
                         clock uncertainty           -0.148    38.530    
    SLICE_X18Y101        FDRE (Setup_fdre_C_D)       -0.240    38.290    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.290    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 33.067    

Slack (MET) :             33.114ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.148    38.505    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205    38.300    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.114    

Slack (MET) :             33.114ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.148    38.505    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205    38.300    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.300    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.114    

Slack (MET) :             33.150ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X18Y100        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y100        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.148    38.505    
    SLICE_X18Y100        FDSE (Setup_fdse_C_CE)      -0.169    38.336    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.150    

Slack (MET) :             33.150ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X18Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.148    38.505    
    SLICE_X18Y100        FDRE (Setup_fdre_C_CE)      -0.169    38.336    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.150    

Slack (MET) :             33.258ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.503ns (24.670%)  route 4.590ns (75.330%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.514     5.046    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.571    38.656    
                         clock uncertainty           -0.148    38.508    
    SLICE_X19Y101        FDSE (Setup_fdse_C_CE)      -0.205    38.303    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 33.258    

Slack (MET) :             33.258ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.503ns (24.670%)  route 4.590ns (75.330%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.514     5.046    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.571    38.656    
                         clock uncertainty           -0.148    38.508    
    SLICE_X19Y101        FDSE (Setup_fdse_C_CE)      -0.205    38.303    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.303    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 33.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X5Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.372    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X4Y102         LUT5 (Prop_lut5_I1_O)        0.049    -0.323 r  Pong/datapath/NES_counter_left/processQ[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.323    Pong/datapath/NES_counter_left/p_0_in__1[4]
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[4]/C
                         clock pessimism              0.253    -0.632    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.107    -0.525    Pong/datapath/NES_counter_left/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X5Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.372    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X4Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.327 r  Pong/datapath/NES_counter_left/processQ[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.327    Pong/datapath/NES_counter_left/p_0_in__1[3]
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
                         clock pessimism              0.253    -0.632    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092    -0.540    Pong/datapath/NES_counter_left/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.198%)  route 0.152ns (41.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y104         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.357    Pong/datapath/NES_wire_Left[3]
    SLICE_X8Y103         LUT1 (Prop_lut1_I0_O)        0.048    -0.309 r  Pong/datapath/old_NES_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    Pong/datapath/NES_activity_Left2[3]
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/C
                         clock pessimism              0.258    -0.657    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.131    -0.526    Pong/datapath/old_NES_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X8Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/Q
                         net (fo=3, routed)           0.138    -0.370    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[17]
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/C
                         clock pessimism              0.255    -0.660    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)         0.066    -0.594    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y104         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.357    Pong/datapath/NES_wire_Left[3]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.045    -0.312 r  Pong/datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    Pong/datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
                         clock pessimism              0.258    -0.657    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.120    -0.537    Pong/datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.524%)  route 0.183ns (56.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/Q
                         net (fo=4, routed)           0.183    -0.349    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[2]
    SLICE_X10Y105        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X10Y105        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/C
                         clock pessimism              0.280    -0.635    
    SLICE_X10Y105        FDRE (Hold_fdre_C_D)         0.059    -0.576    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.413ns (73.335%)  route 0.150ns (26.665%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.694    -0.605    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y98          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Pong/datapath/NES_delay_counter_left/processQ_reg[10]/Q
                         net (fo=4, routed)           0.149    -0.292    Pong/datapath/NES_delay_counter_left/ballClk_Q[10]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.136 r  Pong/datapath/NES_delay_counter_left/processQ_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.136    Pong/datapath/NES_delay_counter_left/processQ_reg[8]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.096 r  Pong/datapath/NES_delay_counter_left/processQ_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.095    Pong/datapath/NES_delay_counter_left/processQ_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.042 r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.042    Pong/datapath/NES_delay_counter_left/processQ_reg[16]_i_1_n_7
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.900    -0.914    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/C
                         clock pessimism              0.509    -0.405    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134    -0.271    Pong/datapath/NES_delay_counter_left/processQ_reg[16]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_activity_Left_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.379    Pong/datapath/p_0_in_0
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.045    -0.334 r  Pong/datapath/NES_activity_Left[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Pong/datapath/NES_activity_Left[1]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[1]/C
                         clock pessimism              0.255    -0.660    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.092    -0.568    Pong/datapath/NES_activity_Left_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_activity_Left_reg[3]/Q
                         net (fo=7, routed)           0.129    -0.380    Pong/datapath/p_0_in_0
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.045    -0.335 r  Pong/datapath/NES_activity_Left[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    Pong/datapath/NES_activity_Left[0]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[0]/C
                         clock pessimism              0.255    -0.660    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.091    -0.569    Pong/datapath/NES_activity_Left_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.047%)  route 0.157ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X8Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=7, routed)           0.157    -0.352    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X9Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.255    -0.660    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.070    -0.590    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         39.725      38.725     SLICE_X9Y105     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y106     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y106     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X9Y106     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X8Y105     Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y98      Pong/datapath/NES_delay_counter_left/processQ_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y98      Pong/datapath/NES_delay_counter_left/processQ_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y98      Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y98      Pong/datapath/NES_delay_counter_left/processQ_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y99      Pong/datapath/NES_delay_counter_left/processQ_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y99      Pong/datapath/NES_delay_counter_left/processQ_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X14Y111    Pong/control_unit/FSM_sequential_state_ballMovement_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y111     Pong/datapath/NES_activity_Right_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y111     Pong/datapath/NES_activity_Right_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X9Y111     Pong/datapath/NES_activity_Right_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y111     Pong/datapath/NES_activity_Right_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y96      Pong/datapath/NES_delay_counter_left/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y96      Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X8Y97      Pong/datapath/NES_delay_counter_left/processQ_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.164    38.404    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.676    Pong/datapath/NES_delay_counter_left/processQ_reg[16]
  -------------------------------------------------------------------
                         required time                         37.676    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[17]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.164    38.404    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.676    Pong/datapath/NES_delay_counter_left/processQ_reg[17]
  -------------------------------------------------------------------
                         required time                         37.676    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[18]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.164    38.404    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.676    Pong/datapath/NES_delay_counter_left/processQ_reg[18]
  -------------------------------------------------------------------
                         required time                         37.676    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             33.051ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.531ns (24.417%)  route 4.739ns (75.583%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.845     4.736    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X18Y101        LUT5 (Prop_lut5_I4_O)        0.152     4.888 r  Pong/datapath/leftPaddle[1]_i_1/O
                         net (fo=1, routed)           0.336     5.224    Pong/datapath/p_2_in[1]
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.593    38.678    
                         clock uncertainty           -0.164    38.515    
    SLICE_X18Y101        FDRE (Setup_fdre_C_D)       -0.240    38.275    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 33.051    

Slack (MET) :             33.098ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205    38.285    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.098    

Slack (MET) :             33.098ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205    38.285    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.098    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X18Y100        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y100        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X18Y100        FDSE (Setup_fdse_C_CE)      -0.169    38.321    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X18Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X18Y100        FDRE (Setup_fdre_C_CE)      -0.169    38.321    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.503ns (24.670%)  route 4.590ns (75.330%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.514     5.046    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.571    38.656    
                         clock uncertainty           -0.164    38.493    
    SLICE_X19Y101        FDSE (Setup_fdse_C_CE)      -0.205    38.288    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 33.242    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.503ns (24.670%)  route 4.590ns (75.330%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.514     5.046    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.571    38.656    
                         clock uncertainty           -0.164    38.493    
    SLICE_X19Y101        FDSE (Setup_fdse_C_CE)      -0.205    38.288    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 33.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X5Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.372    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X4Y102         LUT5 (Prop_lut5_I1_O)        0.049    -0.323 r  Pong/datapath/NES_counter_left/processQ[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.323    Pong/datapath/NES_counter_left/p_0_in__1[4]
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[4]/C
                         clock pessimism              0.253    -0.632    
                         clock uncertainty            0.164    -0.468    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.107    -0.361    Pong/datapath/NES_counter_left/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X5Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.372    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X4Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.327 r  Pong/datapath/NES_counter_left/processQ[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.327    Pong/datapath/NES_counter_left/p_0_in__1[3]
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
                         clock pessimism              0.253    -0.632    
                         clock uncertainty            0.164    -0.468    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092    -0.376    Pong/datapath/NES_counter_left/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.198%)  route 0.152ns (41.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y104         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.357    Pong/datapath/NES_wire_Left[3]
    SLICE_X8Y103         LUT1 (Prop_lut1_I0_O)        0.048    -0.309 r  Pong/datapath/old_NES_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    Pong/datapath/NES_activity_Left2[3]
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/C
                         clock pessimism              0.258    -0.657    
                         clock uncertainty            0.164    -0.493    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.131    -0.362    Pong/datapath/old_NES_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X8Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/Q
                         net (fo=3, routed)           0.138    -0.370    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[17]
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/C
                         clock pessimism              0.255    -0.660    
                         clock uncertainty            0.164    -0.496    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)         0.066    -0.430    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y104         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.357    Pong/datapath/NES_wire_Left[3]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.045    -0.312 r  Pong/datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    Pong/datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
                         clock pessimism              0.258    -0.657    
                         clock uncertainty            0.164    -0.493    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.120    -0.373    Pong/datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.524%)  route 0.183ns (56.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/Q
                         net (fo=4, routed)           0.183    -0.349    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[2]
    SLICE_X10Y105        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X10Y105        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/C
                         clock pessimism              0.280    -0.635    
                         clock uncertainty            0.164    -0.471    
    SLICE_X10Y105        FDRE (Hold_fdre_C_D)         0.059    -0.412    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.413ns (73.335%)  route 0.150ns (26.665%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.694    -0.605    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y98          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Pong/datapath/NES_delay_counter_left/processQ_reg[10]/Q
                         net (fo=4, routed)           0.149    -0.292    Pong/datapath/NES_delay_counter_left/ballClk_Q[10]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.136 r  Pong/datapath/NES_delay_counter_left/processQ_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.136    Pong/datapath/NES_delay_counter_left/processQ_reg[8]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.096 r  Pong/datapath/NES_delay_counter_left/processQ_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.095    Pong/datapath/NES_delay_counter_left/processQ_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.042 r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.042    Pong/datapath/NES_delay_counter_left/processQ_reg[16]_i_1_n_7
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.900    -0.914    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/C
                         clock pessimism              0.509    -0.405    
                         clock uncertainty            0.164    -0.241    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134    -0.107    Pong/datapath/NES_delay_counter_left/processQ_reg[16]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_activity_Left_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.379    Pong/datapath/p_0_in_0
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.045    -0.334 r  Pong/datapath/NES_activity_Left[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Pong/datapath/NES_activity_Left[1]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[1]/C
                         clock pessimism              0.255    -0.660    
                         clock uncertainty            0.164    -0.496    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.092    -0.404    Pong/datapath/NES_activity_Left_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_activity_Left_reg[3]/Q
                         net (fo=7, routed)           0.129    -0.380    Pong/datapath/p_0_in_0
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.045    -0.335 r  Pong/datapath/NES_activity_Left[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    Pong/datapath/NES_activity_Left[0]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[0]/C
                         clock pessimism              0.255    -0.660    
                         clock uncertainty            0.164    -0.496    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.091    -0.405    Pong/datapath/NES_activity_Left_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.047%)  route 0.157ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X8Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=7, routed)           0.157    -0.352    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X9Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.255    -0.660    
                         clock uncertainty            0.164    -0.496    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.070    -0.426    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.164    38.404    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.676    Pong/datapath/NES_delay_counter_left/processQ_reg[16]
  -------------------------------------------------------------------
                         required time                         37.676    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[17]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.164    38.404    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.676    Pong/datapath/NES_delay_counter_left/processQ_reg[17]
  -------------------------------------------------------------------
                         required time                         37.676    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.036ns (18.295%)  route 4.627ns (81.705%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.945    -0.874    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y96          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518    -0.356 r  Pong/datapath/NES_delay_counter_left/processQ_reg[3]/Q
                         net (fo=2, routed)           1.075     0.719    Pong/datapath/NES_delay_counter_left/ballClk_Q[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I0_O)        0.124     0.843 f  Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6/O
                         net (fo=2, routed)           0.821     1.665    Pong/datapath/NES_delay_counter_left/ball_center_x_proc[9]_i_6_n_0
    SLICE_X9Y97          LUT3 (Prop_lut3_I2_O)        0.124     1.789 r  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7/O
                         net (fo=2, routed)           0.808     2.596    Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_7_n_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I0_O)        0.124     2.720 f  Pong/datapath/NES_delay_counter_left/FSM_onehot_state_NESController[18]_i_3/O
                         net (fo=3, routed)           0.957     3.677    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_3
    SLICE_X8Y102         LUT3 (Prop_lut3_I1_O)        0.146     3.823 r  Pong/control_unit/NES_Controller_Left/processQ[0]_i_1__2/O
                         net (fo=19, routed)          0.966     4.789    Pong/datapath/NES_delay_counter_left/processQ_reg[0]_0
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[18]/C
                         clock pessimism              0.482    38.567    
                         clock uncertainty           -0.164    38.404    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.728    37.676    Pong/datapath/NES_delay_counter_left/processQ_reg[18]
  -------------------------------------------------------------------
                         required time                         37.676    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             33.051ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.531ns (24.417%)  route 4.739ns (75.583%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.845     4.736    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X18Y101        LUT5 (Prop_lut5_I4_O)        0.152     4.888 r  Pong/datapath/leftPaddle[1]_i_1/O
                         net (fo=1, routed)           0.336     5.224    Pong/datapath/p_2_in[1]
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
                         clock pessimism              0.593    38.678    
                         clock uncertainty           -0.164    38.515    
    SLICE_X18Y101        FDRE (Setup_fdre_C_D)       -0.240    38.275    Pong/datapath/leftPaddle_reg[1]
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                 33.051    

Slack (MET) :             33.098ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[8]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205    38.285    Pong/datapath/leftPaddle_reg[8]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.098    

Slack (MET) :             33.098ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[9]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205    38.285    Pong/datapath/leftPaddle_reg[9]
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.098    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X18Y100        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y100        FDSE                                         r  Pong/datapath/leftPaddle_reg[4]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X18Y100        FDSE (Setup_fdse_C_CE)      -0.169    38.321    Pong/datapath/leftPaddle_reg[4]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.134ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.503ns (24.112%)  route 4.730ns (75.888%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.654     5.187    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X18Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X18Y100        FDRE                                         r  Pong/datapath/leftPaddle_reg[5]/C
                         clock pessimism              0.568    38.653    
                         clock uncertainty           -0.164    38.490    
    SLICE_X18Y100        FDRE (Setup_fdre_C_CE)      -0.169    38.321    Pong/datapath/leftPaddle_reg[5]
  -------------------------------------------------------------------
                         required time                         38.321    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 33.134    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.503ns (24.670%)  route 4.590ns (75.330%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.514     5.046    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[2]/C
                         clock pessimism              0.571    38.656    
                         clock uncertainty           -0.164    38.493    
    SLICE_X19Y101        FDSE (Setup_fdse_C_CE)      -0.205    38.288    Pong/datapath/leftPaddle_reg[2]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 33.242    

Slack (MET) :             33.242ns  (required time - arrival time)
  Source:                 Pong/datapath/leftPaddle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/leftPaddle_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.503ns (24.670%)  route 4.590ns (75.330%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 38.086 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.772    -1.047    Pong/datapath/clk_out1
    SLICE_X18Y101        FDRE                                         r  Pong/datapath/leftPaddle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.569 f  Pong/datapath/leftPaddle_reg[1]/Q
                         net (fo=33, routed)          1.256     0.688    Pong/datapath/leftPaddle[1]
    SLICE_X19Y102        LUT6 (Prop_lut6_I2_O)        0.295     0.983 r  Pong/datapath/leftPaddle[6]_i_2/O
                         net (fo=4, routed)           0.733     1.716    Pong/datapath/leftPaddle[6]_i_2_n_0
    SLICE_X19Y101        LUT2 (Prop_lut2_I1_O)        0.150     1.866 f  Pong/datapath/leftPaddle[7]_i_5/O
                         net (fo=2, routed)           0.868     2.734    Pong/datapath/leftPaddle[7]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.332     3.066 f  Pong/datapath/leftPaddle[7]_i_4/O
                         net (fo=2, routed)           0.701     3.766    Pong/datapath/leftPaddle[7]_i_4_n_0
    SLICE_X18Y102        LUT3 (Prop_lut3_I0_O)        0.124     3.890 f  Pong/datapath/leftPaddle[9]_i_5/O
                         net (fo=9, routed)           0.518     4.408    Pong/datapath/leftPaddle[9]_i_5_n_0
    SLICE_X20Y101        LUT3 (Prop_lut3_I2_O)        0.124     4.532 r  Pong/datapath/leftPaddle[9]_i_2/O
                         net (fo=10, routed)          0.514     5.046    Pong/datapath/leftPaddle[9]_i_2_n_0
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    R4                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.130 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.618 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.341    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.432 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.653    38.086    Pong/datapath/clk_out1
    SLICE_X19Y101        FDSE                                         r  Pong/datapath/leftPaddle_reg[6]/C
                         clock pessimism              0.571    38.656    
                         clock uncertainty           -0.164    38.493    
    SLICE_X19Y101        FDSE (Setup_fdse_C_CE)      -0.205    38.288    Pong/datapath/leftPaddle_reg[6]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 33.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X5Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.372    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X4Y102         LUT5 (Prop_lut5_I1_O)        0.049    -0.323 r  Pong/datapath/NES_counter_left/processQ[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.323    Pong/datapath/NES_counter_left/p_0_in__1[4]
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[4]/C
                         clock pessimism              0.253    -0.632    
                         clock uncertainty            0.164    -0.468    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.107    -0.361    Pong/datapath/NES_counter_left/processQ_reg[4]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_counter_left/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_counter_left/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655    -0.645    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X5Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  Pong/datapath/NES_counter_left/processQ_reg[2]/Q
                         net (fo=6, routed)           0.132    -0.372    Pong/datapath/NES_counter_left/processQ_reg_n_0_[2]
    SLICE_X4Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.327 r  Pong/datapath/NES_counter_left/processQ[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.327    Pong/datapath/NES_counter_left/p_0_in__1[3]
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.929    -0.885    Pong/datapath/NES_counter_left/clk_out1
    SLICE_X4Y102         FDRE                                         r  Pong/datapath/NES_counter_left/processQ_reg[3]/C
                         clock pessimism              0.253    -0.632    
                         clock uncertainty            0.164    -0.468    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.092    -0.376    Pong/datapath/NES_counter_left/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/old_NES_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.198%)  route 0.152ns (41.802%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y104         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.357    Pong/datapath/NES_wire_Left[3]
    SLICE_X8Y103         LUT1 (Prop_lut1_I0_O)        0.048    -0.309 r  Pong/datapath/old_NES_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    Pong/datapath/NES_activity_Left2[3]
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/old_NES_Left_reg[3]/C
                         clock pessimism              0.258    -0.657    
                         clock uncertainty            0.164    -0.493    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.131    -0.362    Pong/datapath/old_NES_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X8Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[17]/Q
                         net (fo=3, routed)           0.138    -0.370    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[17]
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]/C
                         clock pessimism              0.255    -0.660    
                         clock uncertainty            0.164    -0.496    
    SLICE_X9Y105         FDRE (Hold_fdre_C_D)         0.066    -0.430    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[18]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_wire_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y104         FDRE                                         r  Pong/datapath/NES_wire_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_wire_Left_reg[3]/Q
                         net (fo=3, routed)           0.152    -0.357    Pong/datapath/NES_wire_Left[3]
    SLICE_X8Y103         LUT3 (Prop_lut3_I0_O)        0.045    -0.312 r  Pong/datapath/NES_activity_Left[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    Pong/datapath/NES_activity_Left[3]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
                         clock pessimism              0.258    -0.657    
                         clock uncertainty            0.164    -0.493    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.120    -0.373    Pong/datapath/NES_activity_Left_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.524%)  route 0.183ns (56.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y105         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.532 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[2]/Q
                         net (fo=4, routed)           0.183    -0.349    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[2]
    SLICE_X10Y105        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X10Y105        FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]/C
                         clock pessimism              0.280    -0.635    
                         clock uncertainty            0.164    -0.471    
    SLICE_X10Y105        FDRE (Hold_fdre_C_D)         0.059    -0.412    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_delay_counter_left/processQ_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.413ns (73.335%)  route 0.150ns (26.665%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.694    -0.605    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y98          FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Pong/datapath/NES_delay_counter_left/processQ_reg[10]/Q
                         net (fo=4, routed)           0.149    -0.292    Pong/datapath/NES_delay_counter_left/ballClk_Q[10]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.136 r  Pong/datapath/NES_delay_counter_left/processQ_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.136    Pong/datapath/NES_delay_counter_left/processQ_reg[8]_i_1_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.096 r  Pong/datapath/NES_delay_counter_left/processQ_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.095    Pong/datapath/NES_delay_counter_left/processQ_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.042 r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.042    Pong/datapath/NES_delay_counter_left/processQ_reg[16]_i_1_n_7
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.900    -0.914    Pong/datapath/NES_delay_counter_left/clk_out1
    SLICE_X8Y100         FDRE                                         r  Pong/datapath/NES_delay_counter_left/processQ_reg[16]/C
                         clock pessimism              0.509    -0.405    
                         clock uncertainty            0.164    -0.241    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134    -0.107    Pong/datapath/NES_delay_counter_left/processQ_reg[16]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_activity_Left_reg[3]/Q
                         net (fo=7, routed)           0.130    -0.379    Pong/datapath/p_0_in_0
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.045    -0.334 r  Pong/datapath/NES_activity_Left[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Pong/datapath/NES_activity_Left[1]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[1]/C
                         clock pessimism              0.255    -0.660    
                         clock uncertainty            0.164    -0.496    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.092    -0.404    Pong/datapath/NES_activity_Left_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Pong/datapath/NES_activity_Left_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/datapath/NES_activity_Left_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/datapath/clk_out1
    SLICE_X8Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.164    -0.509 f  Pong/datapath/NES_activity_Left_reg[3]/Q
                         net (fo=7, routed)           0.129    -0.380    Pong/datapath/p_0_in_0
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.045    -0.335 r  Pong/datapath/NES_activity_Left[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    Pong/datapath/NES_activity_Left[0]_i_1_n_0
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/datapath/clk_out1
    SLICE_X9Y103         FDRE                                         r  Pong/datapath/NES_activity_Left_reg[0]/C
                         clock pessimism              0.255    -0.660    
                         clock uncertainty            0.164    -0.496    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.091    -0.405    Pong/datapath/NES_activity_Left_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.047%)  route 0.157ns (48.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627    -0.673    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X8Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.509 r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[9]/Q
                         net (fo=7, routed)           0.157    -0.352    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg_n_0_[9]
    SLICE_X9Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899    -0.915    Pong/control_unit/NES_Controller_Left/clk_out1
    SLICE_X9Y106         FDRE                                         r  Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]/C
                         clock pessimism              0.255    -0.660    
                         clock uncertainty            0.164    -0.496    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.070    -0.426    Pong/control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.075    





