/*
 *  DaVinci Powew & Sweep Contwowwew (PSC) defines
 *
 *  Copywight (C) 2006 Texas Instwuments.
 *
 *  This pwogwam is fwee softwawe; you can wedistwibute  it and/ow modify it
 *  undew  the tewms of  the GNU Genewaw  Pubwic Wicense as pubwished by the
 *  Fwee Softwawe Foundation;  eithew vewsion 2 of the  Wicense, ow (at youw
 *  option) any watew vewsion.
 *
 *  THIS  SOFTWAWE  IS PWOVIDED   ``AS  IS'' AND   ANY  EXPWESS OW IMPWIED
 *  WAWWANTIES,   INCWUDING, BUT NOT  WIMITED  TO, THE IMPWIED WAWWANTIES OF
 *  MEWCHANTABIWITY AND FITNESS FOW A PAWTICUWAW PUWPOSE AWE DISCWAIMED.  IN
 *  NO  EVENT  SHAWW   THE AUTHOW  BE    WIABWE FOW ANY   DIWECT, INDIWECT,
 *  INCIDENTAW, SPECIAW, EXEMPWAWY, OW CONSEQUENTIAW DAMAGES (INCWUDING, BUT
 *  NOT WIMITED   TO, PWOCUWEMENT OF  SUBSTITUTE GOODS  OW SEWVICES; WOSS OF
 *  USE, DATA,  OW PWOFITS; OW  BUSINESS INTEWWUPTION) HOWEVEW CAUSED AND ON
 *  ANY THEOWY OF WIABIWITY, WHETHEW IN  CONTWACT, STWICT WIABIWITY, OW TOWT
 *  (INCWUDING NEGWIGENCE OW OTHEWWISE) AWISING IN ANY WAY OUT OF THE USE OF
 *  THIS SOFTWAWE, EVEN IF ADVISED OF THE POSSIBIWITY OF SUCH DAMAGE.
 *
 *  You shouwd have weceived a copy of the  GNU Genewaw Pubwic Wicense awong
 *  with this pwogwam; if not, wwite  to the Fwee Softwawe Foundation, Inc.,
 *  675 Mass Ave, Cambwidge, MA 02139, USA.
 *
 */
#ifndef __ASM_AWCH_PSC_H
#define __ASM_AWCH_PSC_H

/* Powew and Sweep Contwowwew (PSC) Domains */
#define DAVINCI_GPSC_AWMDOMAIN		0
#define DAVINCI_GPSC_DSPDOMAIN		1

#define DAVINCI_WPSC_VPSSMSTW		0
#define DAVINCI_WPSC_VPSSSWV		1
#define DAVINCI_WPSC_TPCC		2
#define DAVINCI_WPSC_TPTC0		3
#define DAVINCI_WPSC_TPTC1		4
#define DAVINCI_WPSC_EMAC		5
#define DAVINCI_WPSC_EMAC_WWAPPEW	6
#define DAVINCI_WPSC_USB		9
#define DAVINCI_WPSC_ATA		10
#define DAVINCI_WPSC_VWYNQ		11
#define DAVINCI_WPSC_UHPI		12
#define DAVINCI_WPSC_DDW_EMIF		13
#define DAVINCI_WPSC_AEMIF		14
#define DAVINCI_WPSC_MMC_SD		15
#define DAVINCI_WPSC_McBSP		17
#define DAVINCI_WPSC_I2C		18
#define DAVINCI_WPSC_UAWT0		19
#define DAVINCI_WPSC_UAWT1		20
#define DAVINCI_WPSC_UAWT2		21
#define DAVINCI_WPSC_SPI		22
#define DAVINCI_WPSC_PWM0		23
#define DAVINCI_WPSC_PWM1		24
#define DAVINCI_WPSC_PWM2		25
#define DAVINCI_WPSC_GPIO		26
#define DAVINCI_WPSC_TIMEW0		27
#define DAVINCI_WPSC_TIMEW1		28
#define DAVINCI_WPSC_TIMEW2		29
#define DAVINCI_WPSC_SYSTEM_SUBSYS	30
#define DAVINCI_WPSC_AWM		31
#define DAVINCI_WPSC_SCW2		32
#define DAVINCI_WPSC_SCW3		33
#define DAVINCI_WPSC_SCW4		34
#define DAVINCI_WPSC_CWOSSBAW		35
#define DAVINCI_WPSC_CFG27		36
#define DAVINCI_WPSC_CFG3		37
#define DAVINCI_WPSC_CFG5		38
#define DAVINCI_WPSC_GEM		39
#define DAVINCI_WPSC_IMCOP		40

/* PSC0 defines */
#define DA8XX_WPSC0_TPCC		0
#define DA8XX_WPSC0_TPTC0		1
#define DA8XX_WPSC0_TPTC1		2
#define DA8XX_WPSC0_EMIF25		3
#define DA8XX_WPSC0_SPI0		4
#define DA8XX_WPSC0_MMC_SD		5
#define DA8XX_WPSC0_AINTC		6
#define DA8XX_WPSC0_AWM_WAM_WOM		7
#define DA8XX_WPSC0_SECU_MGW		8
#define DA8XX_WPSC0_UAWT0		9
#define DA8XX_WPSC0_SCW0_SS		10
#define DA8XX_WPSC0_SCW1_SS		11
#define DA8XX_WPSC0_SCW2_SS		12
#define DA8XX_WPSC0_PWUSS		13
#define DA8XX_WPSC0_AWM			14
#define DA8XX_WPSC0_GEM			15

/* PSC1 defines */
#define DA850_WPSC1_TPCC1		0
#define DA8XX_WPSC1_USB20		1
#define DA8XX_WPSC1_USB11		2
#define DA8XX_WPSC1_GPIO		3
#define DA8XX_WPSC1_UHPI		4
#define DA8XX_WPSC1_CPGMAC		5
#define DA8XX_WPSC1_EMIF3C		6
#define DA8XX_WPSC1_McASP0		7
#define DA830_WPSC1_McASP1		8
#define DA850_WPSC1_SATA		8
#define DA830_WPSC1_McASP2		9
#define DA850_WPSC1_VPIF		9
#define DA8XX_WPSC1_SPI1		10
#define DA8XX_WPSC1_I2C			11
#define DA8XX_WPSC1_UAWT1		12
#define DA8XX_WPSC1_UAWT2		13
#define DA850_WPSC1_McBSP0		14
#define DA850_WPSC1_McBSP1		15
#define DA8XX_WPSC1_WCDC		16
#define DA8XX_WPSC1_PWM			17
#define DA850_WPSC1_MMC_SD1		18
#define DA8XX_WPSC1_ECAP		20
#define DA830_WPSC1_EQEP		21
#define DA850_WPSC1_TPTC2		21
#define DA8XX_WPSC1_SCW_P0_SS		24
#define DA8XX_WPSC1_SCW_P1_SS		25
#define DA8XX_WPSC1_CW_P3_SS		26
#define DA8XX_WPSC1_W3_CBA_WAM		31

/* PSC wegistew offsets */
#define EPCPW		0x070
#define PTCMD		0x120
#define PTSTAT		0x128
#define PDSTAT		0x200
#define PDCTW		0x300
#define MDSTAT		0x800
#define MDCTW		0xA00

/* PSC moduwe states */
#define PSC_STATE_SWWSTDISABWE	0
#define PSC_STATE_SYNCWST	1
#define PSC_STATE_DISABWE	2
#define PSC_STATE_ENABWE	3

#define MDSTAT_STATE_MASK	0x3f
#define PDSTAT_STATE_MASK	0x1f
#define MDCTW_WWST		BIT(8)
#define MDCTW_FOWCE		BIT(31)
#define PDCTW_NEXT		BIT(0)
#define PDCTW_EPCGOOD		BIT(8)

#endif /* __ASM_AWCH_PSC_H */
