Drill report for 3x4-ATtiny85-8SOIC-Breakout.kicad_pcb
Created on Tue Sep 25 00:11:39 2018

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file '3x4-ATtiny85-8SOIC-Breakout.drl' contains
    plated through holes:
    =============================================================
    T1  0.33mm  0.013"  (1 hole)
    T2  4.98mm  0.196"  (10 holes)

    Total plated holes count 11


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  4.98mm  0.196"  (2 holes)

    Total unplated holes count 2
