# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab5_rv32i_decoder_tb_rtl/lab5_rv32i_decoder_tb_rtl_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab5_rv32i_decoder_tb_rtl/lab5_rv32i_decoder_tb_rtl_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation lab5_rv32i_decoder_tb_rtl_impl_1 in project C:/HDS/CAD/CAD_lib/ps/lab5_rv32i_decoder_tb_rtl/lab5_rv32i_decoder_tb_rtl.psp.
new_impl -name lab5_rv32i_decoder_tb_rtl_impl_1
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Warning: [40000]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_tb_tb_rtl.vhd", line 91: No separator between number and identifier.
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_tb_tb_rtl.vhd" ...
# Warning: [43112]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_tb_tb_rtl.vhd", line 91: No separator between number and identifier.
# Warning: [43535]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_tb_tb_rtl.vhd", line 91: Timeout expression in wait statement is not supported
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab5_rv32i_decoder_tb_rtl/lab5_rv32i_decoder_tb_rtl_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Error: [46292]: Module CAD_lib.lab5_rv32i_decoder_tb(rtl) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44506]: Module CAD_lib.lab5_rv32i_decoder(behav): Pre-processing...
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 18: Input port instruction[1:0] has never been used.
# Warning: [45731]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 21: Output port RS2v has never been assigned a value.
# Warning: [45731]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 22: Output port Immediate has never been assigned a value.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 31: signal which_type has never been used.
# Info: [44508]: Module CAD_lib.lab5_rv32i_decoder(behav): Compiling...
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 57: Inferred rom instance 'rtlcI3' of type 'rom_2_8_256_2'.
# Info: [45205]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 41: Module CAD_lib.lab5_rv32i_decoder(behav), Net(s) Function_op[5]: Latch inferred.
# Info: [45205]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 41: Module CAD_lib.lab5_rv32i_decoder(behav), Net(s) Function_op[3:0]: Latch inferred.
# Info: [45205]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 41: Module CAD_lib.lab5_rv32i_decoder(behav), Net(s) RS1[4:0]: Latch inferred.
# Info: [45205]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 41: Module CAD_lib.lab5_rv32i_decoder(behav), Net(s) RS2[4:0]: Latch inferred.
# Info: [45205]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 41: Module CAD_lib.lab5_rv32i_decoder(behav), Net(s) RD[4:0]: Latch inferred.
# Info: [45309]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 41: Optimizing state bit(s) RS1v to constant 1
# Info: [45309]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 41: Optimizing state bit(s) RDv to constant 1
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: CAD_lib.lab5_rv32i_decoder_tb(rtl)
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [679]: Unable to elaborate design CAD_lib.lab5_rv32i_decoder_tb(rtl) in vhdl.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab5_rv32i_decoder_tb_rtl/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab5_rv32i_decoder_tb_rtl_impl_1.
