{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742336318872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742336318872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 22:18:38 2025 " "Processing started: Tue Mar 18 22:18:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742336318872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336318872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaqOfer -c MaqOfer " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaqOfer -c MaqOfer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336318872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742336319249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742336319249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/FreqDivider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326310 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/FreqDivider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Display7seg " "Found entity 1: Display7seg" {  } { { "Display7seg.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/Display7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayoutdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayoutdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayOutDiv-Behavioral " "Found design unit 1: displayOutDiv-Behavioral" {  } { { "displayOutDiv.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/displayOutDiv.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326322 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayOutDiv " "Found entity 1: displayOutDiv" {  } { { "displayOutDiv.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/displayOutDiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-hex_digits_and_extra_symbols " "Found design unit 1: seven_segment_decoder-hex_digits_and_extra_symbols" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/Bin7SegDecoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326327 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/Bin7SegDecoder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqofer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqofer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqOferFSM-FSM " "Found design unit 1: MaqOferFSM-FSM" {  } { { "MaqOfer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MaqOfer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326331 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqOferFSM " "Found entity 1: MaqOferFSM" {  } { { "MaqOfer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MaqOfer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqtop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maqtop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAQTOP " "Found entity 1: MAQTOP" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fancy " "Found design unit 1: debouncer-fancy" {  } { { "Debouncer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/Debouncer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 debouncer-basic " "Found design unit 2: debouncer-basic" {  } { { "Debouncer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/Debouncer.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326339 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "Debouncer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/Debouncer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inputs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INPUTS " "Found entity 1: INPUTS" {  } { { "INPUTS.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/INPUTS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timerFSM-FSM_TIMER " "Found design unit 1: timerFSM-FSM_TIMER" {  } { { "TimerFSM.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/TimerFSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326347 ""} { "Info" "ISGN_ENTITY_NAME" "1 timerFSM " "Found entity 1: timerFSM" {  } { { "TimerFSM.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/TimerFSM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotimers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twotimers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TwoTimers " "Found entity 1: TwoTimers" {  } { { "TwoTimers.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/TwoTimers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742336326350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336326350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAQTOP " "Elaborating entity \"MAQTOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742336326393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7seg Display7seg:Display_out " "Elaborating entity \"Display7seg\" for hierarchy \"Display7seg:Display_out\"" {  } { { "MAQTOP.bdf" "Display_out" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 192 1248 1448 320 "Display_out" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder Display7seg:Display_out\|seven_segment_decoder:DISPLAY4 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"Display7seg:Display_out\|seven_segment_decoder:DISPLAY4\"" {  } { { "Display7seg.bdf" "DISPLAY4" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/Display7seg.bdf" { { 200 1112 1288 280 "DISPLAY4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayOutDiv Display7seg:Display_out\|displayOutDiv:inst " "Elaborating entity \"displayOutDiv\" for hierarchy \"Display7seg:Display_out\|displayOutDiv:inst\"" {  } { { "Display7seg.bdf" "inst" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/Display7seg.bdf" { { 336 824 1016 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaqOferFSM MaqOferFSM:MAIN_FSM " "Elaborating entity \"MaqOferFSM\" for hierarchy \"MaqOferFSM:MAIN_FSM\"" {  } { { "MAQTOP.bdf" "MAIN_FSM" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { -48 760 1024 160 "MAIN_FSM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUTS INPUTS:REGISTO " "Elaborating entity \"INPUTS\" for hierarchy \"INPUTS:REGISTO\"" {  } { { "MAQTOP.bdf" "REGISTO" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 208 224 376 368 "REGISTO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer INPUTS:REGISTO\|debouncer:inst " "Elaborating entity \"debouncer\" for hierarchy \"INPUTS:REGISTO\|debouncer:inst\"" {  } { { "INPUTS.bdf" "inst" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/INPUTS.bdf" { { 112 168 368 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoTimers TwoTimers:inst " "Elaborating entity \"TwoTimers\" for hierarchy \"TwoTimers:inst\"" {  } { { "MAQTOP.bdf" "inst" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 336 512 760 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerFSM TwoTimers:inst\|timerFSM:inst " "Elaborating entity \"timerFSM\" for hierarchy \"TwoTimers:inst\|timerFSM:inst\"" {  } { { "TwoTimers.bdf" "inst" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/TwoTimers.bdf" { { 160 240 408 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timerFSM TwoTimers:inst\|timerFSM:inst1 " "Elaborating entity \"timerFSM\" for hierarchy \"TwoTimers:inst\|timerFSM:inst1\"" {  } { { "TwoTimers.bdf" "inst1" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/TwoTimers.bdf" { { 280 240 408 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivider FreqDivider:Freq_divider_10hz " "Elaborating entity \"FreqDivider\" for hierarchy \"FreqDivider:Freq_divider_10hz\"" {  } { { "MAQTOP.bdf" "Freq_divider_10hz" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 232 840 984 312 "Freq_divider_10hz" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336326465 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MaqOfer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MaqOfer.vhd" 57 -1 0 } } { "MaqOfer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MaqOfer.vhd" 58 -1 0 } } { "MaqOfer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MaqOfer.vhd" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1742336326931 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1742336326932 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 264 1464 1640 280 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 264 1464 1640 280 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 264 1464 1640 280 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 264 1464 1640 280 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 264 1464 1640 280 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 264 1464 1640 280 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 264 1464 1640 280 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 72 1480 1656 88 "LEDG\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { -24 1480 1656 -8 "LEDR\[0\]" "" } { 24 1480 1656 40 "LEDR\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { -24 1480 1656 -8 "LEDR\[0\]" "" } { 24 1480 1656 40 "LEDR\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742336326953 "|MAQTOP|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742336326953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742336327011 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MaqOferFSM:MAIN_FSM\|coke_s High " "Register MaqOferFSM:MAIN_FSM\|coke_s will power up to High" {  } { { "MaqOfer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MaqOfer.vhd" 57 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742336327084 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MaqOferFSM:MAIN_FSM\|water_s High " "Register MaqOferFSM:MAIN_FSM\|water_s will power up to High" {  } { { "MaqOfer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MaqOfer.vhd" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742336327084 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MaqOferFSM:MAIN_FSM\|orange_s High " "Register MaqOferFSM:MAIN_FSM\|orange_s will power up to High" {  } { { "MaqOfer.vhd" "" { Text "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MaqOfer.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742336327084 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1742336327084 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742336327253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742336327452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742336327452 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 160 -56 120 176 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742336327585 "|MAQTOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 160 -56 120 176 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742336327585 "|MAQTOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 160 -56 120 176 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742336327585 "|MAQTOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MAQTOP.bdf" "" { Schematic "C:/Users/j_p_f/workspace/FPGA-Beverage-Dispenser/Quartus_Prime_Project/MAQTOP.bdf" { { 264 48 224 280 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742336327585 "|MAQTOP|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742336327585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742336327586 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742336327586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742336327586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742336327586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742336327638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 22:18:47 2025 " "Processing ended: Tue Mar 18 22:18:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742336327638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742336327638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742336327638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742336327638 ""}
