$date
	Sat May 16 21:49:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TFF_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 1 % prn $end
$var reg 1 & t $end
$scope module tflipflop $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 % prn $end
$var wire 1 & t $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var wire 1 ' o2 $end
$var wire 1 ( o1 $end
$scope module dl $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 % prn $end
$var wire 1 " q $end
$var wire 1 ! qn $end
$var wire 1 ' o2 $end
$var wire 1 ( o1 $end
$upscope $end
$scope module tl $end
$var wire 1 ) clkn $end
$var wire 1 $ clrn $end
$var wire 1 ( o1 $end
$var wire 1 ' o2 $end
$var wire 1 % prn $end
$var wire 1 " q $end
$var wire 1 ! qn $end
$var wire 1 & t $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
1&
0%
0$
1#
0"
0!
$end
#1
1)
1%
1$
0#
#2
0)
1#
0&
#3
1)
0#
#4
0)
1#
1&
#5
1)
0#
#6
0)
1#
0&
#7
1)
0#
#8
0)
1#
1&
#9
1)
0#
#10
0)
1#
0&
#11
1)
0#
#12
0)
1#
1&
#13
1)
0#
#14
0)
1#
0&
#15
1)
0#
#16
0)
1#
1&
#17
1)
0#
#18
0)
1#
0&
#19
1)
0#
#20
0)
1#
1&
