{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 06 17:47:02 2026 " "Info: Processing started: Tue Jan 06 17:47:02 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModelMachine_Top -c ModelMachine_Top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ModelMachine_Top -c ModelMachine_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModelMachine_Top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ModelMachine_Top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModelMachine_Top " "Info: Found entity 1: ModelMachine_Top" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment3/ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment3/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment3/psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment3/psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "../../Experiment3/psw.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/psw.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment3/pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment3/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../../Experiment3/pc.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment2/exp_2/au.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment2/exp_2/au.v" { { "Info" "ISGN_ENTITY_NAME" "1 au " "Info: Found entity 1: au" {  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment2/exp_2/ins_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment2/exp_2/ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "../../Experiment2/exp_2/ins_decode.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment2/exp_2/mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment2/exp_2/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "../../Experiment2/exp_2/mux2_1.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment2/exp_2/mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment2/exp_2/mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "../../Experiment2/exp_2/mux3_1.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file buffer_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_reg " "Info: Found entity 1: buffer_reg" {  } { { "buffer_reg.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/buffer_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "sm.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModelMachine_Top " "Info: Elaborating entity \"ModelMachine_Top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst8 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst8\"" {  } { { "ModelMachine_Top.bdf" "inst8" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 784 784 912 912 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst8 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst8\"" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 784 784 912 912 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst8 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ModelMachine_Top.mif " "Info: Parameter \"LPM_FILE\" = \"ModelMachine_Top.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 784 784 912 912 "inst8" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst8\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst8\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst8\|altram:sram LPM_RAM_IO:inst8 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst8\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst8\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 784 784 912 912 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst31 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst31\"" {  } { { "ModelMachine_Top.bdf" "inst31" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 760 1632 1784 1112 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst21 " "Info: Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst21\"" {  } { { "ModelMachine_Top.bdf" "inst21" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 776 1368 1480 1032 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst2 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst2\"" {  } { { "ModelMachine_Top.bdf" "inst2" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 776 1024 1144 872 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst11 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst11\"" {  } { { "ModelMachine_Top.bdf" "inst11" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1024 280 376 1120 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au au:inst1 " "Info: Elaborating entity \"au\" for hierarchy \"au:inst1\"" {  } { { "ModelMachine_Top.bdf" "inst1" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1016 496 616 1144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_reg buffer_reg:DR_A " "Info: Elaborating entity \"buffer_reg\" for hierarchy \"buffer_reg:DR_A\"" {  } { { "ModelMachine_Top.bdf" "DR_A" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1000 904 1024 1096 "DR_A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst5 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst5\"" {  } { { "ModelMachine_Top.bdf" "inst5" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1048 1104 1224 1176 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst4 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst4\"" {  } { { "ModelMachine_Top.bdf" "inst4" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1248 784 904 1344 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst\"" {  } { { "ModelMachine_Top.bdf" "inst" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 776 376 496 904 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst20 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst20\"" {  } { { "ModelMachine_Top.bdf" "inst20" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 656 1216 1344 752 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst9 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst9\"" {  } { { "ModelMachine_Top.bdf" "inst9" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 776 568 688 904 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "pc:inst\|c\[0\]~16 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"pc:inst\|c\[0\]~16\"" {  } { { "../../Experiment3/pc.v" "c\[0\]~16" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 11 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "au:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"au:inst1\|Add0\"" {  } { { "../../Experiment2/exp_2/au.v" "Add0" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "au:inst1\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"au:inst1\|Add1\"" {  } { { "../../Experiment2/exp_2/au.v" "Add1" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pc:inst\|lpm_counter:c_rtl_0 " "Info: Elaborated megafunction instantiation \"pc:inst\|lpm_counter:c_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pc:inst\|lpm_counter:c_rtl_0 " "Info: Instantiated megafunction \"pc:inst\|lpm_counter:c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pc:inst\|lpm_counter:c_rtl_0\|alt_counter_f10ke:wysi_counter pc:inst\|lpm_counter:c_rtl_0 " "Info: Elaborated megafunction instantiation \"pc:inst\|lpm_counter:c_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"pc:inst\|lpm_counter:c_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "au:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\"" {  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "au:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"au:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add0\|addcore:adder au:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node au:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node au:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs au:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs au:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "au:inst1\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"au:inst1\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add1\|addcore:adder au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[7\] ir:inst2\|x\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[7\]\" to the node \"ir:inst2\|x\[7\]\" into an OR gate" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[6\] ir:inst2\|x\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[6\]\" to the node \"ir:inst2\|x\[6\]\" into an OR gate" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[5\] ir:inst2\|x\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[5\]\" to the node \"ir:inst2\|x\[5\]\" into an OR gate" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[4\] ir:inst2\|x\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[4\]\" to the node \"ir:inst2\|x\[4\]\" into an OR gate" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[3\] ir:inst2\|x\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[3\]\" to the node \"ir:inst2\|x\[3\]\" into an OR gate" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[2\] ir:inst2\|x\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[2\]\" to the node \"ir:inst2\|x\[2\]\" into an OR gate" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[1\] ir:inst2\|x\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[1\]\" to the node \"ir:inst2\|x\[1\]\" into an OR gate" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[0\] ir:inst2\|x\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[0\]\" to the node \"ir:inst2\|x\[0\]\" into an OR gate" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/multicycle/ModelMachine_Top.bdf" { { 1184 296 344 1216 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Info: Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Info: Implemented 204 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 06 17:47:06 2026 " "Info: Processing ended: Tue Jan 06 17:47:06 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
