****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 20
        -report_by design
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
Design : riscv_core
Version: O-2018.06-SP1
Date   : Thu Mar  7 04:46:59 2024
****************************************

  Startpoint: id_stage_i/controller_i/boot_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/controller_i/boot_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                Fanout    Cap      Trans      Incr      Path  
  --------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (propagated)                                                                   0.05      0.05

  id_stage_i/controller_i/boot_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.05 r
  id_stage_i/controller_i/boot_done_q_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.08 f
  id_stage_i/controller_i/boot_done_q (net)                               2      3.08
  id_stage_i/controller_i/U205/A1 (SAEDRVT14_OR2_MM_4)                                     0.00      0.00      0.08 f
  id_stage_i/controller_i/U205/X (SAEDRVT14_OR2_MM_4)                                      0.00      0.01      0.09 f
  id_stage_i/controller_i/n178 (net)                                      1      0.80
  id_stage_i/controller_i/boot_done_q_reg/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.09 f
  data arrival time                                                                                            0.09

  clock CLK_I (rise edge)                                                                            0.00      0.00
  clock network delay (propagated)                                                                   0.05      0.05
  id_stage_i/controller_i/boot_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.05 r
  library hold time                                                                                  0.01      0.07
  data required time                                                                                           0.07
  --------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                           0.07
  data arrival time                                                                                           -0.09
  --------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                  0.02



  Startpoint: id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (propagated)                                                                          0.06      0.06

  id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_0_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.09 f
  id_stage_i/int_controller_i/exc_ctrl_cs[0] (net)                               4      3.78
  id_stage_i/int_controller_i/U14/A1 (SAEDRVT14_AN2_MM_3)                                         0.00      0.00      0.09 f
  id_stage_i/int_controller_i/U14/X (SAEDRVT14_AN2_MM_3)                                          0.00      0.01      0.09 f
  id_stage_i/int_controller_i/n27 (net)                                          1      0.78
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.09 f
  data arrival time                                                                                                   0.09

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (propagated)                                                                          0.06      0.06
  id_stage_i/int_controller_i/exc_ctrl_cs_reg_1_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                         0.01      0.07
  data required time                                                                                                  0.07
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.07
  data arrival time                                                                                                  -0.09
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.02



  Startpoint: cs_registers_i/PCMR_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: cs_registers_i/PCCR_inc_q_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                       Fanout    Cap      Trans      Incr      Path  
  ---------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (propagated)                                                                          0.05      0.05

  cs_registers_i/PCMR_q_reg_0_/CK (SAEDRVT14_FDPSBQ_4)                                            0.04      0.00      0.05 r
  cs_registers_i/PCMR_q_reg_0_/Q (SAEDRVT14_FDPSBQ_4)                                             0.00      0.03      0.08 f
  cs_registers_i/PCMR_q[0] (net)                                                 4      4.35
  cs_registers_i/U599/A1 (SAEDRVT14_AN2_MM_3)                                                     0.00      0.00      0.08 f
  cs_registers_i/U599/X (SAEDRVT14_AN2_MM_3)                                                      0.00      0.01      0.09 f
  cs_registers_i/n675 (net)                                                      1      1.65
  cs_registers_i/PCCR_inc_q_reg_0_/D (SAEDRVT14_FSDPRBQ_V2_4)                                     0.00      0.00      0.09 f
  data arrival time                                                                                                   0.09

  clock CLK_I (rise edge)                                                                                   0.00      0.00
  clock network delay (propagated)                                                                          0.05      0.05
  cs_registers_i/PCCR_inc_q_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                    0.04      0.00      0.05 r
  library hold time                                                                                         0.01      0.06
  data required time                                                                                                  0.06
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.06
  data arrival time                                                                                                  -0.09
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q[105] (net)                                2      2.51
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U217/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U217/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n543 (net)                                        1      0.58
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.10 f
  data arrival time                                                                                                                      0.10

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__9_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                                            0.01      0.07
  data required time                                                                                                                     0.07
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                     0.07
  data arrival time                                                                                                                     -0.10
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: id_stage_i/controller_i/jump_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/controller_i/jump_done_q_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.05      0.05

  id_stage_i/controller_i/jump_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                                                0.04      0.00      0.05 r
  id_stage_i/controller_i/jump_done_q_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)                                                 0.00      0.03      0.08 f
  id_stage_i/controller_i/jump_done_q (net)                                                         2      2.10
  id_stage_i/controller_i/U188/B (SAEDRVT14_AOI21_3)                                                                 0.00      0.00      0.08 f
  id_stage_i/controller_i/U188/X (SAEDRVT14_AOI21_3)                                                                 0.00      0.00      0.08 r
  id_stage_i/controller_i/n33 (net)                                                                 1      1.17
  id_stage_i/controller_i/U187/A2 (SAEDRVT14_NR2_MM_3)                                                               0.00      0.00      0.08 r
  id_stage_i/controller_i/U187/X (SAEDRVT14_NR2_MM_3)                                                                0.00      0.00      0.09 f
  id_stage_i/controller_i/n173 (net)                                                                1      0.72
  id_stage_i/controller_i/jump_done_q_reg/D (SAEDRVT14_FSDPRBQ_V2_4)                                                 0.00      0.00      0.09 f
  data arrival time                                                                                                                      0.09

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.05      0.05
  id_stage_i/controller_i/jump_done_q_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                                                0.04      0.00      0.05 r
  library hold time                                                                                                            0.01      0.06
  data required time                                                                                                                     0.06
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                     0.06
  data arrival time                                                                                                                     -0.09
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.09 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__10_ (net)                               3      2.41
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U588/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.09 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U588/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n676 (net)                                        1      0.69
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.10 f
  data arrival time                                                                                                                      0.10

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__10_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                                            0.01      0.07
  data required time                                                                                                                     0.07
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                     0.07
  data arrival time                                                                                                                     -0.10
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/illegal_c_insn_id_o_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/illegal_c_insn_id_o_reg (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06

  if_stage_i/illegal_c_insn_id_o_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                                                     0.04      0.00      0.06 r
  if_stage_i/illegal_c_insn_id_o_reg/Q (SAEDRVT14_FSDPRBQ_V2_4)                                                      0.00      0.03      0.08 f
  if_stage_i/illegal_c_insn_id_o (net)                                                              2      2.35
  if_stage_i/U142/A1 (SAEDRVT14_AOI22_3)                                                                             0.00      0.00      0.08 f
  if_stage_i/U142/X (SAEDRVT14_AOI22_3)                                                                              0.00      0.01      0.10 r
  if_stage_i/n72 (net)                                                                              1      1.37
  if_stage_i/U255/A (SAEDRVT14_INV_PS_3)                                                                             0.00      0.00      0.10 r
  if_stage_i/U255/X (SAEDRVT14_INV_PS_3)                                                                             0.00      0.00      0.10 f
  if_stage_i/n298 (net)                                                                             1      0.59
  if_stage_i/illegal_c_insn_id_o_reg/D (SAEDRVT14_FSDPRBQ_V2_4)                                                      0.00      0.00      0.10 f
  data arrival time                                                                                                                      0.10

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06
  if_stage_i/illegal_c_insn_id_o_reg/CK (SAEDRVT14_FSDPRBQ_V2_4)                                                     0.04      0.00      0.06 r
  library hold time                                                                                                            0.01      0.07
  data required time                                                                                                                     0.07
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                     0.07
  data arrival time                                                                                                                     -0.10
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q[104] (net)                                2      2.30
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U219/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U219/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n548 (net)                                        1      0.73
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.10 f
  data arrival time                                                                                                                      0.10

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__8_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                                            0.01      0.07
  data required time                                                                                                                     0.07
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                     0.07
  data arrival time                                                                                                                     -0.10
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                          Fanout    Cap      Trans      Incr      Path  
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.09 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__11_ (net)                               3      2.44
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U585/B1 (SAEDRVT14_AO221_4)                                        0.00      0.00      0.09 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U585/X (SAEDRVT14_AO221_4)                                         0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n675 (net)                                        1      0.72
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.10 f
  data arrival time                                                                                                                      0.10

  clock CLK_I (rise edge)                                                                                                      0.00      0.00
  clock network delay (propagated)                                                                                             0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__11_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                                            0.01      0.07
  data required time                                                                                                                     0.07
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                     0.07
  data arrival time                                                                                                                     -0.10
  ----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                            0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q[119] (net)                                 3      2.83
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U249/B1 (SAEDRVT14_AO221_4)                                         0.00      0.00      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U249/X (SAEDRVT14_AO221_4)                                          0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n554 (net)                                         1      0.62
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__23_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)                       0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_/Q (SAEDRVT14_FSDPRBQ_V2_4)                        0.00      0.03      0.09 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q[98] (net)                                  2      2.65
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U235/B1 (SAEDRVT14_AO221_4)                                         0.00      0.00      0.09 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U235/X (SAEDRVT14_AO221_4)                                          0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n588 (net)                                         1      0.69
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_/D (SAEDRVT14_FSDPRBQ_V2_4)                        0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__2_/CK (SAEDRVT14_FSDPRBQ_V2_4)                       0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q[110] (net)                                 2      2.53
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U269/B1 (SAEDRVT14_AO221_4)                                         0.00      0.00      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U269/X (SAEDRVT14_AO221_4)                                          0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n583 (net)                                         1      0.73
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__14_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q[107] (net)                                 2      2.67
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U275/B1 (SAEDRVT14_AO221_4)                                         0.00      0.00      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U275/X (SAEDRVT14_AO221_4)                                          0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n603 (net)                                         1      0.70
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__11_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_/CK (SAEDRVT14_FSDPRBQ_V2_4)                       0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_/Q (SAEDRVT14_FSDPRBQ_V2_4)                        0.00      0.03      0.09 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__12_ (net)                                3      3.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U582/B1 (SAEDRVT14_AO221_4)                                         0.00      0.00      0.09 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U582/X (SAEDRVT14_AO221_4)                                          0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n674 (net)                                         1      0.58
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_/D (SAEDRVT14_FSDPRBQ_V2_4)                        0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__12_/CK (SAEDRVT14_FSDPRBQ_V2_4)                       0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q[122] (net)                                 3      3.10
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U243/B1 (SAEDRVT14_AO221_4)                                         0.00      0.00      0.09 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U243/X (SAEDRVT14_AO221_4)                                          0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n609 (net)                                         1      0.59
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__26_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                        0.04      0.00      0.06 r
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_/Q (SAEDRVT14_FSDPRBQ_V2_4)                                         0.00      0.03      0.08 f
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_rev[3] (net)                                              3      2.20
  ex_stage_i/alu_i/int_div_div_i/U72/A2 (SAEDRVT14_AOI22_3)                                                           0.00      0.00      0.08 f
  ex_stage_i/alu_i/int_div_div_i/U72/X (SAEDRVT14_AOI22_3)                                                            0.00      0.01      0.10 r
  ex_stage_i/alu_i/int_div_div_i/n650 (net)                                                          1      1.45
  ex_stage_i/alu_i/int_div_div_i/U512/A (SAEDRVT14_INV_PS_3)                                                          0.00      0.00      0.10 r
  ex_stage_i/alu_i/int_div_div_i/U512/X (SAEDRVT14_INV_PS_3)                                                          0.00      0.00      0.10 f
  ex_stage_i/alu_i/int_div_div_i/n277 (net)                                                          1      0.56
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_/D (SAEDRVT14_FSDPRBQ_V2_4)                                         0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_28_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                        0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_/CK (SAEDRVT14_FSDPRBQ_V2_4)                        0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_/Q (SAEDRVT14_FSDPRBQ_V2_4)                         0.00      0.03      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_0__5_ (net)                                 3      2.21
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U509/B1 (SAEDRVT14_AO221_4)                                         0.00      0.00      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U509/X (SAEDRVT14_AO221_4)                                          0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n681 (net)                                         1      0.91
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_/D (SAEDRVT14_FSDPRBQ_V2_4)                         0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/addr_Q_reg_0__5_/CK (SAEDRVT14_FSDPRBQ_V2_4)                        0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                        0.04      0.00      0.06 r
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_/Q (SAEDRVT14_FSDPRBQ_V2_4)                                         0.00      0.03      0.08 f
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_rev[19] (net)                                             3      1.91
  ex_stage_i/alu_i/int_div_div_i/U102/A2 (SAEDRVT14_AOI22_3)                                                          0.00      0.00      0.08 f
  ex_stage_i/alu_i/int_div_div_i/U102/X (SAEDRVT14_AOI22_3)                                                           0.00      0.01      0.10 r
  ex_stage_i/alu_i/int_div_div_i/n810 (net)                                                          1      1.34
  ex_stage_i/alu_i/int_div_div_i/U504/A (SAEDRVT14_INV_PS_3)                                                          0.00      0.00      0.10 r
  ex_stage_i/alu_i/int_div_div_i/U504/X (SAEDRVT14_INV_PS_3)                                                          0.00      0.00      0.10 f
  ex_stage_i/alu_i/int_div_div_i/n264 (net)                                                          1      0.81
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_/D (SAEDRVT14_FSDPRBQ_V2_4)                                         0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  ex_stage_i/alu_i/int_div_div_i/ResReg_DP_reg_12_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                        0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_/Q (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.03      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q[114] (net)                                 3      2.97
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U261/B1 (SAEDRVT14_AO221_4)                                         0.00      0.00      0.08 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/U261/X (SAEDRVT14_AO221_4)                                          0.00      0.01      0.10 f
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/n589 (net)                                         1      0.71
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_/D (SAEDRVT14_FSDPRBQ_V2_4)                       0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/rdata_Q_reg_0__18_/CK (SAEDRVT14_FSDPRBQ_V2_4)                      0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03



  Startpoint: if_stage_i/instr_rdata_id_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: if_stage_i/instr_rdata_id_o_reg_0_ (rising edge-triggered flip-flop clocked by CLK_I)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLK_I
  Path Type: min

  Point                                                                                           Fanout    Cap      Trans      Incr      Path  
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06

  if_stage_i/instr_rdata_id_o_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                                      0.04      0.00      0.06 r
  if_stage_i/instr_rdata_id_o_reg_0_/Q (SAEDRVT14_FSDPRBQ_V2_4)                                                       0.00      0.03      0.08 f
  if_stage_i/instr_rdata_id_o[0] (net)                                                               2      2.64
  if_stage_i/U140/A1 (SAEDRVT14_AOI22_3)                                                                              0.00      0.00      0.08 f
  if_stage_i/U140/X (SAEDRVT14_AOI22_3)                                                                               0.00      0.01      0.10 r
  if_stage_i/n71 (net)                                                                               1      1.45
  if_stage_i/U198/A (SAEDRVT14_INV_PS_3)                                                                              0.00      0.00      0.10 r
  if_stage_i/U198/X (SAEDRVT14_INV_PS_3)                                                                              0.00      0.00      0.10 f
  if_stage_i/n297 (net)                                                                              1      0.66
  if_stage_i/instr_rdata_id_o_reg_0_/D (SAEDRVT14_FSDPRBQ_V2_4)                                                       0.00      0.00      0.10 f
  data arrival time                                                                                                                       0.10

  clock CLK_I (rise edge)                                                                                                       0.00      0.00
  clock network delay (propagated)                                                                                              0.06      0.06
  if_stage_i/instr_rdata_id_o_reg_0_/CK (SAEDRVT14_FSDPRBQ_V2_4)                                                      0.04      0.00      0.06 r
  library hold time                                                                                                             0.01      0.07
  data required time                                                                                                                      0.07
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                      0.07
  data arrival time                                                                                                                      -0.10
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                             0.03


1
