<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[11]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[10]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[9]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[8]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[7]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[6]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[5]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[4]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[3]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[2]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[1]"/>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel_counter_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[7]"/>
        <net name="image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[6]"/>
        <net name="image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[5]"/>
        <net name="image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[4]"/>
        <net name="image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[3]"/>
        <net name="image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[2]"/>
        <net name="image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[1]"/>
        <net name="image_processing_2d_design_i/linescanner_image_capture_unit_0_pixel_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/light_threshold[7]_i_3_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/light_threshold_reg_n_0__1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/light_threshold_reg_n_0__2[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/light_threshold_reg_n_0__3[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/light_threshold_reg_n_0__4[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/light_threshold_reg_n_0__5[4]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/light_threshold_reg_n_0__6[5]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/light_threshold_reg_n_0__7[6]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/light_threshold_reg_n_0_[7]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="image_processing_2d_design_i/frequency_analyzer_manager_0/inst/pixel0_sample_data"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_pixel_clock"/>
      </nets>
    </probe>
  </probeset>
</probeData>
